CEL California Eastern Laboratories

Evaluation Board Document

µPG2314T5N-ZBT-EV-A

Evaluation Board

- Circuit Description
- Typical Performance Data
- o Circuit Schematic and Assembly Drawing
- Appendix: Evaluation Board Document of the uPG2314T5N-EVAL-A

Circuit Description:

This evaluation board provides a quick and convenient means of evaluating the performance of the NEC uPG2314T5N power amplifier and RF switch uPG2214TK for a "range extension" application at 2.4GHz ISM band (such as for Bluetooth or ZigBee applications). The circuit provides two paths for a transmit signal of a Bluetooth or Zigbee RF transceiver: either through the amplifier or direct pass through two switches. The functional diagram of this board is shown below:



The two paths are selected by the logic levels at the two control pin-connectors, Vcont1 and Vcont2, (refer to the schematic for the connector designation) according to the following truth table:

Vcont1	Vcont2	Path 1	Path 2		
		(PA)	(Thru)		
3.0 V	0 V	ON	OFF		
0 V	3.0 V	OFF	ON		

The matching and bias circuits for the uPG2314T5N are the same as those used in the CEL's evaluation circuit board, uPG2314T5N-EVAL-A. For more information on the PA circuit design, refer to the Evaluation Board Document of uPG2314T5N-EVAL-A in the appendix.

The PCB is FR4 four layer board. The top and bottom dielectric layers are 8mils thick. The total board thickness is 62mils. The dielectric constant of FR4 is 4.3.

Typical Performance Data

Path 1:

Test conditions:

F=2.45GHz, Vcc=Ven=3V

The output power Pout, supply current Ic and gain as a function of input power Pin are shown in the following table.

Pin	Pout	Gain	lc		
(dBm)	(dBm)	(dB)	(mA)		
-20	1.7	21.7	23		
-19	2.7	21.7	24		
-18	3.7	21.7	24		
-17	4.6	21.6	24		
-16	5.6	21.6	25		
-15	6.5	21.5	25		
-14	7.5	21.5	26		
-13	8.4	21.4	27		
-12	9.3	21.3	28		
-11	10.2	21.2	29		
-10	11.1	21.1	31		
-9	12.0	21.0	33		
-8	12.9	20.9	35		
-7	13.8	20.8	37		
-6	14.7	20.7	40		
-5	15.6	20.6	44		
-4	16.5	20.5	47		
-3	17.2	20.2	51		
-2	17.9	19.9	56		
-1	18.5	19.5	60		
0	18.9	18.9	63		
1	19.3	18.3	67		
2	19.5	17.5	69		
3	19.6	16.6	71		
4	19.7	15.7	72		

Path 2:

The insertion loss of the "thru" path is 1.2dB.

			1			1			
						REVISIONS			
				ZON	IE LTR	DESCRIPTIO	DATE	APPROVED	
RF in O	ipF 1 1 1 1 1 1 1 1	V _{cc} C7 .012uF 	Ven C5 1000pF J Z 2 1 2 1 2 1 2 1	$\begin{array}{c} C8\\ 012uF\\ H\\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	Б 	F 5	——O RF out		
		UNLE DIME DIME DIME XXX4 DIME XXX4 DIME XXX4 DIME XXX4 DIME DIME XXX4 DIME DIME XXX4 DIME DIME XXX4 DIME DIME XXX4 DIME DIME XXX44 DIME XXX44 DIME XXX44 DIME XXX44 DIME XXX44 DIME XXX44	1 LQP03TN22NJQ 1 LQP0603T3N9Q 4 GRM0335C1E180 1 GRM033R71C100 2 GRM033R71C100 4 X7R0603HTTD1 5 2340-6111 TG 2 I42-0711-821 1 uPG2314T5N 2 uPG2214TK 1 CL-101893 0TY PART NUMBER NSIONS ARE IN INCHES TOLERANCES ALS ANGULAR 01 ± 1' :005 AL	10 L2 L1 DJD01 C1,C2,C KD01 C4 2KD01 C5 23K C7,C8,C P1,P2,P J1,J2 U1 U2,U3 DRAWIN OR NC OR APPROVA Drawing by: Hugues de Saint Salvy Checked by: Project Engineer: Quality Control:	3,C6 :9,C10 3,P4,P5 IG MENCLATURE OR DESCRIPTION LS 2006/01/23 2006/01/06	0201 22nH IND 0201 3.9nH IND 0201 18pF CAP 0201 100pF CAP 0201 100pF CAP 0201 100pF CAP 0603 .012uF CAP 0603 .012uF CAP PIN HEADER 3M SMA FEMALE CE NEC GAAS PWR NEC GAAS PWR NEC GAAS SPDT COMPENENT LAY PARTS LIST CEELC CALLI 4590 P TITLE: UPG23 ASS SIZE FSCM NO. C	+/-5% MURATA +/-0.3nH MURATA +/-5% MURATA +/-5% MURATA P +/-5% MURATA P KDA INNECTOR E.F.JDHNSON Amplifier uPG2314T5N Switch uPG2214TK (DUT DRAWING MATERIAL/SPECIFICATION FORNIA EASTE: ATRICK HENRY DR. SANTA C 14T5N-ZBT-E SEMBLY DRAWIN DWG NO. AD-1018	$ \begin{array}{c} 11\\ 10\\ 9\\ 8\\ 7\\ 6\\ 5\\ 4\\ 3\\ 2\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\$	



CEL California Eastern Laboratories

Evaluation Board Document

µPG2314T5N-EVAL-A

Evaluation Board

- Bias and Matching Circuits
- Output Power Control
- PCB Information
- Typical Performance
- o Schematic and Assembly Drawing

Matching and Bias Circuits

As shown in the circuit schematic on the next page, the uPG2314T5N requires relatively simple matching circuits. The inductor L1 is for input matching and should be placed close to the device. At the output essentially no matching circuit is required. L2 functions as an RF choke and C2 is DC block capacitor.

The uPG2314T5N is a two stage PA. The first stage bias is through Vcc1. A small section of transmission line between the device and the bypass capacitor, C1, is needed to provide enough isolation between RF and DC paths.

Output Power Control

The output power of uPG2314T5N can be adjusted by the voltage on Vcont pin. The control curve is shown on the data sheet. To turn off the PA, Vbias+Venable pin should be set to 0V.

PCB Information

The PCB is Getek two layer board. The board thickness is 28mil.

Typical Performance

Refer to the data sheet for typical performance curves.



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

CEL: UPG2314T5N-ZBT-EV-A