





FEATURES

- Unipolar input range (0 to +10V)
- 2MHz sampling rate
- 4096-to-1 dynamic range (72.2dB)
- Low noise, 600µVrms (1/4 of an LSB)
- Outstanding differential nonlinearity error (±0.45 LSB max.)
- Small, 24-pin ceramic DDIP
- Low power, 1.75 Watts
- Operates from ±12V or ±15V supplies
- Edge-triggered, no pipeline delay
- Low cost

PRODUCT OVERVIEW

The functionally complete, easy-to-use ADS-CCD1202 is a 12-bit, 2MHz Sampling A/D Converter whose performance and production testing have been optimized for use in CCD applications. This device delivers the lowest noise (600µVrms) and the best differential linearity error (±0.45LSB maximum) of any commercially available 12-bit A/D in its speed class. It can respond to full scale input steps (from empty to full well) with less than a single count of error, and its input is immune to overvoltages that may occur due to blooming.

Packaged in an industry-standard, 24-pin, ceramic DDIP, the ADS-CCD1202 requires ±15V (or

 $\pm 12V$) and +5V supplies and typically consumes 1.75 (1.45) Watts. The device is 100% production tested for all critical performance parameters and is fully specified over both the 0 to $+70^{\circ}C$ and -55 to $+125^{\circ}C$ operating temperature ranges.

For those applications using correlated double sampling, the ADS-CCD1202 can be supplied without its internal sample-hold amplifier and achieve conversion rates up to 2.5MHz. DATEL will also entertain discussions about including the CDS circuit internal to the ADS-CCD1202. Please contact us for more details.

	INPUT/OUTPUT CONNECTIONS								
PIN	FUNCTION	PIN	FUNCTION						
1	BIT 12 (LSB)	24	-12V/-15V SUPPLY						
2	BIT 11	23	GROUND						
3	BIT 10	22	+12V/+15V SUPPLY						
4	BIT 9	21	+10V REFERENCE OUT						
5	BIT 8	20	ANALOG INPUT						
6	BIT7	19	GROUND						
7	BIT 6	18	NO CONNECT						
8	BIT 5	17	NO CONNECT						
9	BIT 4	16	START CONVERT						
10	BIT 3	15	EOC						
11	BIT 2	14	GROUND						
12	BIT 1 (MSB)	13	+5V SUPPLY						

BLOCK DIAGRAM




Figure 1. ADS-CCD1202 Functional Block Diagram





ABSOLUTE MAXIMUM RATINGS							
PARAMETERS	LIMITS	UNITS					
+12V/+15V Supply (Pin 22)	0 to +16	Volts					
-12V/-15V Supply (Pin 24)	0 to −16	Volts					
+5V Supply (Pin 13)	0 to +6	Volts					
Digital Input (Pin 16)	-0.3 to +VDD +0.3	Volts					
Analog Input (Pin 20)	-5 to +14	Volts					
Lead Temp. (10 seconds)	+300	°C					

PHYSICAL/ENVIRONMENTAL								
PARAMETERS	MIN.	TYP.	MAX.	UNITS				
Operating Temp. Range, Case								
ADS-CCD1202MC	0	_	+70	°C				
ADS-CCD1202MM	- 55	_	+125	°C				
Thermal Impedance								
θјс	_	5	_	°C/Watt				
θса	_	24	_	°C/Watt				
Storage Temperature Range	-65	_	+150	°C				
Package Type	24-pin, metal-sealed ceramic DDIP							
Weight	0.42 ounces (12 grams)							

FUNCTIONAL SPECIFICATIONS

 $(T_A = +25 ^{\circ}C, \pm Vcc = \pm 15 V \text{ (or } \pm 12 V), + VDD = +5 V, 2MHz \text{ sampling rate, and a minimum 1 minute warmup } \oplus \text{ unless otherwise specified.)}$

		+25°C			0 TO +70°C		-	-55 TO +125°	C	
ANALOG INPUT	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Input Voltage Range ②	_	0 to +10	_	_	0 to +10	_	_	0 to +10	_	Volts
Input Resistance	0.99	1	1.01	0.99	1	1.01	0.99	1	1.01	kΩ
Input Capacitance	_	7	15	_	7	15	_	7	15	pF
DIGITAL INPUT										
Logic Levels										
Logic "1"	+2.0	_	_	+2.0	l —	_	+2.0	_	_	Volts
Logic "0"	_	_	+0.8	_	_	+0.8	_	_	+0.8	Volts
Logic Loading "1"	_	_	+20	_	_	+20	—	l —	+20	μA
Logic Loading "0"	_	_	-20	_	_	-20	_	_	-20	μA
Start Convert Positive Pulse Width ③	_	200		_	200	_	_	200	_	ns
STATIC PERFORMANCE										
Resolution	_	12	_	_	12	_	_	12	_	Bits
Integral Nonlinearity (fin = 10kHz)	_	±0.5	_	_	±0.5	_	_	±1	_	LSB
Differential Nonlinearity (fin = 10kHz)	_	+0.25	±0.45	_	±0.25	±0.45	_	±0.35	±0.75	LSB
Full Scale Absolute Accuracy	—	+0.1	±0.3	—	±0.2	±0.5	_	±0.3	±0.8	%FSR
Offset Error (Tech Note 2)	_	±0.15	±0.3	_	±0.2	±0.5	_	±0.5	±1.2	%FSR
Gain Error (Tech Note 2)	_	±0.1	±0.4	_	±0.4	±0.8	_	±0.5	±1.4	%
No Missing Codes (fin = 10kHz)	12	_	_	12	_	—	12	_	_	Bits
DYNAMIC PERFORMANCE										
Peak Harmonics (-0.5dB)										
dc to 500kHz	_	-80	-75	_	-80	-75	_	-76	-72	dB
500kHz to 1MHz	_	–77	-7 1	_	-77	-71	_	-73	-66	dB
Total Harmonic Distortion (-0.5dB)										
dc to 500kHz	_	-76	-73	_	-76	-73	_	-74	-70	dB
500kHz to 1MHz	_	- 75	-70	_	- 75	-70	_	-71	-65	dB
Signal-to-Noise Ratio (w/o distortion, -0.5dB)										
dc to 500kHz	71	72	_	71	72	_	71	72	_	dB
500kHz to 1MHz	71	72	_	71	72	_	70	72	_	dB
Signal-to-Noise Ratio ④ (& distortion, -0.5dB)										
dc to 500kHz	70	71	_	70	71	_	68	70	_	dB
500kHz to 1MHz	68	71	_	68	71	_	65	69	_	dB
Two-Tone Intermodulation Distortion		-83			-82			-81		dB
(fin = 200kHz, 500kHz, fs = 2MHz, -0.5dB) Noise	_	600	_		600		_	600	_	
Input Bandwidth (–3dB)	_	000	_	_	600	_	_	600	_	μVrms
Small Signal (–20dB input)		9	_		9		_	9	_	MHz
Large Signal(–0.5dB input)		8			8			8		MHz
Feedthrough Rejection (fin = 1MHz)		82	_		82		_	82	_	dB
Slew Rate	_	±200	_	_	±200		_	±200	_	V/µs
Aperture Delay Time	_	±20	_	_	±20	_	_	±20	_	ns
Aperture Uncertainty	_	5	_	_	5	_	_	5	_	ps rms
S/H Acquisition Time (to ±0.01%FSR, 10V step)	150	190	230	150	190	230	150	190	230	ns
Overvoltage Recovery Time ⑤	_	400	500	_	400	500	_	400	500	ns
A/D Conversion Rate	2	_	_	2	_	_	2	_		MHz
ANALOG OUTPUT										
Internal Reference										
Voltage	+9.95	+10.0	+10.05	+9.95	+10.0	+10.05	+9.95	+10.0	+10.05	Volts
Drift	_	±5	_	_	±5		_	±5	_	ppm/°C
External Current	_	_	1.5	_	_	1.5	_	_	1.5	mA

DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1151 USA • Tel: (508) 339-3000 • www.datel.com • e-mail: help@datel.com





D® DATEL® INNOVATION and EXCELLENCE

12-Bit, 2MHz, Sampling A/D's for CCD Imaging Applications

		+25°C			0 TO +70°C			-55 TO +125°	C	
DIGITAL OUTPUTS	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Logic Levels										
Logic "1"	+2.4	_	<u> </u>	+2.4			+2.4	_	<u> </u>	Volts
Logic "0"	_	_	+0.4	_		+0.4	_	_	+0.4	Volts
Logic Loading "1"	_	l —	-4	l —	_	-4	l —	<u> </u>	-4	mA
Logic Loading "0"	_	_	+4	_	_	+4	_	_	+4	mA
Delay, Falling Edge of EOC to Output Data Valid	_	_	35	_	_	35	_	l —	35	ns
Output Coding					Straigh	t Binary				
POWER REQUIREMENTS, ±15V										
Power Supply Range										
+15V Supply	+14.5	+15.0	+15.5	+14.5	+15.0	+15.5	+14.5	+15.0	+15.5	Volts
-15V Supply	-14.5	-15.0	-15.5	-14.5	-15.0	-15.5	-14.5	-15.0	-15.5	Volts
+5V Supply	+4.75	+5.0	+5.25	+4.75	+5.0	+5.25	+4.75	+5.0	+5.25	Volts
Power Supply Current										
+15V Supply	_	+43	+65	_	+43	+65	_	+43	+65	mA
–15V Supply	_	-48	-60	_	-48	-60	_	-48	-60	mA
+5V Supply	_	+82	+95	—	+82	+95	—	+82	+95	mA
Power Dissipation	_	1.75	2.00	_	1.75	2.00	_	1.75	2.00	Watts
Power Supply Rejection	_	_	±0.02	_	_	±0.02	_	_	±0.02	%FSR/%V
POWER REQUIREMENTS, ±12V										
Power Supply Range										
Power Supply Range										
+12V Supply	+11.5	+12.0	+12.5	+11.5	+12.0	+12.5	+11.5	+12.0	+12.5	Volts
-12V Supply	-11.5	-12.0	-12.5	-11.5	-12.0	-12.5	-11.5	-12.0	-12.5	Volts
+5V Supply	+4.75	+5.0	+5.25	+4.75	+5.0	+5.25	+4.75	+5.0	+5.25	Volts
Power Supply Current										
+12V Supply	_	+43	+61	—	+43	+61	—	+43	+61	mA
-12V Supply	_	-48	-60	_	-48	-60	_	-48	-60	mA
+5V Supply	_	+82	+95	-	+82	+95	_	+82	+95	mA
Power Dissipation ±12V Supplies	_	1.45	1.7	-	1.45	1.7	_	1.45	1.7	Watts
Power Dissipation ±15V Supplies	_	1.75	2.0	-	1.75	2.0	_	1.75	2.0	Watts
Power Supply Rejection		_	±0.02	–		±0.02	_	_	±0.02	%FSR/%V

Footnotes:

- ① All power supplies must be on before applying a start convert pulse. All supplies and the clock (START CONVERT) must be present during warmup periods.
- ② Contact DATEL for availability of other input voltage ranges.
- ③ A 200ns wide start convert pulse is used for all production testing.

④ Effective bits is equal to:

⑤ This is the time required before the A/D output data is valid after the analog input is back within the specified range.

TECHNICAL NOTES

 Obtaining fully specified performance from the ADS-CCD1202 requires careful attention to pc-card layout and power supply decoupling. The device's analog and digital ground systems are connected to each other internally. For optimal performance, tie all ground pins (14, 19, and 23) directly to a large analog ground plane beneath the package.

Bypass all power supplies, as well as the REFERENCE OUTPUT (pin 21), to ground with $4.7\mu F$ tantalum capacitors in parallel with $0.1\mu F$ ceramic capacitors. Locate the bypass capacitors as close to the unit as possible. If the user-installed offset and gain adjusting circuit shown in Figure 2 is used, also locate it as close to the ADS-CCD1202 as possible.

- ADS-CCD1202 achieves its specified accuracies without external calibration. If required, the device's small initial offset and gain errors can be reduced to zero using the input circuit of Figure 2. When using this circuit, or any similar offset and gain-calibration hardware, make adjustments following warmup. To avoid interaction, always adjust offset before gain.
- 3. When operating the ADS-CCD1202 from $\pm 12V$ supplies, do not drive external circuitry with the REFERENCE OUTPUT (pin 21). The reference's ac-

- curacy and drift specifications may not be met, and loading the circuit may cause accuracy errors within the converter.
- A passive bandpass filter is used at the input of the A/D for all production testing.
- Applying a start pulse while a conversion is in progress (EOC = logic "1")
 initiates a new and inaccurate conversion cycle. Data for the interrupted
 and subsequent conversions will be invalid.

INPUT VOLTAGE	ZERO ADJUST	GAIN ADJUST
RANGE	+½ LSB	+FS –1½ LSB
0 to +10V	+1.2207mV	+9.99634V

Table 1. Zero and Gain Adjust



CALIBRATION PROCEDURE (Refer to Figures 2 and 3)

Any offset and/or gain calibration procedures should not be implemented until devices are fully warmed up. To avoid interaction, offset must be adjusted before gain. The ranges of adjustment for the circuit of Figure 2 are guaranteed to compensate for the ADS-CCD1202's initial accuracy errors and may not be able to compensate for additional system errors.




Figure 2. ADS-CCD1202 Calibration Circuit

All fixed resistors in Figure 2 should be metal-film types, and multi-turn potentiometers should have TCR's of 100ppm/°C or less to minimize drift with temperature. In many applications, the CCD will require an offset-adjust (black balance) circuit near its output and also a gain stage, presumably with adjust capabilities, to match the output voltage of the CCD to the input range of the A/D. If one is performing a "system I/O calibration" (from light in to digital out), these circuits can be used to compensate for the relatively small initial offset and gain errors of the A/D. This would eliminate the need for the circuit shown in Figure 2.




Figure 3. Typical ADS-CCD1202 Connection Diagram

A/D converters are calibrated by positioning their digital outputs exactly on the transition point between two adjacent digital output codes. This can be accomplished by connecting LED's to the digital outputs and adjusting until certain LED's "flicker" equally between on and off. Other approaches employ digital comparators or microcontrollers to detect when the outputs

change from one code to the next.

For the ADS-CCD1202, offset adjusting is normally accomplished at the point where all output bits are 0's and the LSB just changes from a 0 to a 1. This digital output transition ideally occurs when the applied analog input is $\pm 1/2$ LSB (± 1.2207 mV).

Gain adjusting is accomplished when all bits are 1's and the LSB just changes from a 1 to a 0. This transition ideally occurs when the analog input is at +full scale minus 1 1/2 LSB's (+9.99634V).

Offset Adjust Procedure

- Apply a train of pulses to the START CONVERT input (pin 16) so the converter is continuously converting. If using LED's on the outputs, a 200kHz conversion rate will reduce flicker.
- 2. Apply +1.2207mV to the ANALOG INPUT (pin 20).
- 3. Adjust the offset potentiometer until the output bits are 0000 0000 0000 and the LSB flickers between 0 and 1.

Gain Adjust Procedure

- 1. Apply +9.99634V to the ANALOG INPUT (pin 20).
- 2. Adjust the gain potentiometer until all output bits are 1's and the LSB flick-

INPUT VOLTAGE	UNIPOLAR	DIGITAL OUTPUT				
(0 TO +10V)	SCALE	MSB LSB				
+9.9976	+FS - 1LSB	1111 1111 1111				
+7.5000	+3/4 FS	1100 0000 0000				
+5.0000	+1/2 FS	1000 0000 0000				
+2.5000	+1/4 FS	0100 0000 0000				
+0.0024	+1LSB	0000 0000 0001				
0	0	0000 0000 0000				

Table 2. ADS-CCD1202 Output Coding

ers between 1 and 0.

THERMAL REQUIREMENTS

All DATEL sampling A/D converters are fully characterized and specified over operating temperature (case) ranges of 0 to $+70^{\circ}$ C and -55 to $+125^{\circ}$ C. All room-temperature (TA = $+25^{\circ}$ C) production testing is performed without the use of heat sinks or forced-air cooling. Thermal impedance figures for each device are listed in their respective specification tables.

These devices do not normally require heat sinks, however, standard precautionary design and layout procedures should be used to ensure devices do not overheat. The ground and power planes beneath the package, as well as all pcb signal runs to and from the device, should be as heavy as possible to help conduct heat away from the package. Electrically insulating, thermally conductive "pads" may be installed underneath the package. Devices should be soldered to boards rather than "socketed," and of course, minimal air flow over the surface can greatly help reduce the package temperature.






Figure 4. ADS-CCD1202 Timing Diagram

TIMING

The ADS-CCD1202 is an edge triggered device. A conversion is initiated by the rising edge of the start convert pulse and no additional external timing signals are required. The device does not employ "pipeline" delays to increase its

throughput rate. It does not require multiple start convert pulses to bring valid digital data to its output pins.




Figure 5. ADS-CCD1202 Evaluation Board Schematic

DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1151 USA • Tel: (508) 339-3000 • www.datel.com • e-mail: help@datel.com






Figure 6. ADS-CCD1202 FFT (fin = 975kHz, fs = 2MHz, Vin = -0.5dB, 4,096 points)






Figure 7. ADS-CCD1202 Grounded Input Histogram






Figure 8. ADS-CCD1202 Histogram and Differential Nonlinearity



MECHANICAL DIMENSIONS INCHES (mm)





ORDERING INFORMATION								
MODEL NUMBER OPERATING TEMP. RANGE ANALOG INPUT ACCESSORIES								
ADS-CCD1202MC	0 to +70°C	Unipolar (0 to +10V)	ADS-BCCD1202	Evaluation Board (without ADS-CCD1202)				
ADS-CCD1202MM	-55 to +125°C	Unipolar (0 to +10V)	HS-24	Heat Sink for all ADS-CCD1202 models				

Receptacles for pc board mounting can be ordered through AMP, Inc., Part # 3-331272-8 (Component Lead Socket), 24 required. Contact DATEL for availability of surface-mount packaging or high-reliability screening.



ADS-CCD1202

12-Bit, 2MHz, Sampling A/D's for CCD Imaging Applications

ORDERING INFORMATION								
MODEL NUMBER	OPERATING TEMP. RANGE	PACKAGE	ROHS	ACCESSORIES				
ADS-CCD1202MC	0 to +70°C	TDIP	NO	ADS-BCCD1202	Evaluation Board (without ADS-CCD1202)			
ADS-CCD1202MM	−55 to +125°C	TDIP	NO	HS-24	Heat Sink for all ADS-CCD1202 models			
ADS-CCD1202MM-QL	−55 to +125°C	TDIP	NO					
ADS-CCD1202MC-C	0 to +70°C	TDIP	YES					
ADS-CCD1202MM-C	−55 to +125°C	TDIP	YES					
ADS-CCD1202MM-QL-C	−55 to +125°C	TDIP	YES					

Receptacles for pc board mounting can be ordered through AMP, Inc., Part # 3-331272-8 (Component Lead Socket), 24 required. Contact DATEL for availability of surface-mount packaging or high-reliability screening.

DATEL is a registered trademark of DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1151 USA ITAR and ISO 9001/14001 REGISTERED

DATEL, Inc. makes no representation that the use of its products in the circuits described herein, or the use of other technical information contained herein, will not infringe upon existing or future patent rights. The descriptions contained herein do not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice.

© 2015 DATEL, Inc.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Murata:

ADS-BCCD1202