

17V, 12A, High-Efficiency, Synchronous Step-Down Converter with Integrated Telemetry via I<sup>2</sup>C Interface

MP8869

The Future of Analog IC Technology

## DESCRIPTION

The MP8869 is a high-frequency, synchronous, rectified, step-down, switch-mode converter with an I<sup>2</sup>C control interface. It offers a fully integrated solution that achieves 12A of continuous and 15A of peak output current with excellent load and line regulation over a wide input supply range.

In the I<sup>2</sup>C control loop, the output voltage level can be controlled on-the-fly through an I<sup>2</sup>C serial interface. The voltage range can be adjusted from 0.6V to 1.87V in 10mV steps. Voltage slew rate, frequency, current limit, hiccup/latch-off protection, enable, and power saving mode are also selectable through the I<sup>2</sup>C interface.

Constant-on-time (COT) control operation provides fast transient response. An open-drain power good (PG) pin indicates that the output voltage is in the nominal range. Full protection features include over-voltage protection (OVP), over-current protection (OCP), and thermal shutdown.

The MP8869 is available in a QFN-14 (3mmx4mm) package.

## **FEATURES**


- Wide 4.5V to 17V Operating Input Range
- 12A Continuous/15A Peak Output Current
- 1% Internal Reference Accuracy
- I<sup>2</sup>C Programmable Output Range from 0.6V to 1.87V in 10mV Steps with Slew Rate Control
- 5% Accuracy Output Voltage and Output Current Readback via I<sup>2</sup>C
- Selectable PFM/PWM Mode, Adjustable Frequency and Current Limit through I<sup>2</sup>C
- 4 Different Selectable I<sup>2</sup>C Addresses
- External Soft Start
- Open-Drain Power Good Indication
- Output Over-Voltage Protection (OVP)
- Hiccup/Latch-Off OCP
- Available in a QFN-14 (3mmx4mm) Package

## **APPLICATIONS**

- Solid-State Drives (SSDs)
- Flat-Panel Television and Monitors
- Digital Set-Top Boxes
- Distributed Power Systems
- Networking/Servers

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

## **TYPICAL APPLICATION**



www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.




### **ORDERING INFORMATION**

Part Number*	Package	Top Marking		
MP8869GL	QFN-14 (3mmx4mm)	See Below		

\* For Tape & Reel, add suffix -Z (e.g. MP8869GL-Z)

## TOP MARKING MPYW 8869 LLL

MP: Product code of MP8869GL Y: Year code W: Lot number 8869: First four digits of the part number LLL: Lot number



### PACKAGE REFERENCE



## ABSOLUTE MAXIMUM RATINGS (1)

V <sub>IN</sub>	0.3V to 19V
V <sub>SW</sub>	0.6V (-7V for <10ns) to
	V <sub>IN</sub> + 0.7V (25V for <25ns)
V <sub>BST</sub>	V <sub>SW</sub> + 4V
V <sub>EN</sub>	
V <sub>OUT</sub>	7V
	0.3V to 4V
-	ssipation ( $T_A = +25^{\circ}C$ ) <sup>(2)</sup>
QFN-14 (3mmx4mm)	2.5W
Junction temperature	
Lead temperature	
	65°C to 150°C

## Recommended Operating Conditions <sup>(3)</sup>

Supply voltage (V<sub>IN</sub>) ......4.5V to 17V Output voltage (V<sub>OUT</sub>)... 0.6V to 5.5V for FB loop and 0.6V to 1.87V for I<sup>2</sup>C loop Operating junction temp. (T<sub>J</sub>)....-40°C to +125°C

## Thermal Resistance $^{(4)}$ $\theta_{JA}$ $\theta_{JC}$

QFN-14 (3mmx4mm)......48......11 ... °C/W

#### NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX)-T<sub>A</sub>)/θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



## **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 12V,  $T_J$  = -40°C to +125°C<sup>(5)</sup>, typical value is tested at  $T_J$  = +25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply current (shutdown)	I <sub>IN</sub>	$V_{EN} = 0V$		2.1	4	μA
Supply current (quiescent)	lq	No switching, FB = 105% Vref, PFM mode		420	600	μA
HS switch on resistance	$HS_{\text{RDS}(\text{ON})}$	$V_{BST}$ - $_{SW}$ = 3.3V		15		mΩ
LS switch on resistance	LS <sub>RDS(ON)</sub>	V <sub>CC</sub> = 3.3V		4.5		mΩ
Switch leakage	$SW_{LKG}$	$V_{EN} = 0V, V_{SW} = 12V, T_{J} = +25^{\circ}C$			1	μA
Low-side valley current limit	ILIMIT_L	Adjustable by I <sup>2</sup> C		14		А
Low-side negative current limit	Ilimit_ln	In forced PWM mode or OVP state		-5		А
Low-side ZCD threshold	Izcd	T <sub>J</sub> = +25°C		200		mA
Switching frequency	fsw1	V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 1V	400	500	600	kHz
	f <sub>SW2</sub>	V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 5V	400	500	600	kHz
Minimum off time <sup>(6)</sup>	TOFF_MIN			185		ns
Minimum on time <sup>(6)</sup>	TON_MIN	V <sub>OUT</sub> = 0.6V		50		ns
	M	T <sub>J</sub> = 25°C	594	600	606	
Reference voltage	V <sub>ref</sub>	$-40^{\circ}C < T_{J} < 125^{\circ}C^{(5)}$	591	600	609	mV
FB current	I <sub>FB</sub>	V <sub>OUT</sub> = 620mV		10	50	nA
A0 voltage threshold 1	VADD_1	Set I <sup>2</sup> C address 60H			0.24	VCC
A0 voltage threshold 2	VADD_2	Set I <sup>2</sup> C address 62H	0.28		0.49	VCC
A0 voltage threshold 3	Vadd_3	Set I <sup>2</sup> C address 64H	0.53		0.72	VCC
A0 voltage threshold 4	$V_{ADD_4}$	Set I <sup>2</sup> C address 66H	0.77			VCC
A0 to GND pull-down resistor	Ra0_PD			2		MΩ
EN rising threshold	VEN_RISING		1.1	1.2	1.3	V
EN threshold hysteresis	$V_{\text{EN}_{\text{HYS}}}$			110		mV
EN to GND pull-down resistor	Ren			1.5		MΩ
VIN under-voltage lockout threshold rising	$INUV_{Vth}$		3.9	4.1	4.3	V
VIN under-voltage lockout threshold hysteresis	INUV <sub>HYS</sub>			545		mV
Power good UV threshold rising	PGVth-Hi	Good	0.86	0.9	0.94	VOUT
Power good UV threshold falling	PGVth-Lo	Fault	0.81	0.85	0.89	VOUT
Power good OV threshold rising	PGVth-Hi	Fault	1.11	1.15	1.19	VOUT
Power good OV threshold falling	PGVth-Lo	Good	1.01	1.05	1.09	VOUT
Power good deglitch time	PGTd	I <sup>2</sup> C programmable		30		μs
Power good sink current capability	Vpg	Sink 4mA			0.4	V

www.MonolithicPower.com



# **ELECTRICAL CHARACTERISTICS** *(continued)* $V_{IN} = 12V, T_J = -40^{\circ}C$ to $+125^{\circ}C^{(5)}$ , typical value is tested at $T_J = +25^{\circ}C$ , unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
OVP rising threshold	Vovp_Rise	VOUT and FB	121%	125%	129%	V <sub>REF</sub>
OVP falling threshold	VovP_Falling	VOUT and FB	106%	110%	114%	VREF
OVP delay	TOVP			3.7		μs
Output pin absolute OV	V <sub>OVP2</sub>		6.0	6.5	7.0	V
UVP threshold	$V_{FB}_{UV}_{th}$	Hiccup entry	55%	60%	65%	VREF
UVP delay <sup>(6)</sup>	TUVP			10		μs
Soft-start current	lss		5	7	9	μA
VCC voltage	Vcc			3.5		V
VCC load regulation	V <sub>CC_reg</sub>	I <sub>CC</sub> = 20mA			3	%
Thermal shutdown (6)	T <sub>TSD</sub>			160		°C
Thermal hysteresis (6)	T <sub>TSD_HYS</sub>			20		°C

#### NOTES:

5) Not tested in production and guaranteed by over-temperature correlation.

6) Guaranteed by design and characterization test.



## **I/O LEVEL CHARACTERISTICS**

Deveryoter	Cumb al	Condition	HS-N	lode	LS-N	Units	
Parameter	Symbol	Condition	Min	Max	Min	Max	Units
Low-level input voltage	VIL		-0.5	0.3Vcc	-0.5	0.3Vcc	V
High-level input voltage	Vін		0.7V <sub>cc</sub>	V <sub>CC</sub> + 0.5	0.7Vcc	V <sub>CC</sub> + 0.5	V
Hysteresis of Schmitt trigger	V <sub>HYS</sub>	V <sub>CC</sub> > 2V	$0.05V_{\text{CC}}$	-	0.05V <sub>CC</sub>	-	v
inputs	VHYS	V <sub>CC</sub> < 2V	0.1Vcc	-	0.1Vcc	-	v
Low-level output voltage	Ma	V <sub>CC</sub> > 2V	0	0.4	0	0.4	v
(open drain) at 3mA sink current	Vol	V <sub>CC</sub> < 2V	0	0.2Vcc	0	0.2Vcc	V
Low-level output current	lol		-	3	-	3	mA
Transfer gate on resistance for currents between SDA and SCAH, or SCL and SCLH	RonL	VOL level, IOL = 3mA	-	50	-	50	Ω
Transfer gate on resistance between SDA and SCAH, or SCL and SCLH	RonH	Both signals (SDA and SDAH, or SCL and SCLH) at $V_{CC}$ level	50	-	50	-	kΩ
Pull-up current of the SCLH current source	I <sub>cs</sub>	SCLH output levels between $0.3V_{CC}$ and $0.7V_{CC}$	2	6	2	6	mA
Rise time of the SCLH or	trc∟	Output rise time (current source enabled) with an external pull-up current source of 3mA					
SCL signal		Capacitive load from 10pF to 100pF	10	40			ns
		Capacitive load of 400pF	20	80			ns
Fall time of the SCLH or SCL	t <sub>fCL</sub>	Output fall time (current source enabled) with an external pull-up current source of 3mA					
signal		Capacitive load from 10pF to 100pF	10	40			ns
		Capacitive load of 400pF	20	80	20	250	ns
Rise time of SDAH signal	t <sub>rDA</sub>	Capacitive load from 10pF to 100pF	10	80	-	-	ns
, , , , , , , , , , , , , , , , , , ,		Capacitive load of 400pF	20	160	20	250	ns
Fall time of SDAH signal	t <sub>fDA</sub>	Capacitive load from 10pF to 100pF	10	80	-	-	ns
		Capacitive load of 400pF	20	160	20	250	ns



## I/O LEVEL CHARACTERISTICS (continued)

Parameter	Symbol	Condition	HS-N	Node	LS-N	Units	
Parameter	Symbol	Condition	Min	Max	Min	Max	Units
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>		0	10	0	50	ns
Input current for each I/O pin	li	Input voltage between $0.1V_{CC}$ and $0.9V_{CC}$	-	10	-10	+10	μA
Capacitance for each I/O pin	Ci		-	10	-	10	pF



## I<sup>2</sup>C PORT SIGNAL CHARACTERISTICS

Deveryoter	Cumb al	Condition	Cb =	100pF	Cb = 4	Unite	
Parameter	Symbol	Condition	Min	Max	Min	Мах	Units
SCLH and SCL clock frequency	<b>f</b> schl		0	3.4	0	0.4	MHz
Set-up time for a repeated start condition	T <sub>SU;STA</sub>		160	-	600	-	ns
Hold-time (repeated) start condition	<b>T</b> HD;STA		160	-	600	-	ns
Low period of the SCL clock	TLOW		160	-	1300	-	ns
High period of the SCL clock	<b>t</b> HIGH		60	-	600	-	ns
Data set-up time	TSU:DAT		10	-	100	-	ns
Data hold time	THD;DAT		0	70	0	-	ns
Rise time of SCLH signal	TrCL		10	40	20*0.1Cb	300	ns
Rise time of SCLH signal after a repeated start condition and after an acknowledge bit	T <sub>fCL1</sub>		10	80	20*0.1Cb	300	ns
Fall time of SCLH signal	T <sub>fCL</sub>		10	40	20*0.1Cb	300	ns
Rise time of SDAH signal	TfDA		10	80	20*0.1Cb	300	ns
Fall time of SDAH signal	TfDA		10	80	20*0.1Cb	300	ns
Set-up time for stop condition	Tsu;sto		160	-	600	-	ns
Bus free time between a stop and start condition	T <sub>BUF</sub>		160	-	1300	-	ns
Data valid time	<b>T</b> VD;DAT		-	16	-	90	ns
Data valid acknowledge time	TVD;ACK		-	160	-	900	ns
Capacitive load for each		SDAH and SCLH line	-	100	-	400	pF
bus line	Cb	SDAH + SDA line and SCLH + SCL line	-	400	-	400	pF
Noise margin at the low level	Ci	For each connected device	-	0.1Vcc	0.1Vcc	-	V
Noise margin at the high level	VnH	For each connected device	-	0.2V <sub>CC</sub>	0.2V <sub>CC</sub>	-	V


NOTE: VCC is the  $l^2$ C bus voltage, 1.8V to 3.6V range, and used for 1.8V, 2.5V, and 3.3V bus voltages.



## TYPICAL PERFORMANCE CHARACTERISTICS

Performance waveforms are tested on the evaluation board.

 $V_{IN}$  = 12V,  $V_{OUT}$  = 1V, L = 1.5µH, F<sub>s</sub> = 500kHz, auto PFM/PWM mode, T<sub>A</sub> = 25°C, unless otherwise noted.



MP8869 Rev. 1.01 3/23/2020


www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.



Performance waveforms are tested on the evaluation board.

 $V_{IN}$  = 12V,  $V_{OUT}$  = 1V, L = 1.5µH, F<sub>S</sub> = 500kHz, auto PFM/PWM mode, T<sub>A</sub> = 25°C, unless otherwise noted.




1.01 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.



Performance waveforms are tested on the evaluation board.


 $V_{IN}$  = 12V,  $V_{OUT}$  = 1V, L = 1.5µH, F<sub>s</sub> = 500kHz, auto PFM/PWM mode, T<sub>A</sub> = 25°C, unless otherwise noted.




MP8869 Rev. 1.01 3/23/2020



Performance waveforms are tested on the evaluation board.






MP8869 Rev. 1.01 3/23/2020 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.



Performance waveforms are tested on the evaluation board.

 $V_{IN}$  = 12V,  $V_{OUT}$  = 1V, L = 1.5µH, F<sub>s</sub> = 500kHz, auto PFM/PWM mode, T<sub>A</sub> = 25°C, unless otherwise noted.




MP8869 Rev. 1.01 3/23/2020 www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.



Performance waveforms are tested on the evaluation board.

 $V_{IN}$  = 12V,  $V_{OUT}$  = 1V, L = 1.5µH, F<sub>S</sub> = 500kHz, auto PFM/PWM mode, T<sub>A</sub> = 25°C, unless otherwise noted.





## **PIN FUNCTIONS**

QFN-14 Pin#	Name	Description
1	BST	<b>Bootstrap</b> . A capacitor is required between SW and BST to form a floating supply across the high-side switch driver.
2	SW	Switch output. Connect SW using a wide PCB trace.
3	SCL	I <sup>2</sup> C serial clock.
4	SDA	I <sup>2</sup> C serial data.
5	EN	<b>Enable.</b> Set EN high to enable the MP8869. EN has a $1.5M\Omega$ internal pull-down resistor to GND. EN is a high-voltage pin, so it can be connected to VIN directly for auto start-up.
6	A0	I <sup>2</sup> C address set-up. Connect a resistor divider from VCC to A0 to set different I <sup>2</sup> C addresses.
7	PG	<b>Power good indication.</b> PG is an open-drain structure. PG is de-asserted if the output voltage is out of the regulation window.
8	PGND	<b>System power ground.</b> PGND is the reference ground of the regulated output voltage and requires special consideration during PCB layout. Connect PGND to the ground plane with copper traces and vias.
9	VIN	<b>Supply voltage.</b> The MP8869 operates from a 4.5V-to-17V input rail. Decouple the input rail with a ceramic capacitor. Connect VIN using a wide PCB trace.
10	VOUT	Output voltage sense. Connect VOUT to the positive terminal of the load.
11	FB	<b>Feedback.</b> Connect FB to the tap of an external resistor divider from the output to GND to set the output voltage before the I <sup>2</sup> C takes control.
12	SS	Soft-start set-up. Connect a capacitor from SS to ground to set the soft-start time.
13	VCC	Internal LDO regulator output. Decouple VCC with a 0.47µF capacitor.
14	AGND	<b>Signal ground.</b> If AGND is not connected to PGND internally, ensure that AGND is connected to PGND during the PCB layout.



## **BLOCK DIAGRAM**




Figure 1: Functional Block Diagram



## **OPERATION**

#### **PWM Operation**

The MP8869 is a fully integrated, synchronous, rectified, step-down, switch-mode converter. The MP9969 uses constant-on-time (COT) control to provide fast transient response and easy loop stabilization. Figure 2 shows the simplified ramp compensation block. At the beginning of each cycle, the high-side MOSFET (HS-FET) turns on whenever the ramp voltage ( $V_{Ramp}$ ) is lower than the error amplifier output voltage ( $V_{EAO}$ ), which indicates an insufficient output voltage. The on period is determined by both the output voltage and input voltage to make the switching frequency fairly constant over the input voltage range.

After the on period elapses, the HS-FET enters the off state. By cycling the HS-FET between the on and off states, the converter regulates the output voltage. The integrated low-side MOSFET (LS-FET) turns on when the HS-FET is in its off state to minimize conduction loss.

Shoot-through occurs when both the HS-FET and LS-FET are turned on at the same time, causing a dead short between input and GND and reducing efficiency dramatically. The MP8869 prevents this by generating a deadtime (DT) internally between when the HS-FET is off and the LS-FET is on, and when the LS-FET is off and the HS-FET is on. The device enters either heavy-load operation or light-load operation depending on the amplitude of the output current.




Figure 2: Simplified Compensation Block

#### **Switching Frequency**

The MP8869 uses constant-on-time (COT) control, so there is no dedicated oscillator in the IC. The input voltage is fed into the on-time one-shot timer through the internal frequency resistor. The duty ratio is VOUT/VIN, and the switching frequency is fairly constant over the input voltage range.


The MP8869's switching frequency can be adjusted by setting the two bits D[5:4] in register 02 through I<sup>2</sup>C communication. When the output voltage setting is low and the input voltage is high, the switching on-time may be limited by the internal minimum on-time limit, and switching frequency decreases. Table 1 shows the maximum switching frequency vs. the output voltage when VIN = 12V and VIN = 5V.

Table 1: N	laximum Frequen Output Voltag	•			
Maximum Frequency Selecting					

	Maximum Frequ	uency Selecting
Vo (V)	VIN = 12V	VIN = 5V
5	1.25MHz	/
3.3	1.25MHz	1.25MHz
2.5	1.25MHz	1.25MHz
1.8	1.25MHz	1.25MHz
1.5	1.25MHz	1.25MHz
1.2	1MHz	1.25MHz
1	750kHz	1.25MHz
0.9	750kHz	1.25MHz
0.6	500kHz	1.25MHz

#### **Forced PWM Operation**

When the MP8869 works in forced PWM mode, the MP8869 enters continuous conduction mode (CCM), where the HS-FET and LS-FET repeat the on/off operation, even if the inductor current is zero or a negative value. The switching frequency ( $F_{SW}$ ) is fairly constant. Figure 3 shows the timing diagram during this operation.



**Figure 3: Forced PWM Operation** 



#### Light-Load Operation

When the MP8869 works in auto PFM/PWM mode or light-load operation, the MP8869 reduces the switching frequency automatically to maintain high efficiency, and the inductor current drops almost to zero. When the inductor current reaches zero, the LS-FET driver goes into tri-state (high-Z) (see Figure 4). The output capacitors discharge slowly to GND through R1 and R2. This operation improves efficiency greatly when the output current is low.




Figure 4: Light-Load Operation

Light-load operation is also called skip mode because the HS-FET does not turn on as frequently during heavy-load condition. The frequency at which the HS-FET turns on is a function of the output current. As the output current increases, the time period that the current modulator regulates becomes shorter, the HS-FET turns on more frequently, and the switching frequency increases. The output current reaches critical levels when the current modulator time is zero and can be determined with Equation (1):

$$I_{OUT} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times F_{SW} \times V_{IN}}$$
(1)

The device reverts to PWM mode once the output current exceeds the critical level. Afterward, the switching frequency remains fairly constant over the output current range.

The MP8869 can operate in pulse frequency modulation (PFM) mode under light load to improve efficiency (low-power mode). The MP8869 can also operate in forced PWM mode at any load condition. This mode is selectable through the I<sup>2</sup>C control. To enable low-power mode, set the mode bit to 0. To disable low power mode, set the Mode bit to 1, and the converter will work in forced PWM mode. The Mode bit is set to 0 (PFM) by default.

#### **Operating without an External Ramp**

The traditional constant-on-time control scheme is intrinsically unstable if the output capacitor's ESR is not large enough to be an effective current-sense resistor. Ceramic capacitors cannot be used as output capacitors, usually. The MP8869 has built-in, internal ramp compensation to ensure that the system is stable, even without the help of the output capacitor's ESR. The pure ceramic capacitor solution can reduce the output ripple, total BOM cost, and board area significantly.

#### VCC Regulator

A 3.5V internal regulator powers most of the internal circuitries. A 470nF decoupling capacitor is needed to stabilize the regulator and reduce ripple. This regulator takes the VIN input and operates in the full VIN range. After EN is pulled high, and VIN is greater than 3.5V, the output of the regulator is in full regulation. When VIN is lower than 3.5V, the output voltage decreases and follows the input voltage. A  $0.47\mu$ F ceramic capacitor is required for decoupling.

#### Error Amplifier (EA)

The error amplifier (EA) compares the FB voltage against the internal 0.6V reference (REF) for non-I<sup>2</sup>C mode and outputs a PWM signal. In I<sup>2</sup>C mode, FB is opened, and VOUT is connected to the EA non-inverter input. The reference voltage can be programmed from 0.6V to 1.87V in the I<sup>2</sup>C control loop. The optimized internal ramp compensation minimizes the external component count and simplifies the control loop design.

#### Enable (EN)

EN is a digital control pin that turns the regulator, including the I<sup>2</sup>C block, on and off. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. An internal  $1.5M\Omega$  resistor is connected from EN to ground. EN can operate with an 18V input voltage, which allows EN to be directly connected to VIN for automatic start-up. When the external EN is high, set the EN bit to 0 in register 01 to stop the HS-FET and LS-FET from switching. The MP8869 resumes switching by setting the EN bit to 1.





#### Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The MP8869 UVLO comparator monitors the input voltage, VIN, and output voltage of the VCC regulator. The MP8869 is active when the voltages exceed the UVLO rising threshold.

#### Soft-Start (SS) and Pre-Bias Start-Up

The soft start (SS) prevents the converter output voltage from overshooting during startup. When the chip starts up, the internal circuitry generates a soft-start voltage that ramps up from 0V to VCC. When SS is lower than REF, the error amplifier uses SS as the reference. When SS is higher than REF, the error amplifier uses REF as the reference.

The approximate typical soft-start time can be calculated with Equation (2):

$$t_{ss}(ms) = \frac{V_{ref}(V) \times C_{ss}(nF)}{7\mu A}$$
(2)

Where  $V_{\text{ref}}$  is reference voltage of the FB loop or I<sup>2</sup>C loop.

If the output of the MP8869 is pre-biased to a certain voltage during start-up, the IC disables the switching of both the HS-FET and LS-FET until the voltage on the internal SS capacitor exceeds the sensed output voltage at FB or VOUT <sup>(7)</sup>.

#### NOTE:

7) V\_BOOT = 1, sense FB voltage. V\_BOOT = 0, sense VOUT voltage.

The MP8869 also provides a selectable softstop function which defines the output discharge behavior after EN shutdown. By default, the output is not controlled after EN shutdown. If setting the soft-stop control bit D[3] to 1 in register 02 via the I<sup>2</sup>C, the output is discharged linearly to zero in a quarter of the soft-start time.

#### **Over-Current-Protection (OCP)**

The MP8869 has a default, hiccup, cycle-bycycle, over-current limiting control. The currentlimit circuit employs both high-side current limit and a low-side "valley" current-sensing algorithm. The MP8869 uses the  $R_{DS(ON)}$  of the LS-FET as a current-sensing element for the valley current limit. If the magnitude of the highside current-sense signal is above the currentlimit threshold, the PWM on pulse is terminated, and the LS-FET is turned on. Afterward, the inductor current is monitored by the voltage between GND and SW. GND is used as the positive current sensing node, so GND should be connected to the source terminal of the bottom MOSFET. PWM is not allowed to initiate a new cycle before the inductor current falls to the valley threshold.

After the cycle-by-cycle over-current limit occurs, the output voltage drops until VOUT is below the under-voltage (UV) threshold, typically 60% below the reference. Once UV is triggered, the MP8869 enters hiccup mode to restart the part periodically. This protection mode is especially useful when the output is dead shorted to ground. The average shortcircuit current is greatly reduced to alleviate thermal issues and protect the regulator. The MP8869 exits hiccup mode once the overcurrent condition is removed.

Short the output to ground first, and then power on the part. The MP8869's I<sup>2</sup>C is disabled in this condition. The I<sup>2</sup>C resumes operation after the short circuit is removed. When hiccup OCP bit D[1] in register 01 is set to 0 by the I<sup>2</sup>C, a latch-off occurs if OCP is triggered, and FB UVP is triggered.

#### Power Good (PG)

The power good (PG) indicates whether the output voltage is in the normal range compared to the internal reference voltage. PG is an open-drain structure. An external pull-up supply is required. During power-up, the PG output is pulled low. This indicates to the system to remain off and keep the load on the output to a minimum. This helps reduce in-rush current at start-up.

When the output voltage is higher than 90% and lower than 115% of the internal reference voltage, and the soft start is finished, then the PG signal is pulled high. When the output voltage is lower than 85% after the soft start finishes, the PG signal remains low. When the output voltage is higher than 115% of the internal reference, PG is switched low. The PG signal rises high again the after output voltage drops below 105% of the internal reference voltage.



PG implements an adjustable deglitch time via the I<sup>2</sup>C whenever VOUT crosses the UV/OV rising and falling threshold. This guarantees the correct indication when the output voltage is scaled through the I<sup>2</sup>C.

The PG output is pulled low immediately when either EN UVLO, input UVLO, OCP, or OTP are triggered.

#### Input Over-Voltage Protection (VIN OVP)

The MP8869 monitors VIN to detect an input over-voltage event. This function is active only when the output is in OV or soft-stop condition. When the output is in OVP state, or soft stop is enabled, output discharge is enabled to charge the input voltage high. When the input voltage exceeds the input OVP threshold, both the HS-FET and LS-FET stop switching.

#### **Output Over-Voltage Protection (OVP)**

The MP8869 monitors both FB and VOUT to detect an over-voltage event. When setting the V BOOT bit to 1, an internal comparator monitors FB. When setting the V BOOT bit to 0, the internal comparator monitors VOUT. When the FB or VOUT voltage becomes higher than 125% of the internal reference voltage, the controller enters dynamic regulation mode, and the input voltage may be charged up during this time. When input OVP is triggered, the IC stops switching. If OVP mode is set to "Auto Retry" in the I<sup>2</sup>C, the IC begins switching once the input voltage drops below the VIN OVP recover threshold. Otherwise, the MP8869 latches off. OVP auto-retry mode or latch-off mode occurs only if the soft start has finished.

Dynamic regulation mode can be operated by turning on the low side until the low-side negative current limit is triggered. Then the body diode of the HS-FET free-wheels the current.

The output power charges the input, which may trigger the VIN OVP function. In VIN OVP, neither the HS-FET or LS-FET turn on and stop charging VIN. If the output is still over-voltage and the input voltage drops below the VIN OVP threshold, repeat the operation. If the output voltage is below 110% of the internal reference voltage, then output OVP is exited.

## Output Absolute Over-Voltage Protection (OVP\_ABS)

The MP8869 monitors the VOUT voltage to detect absolute over-voltage protection. When VOUT is larger than 6.5V, the controller enters dynamic regulation mode if the OVP retry bit is set to 1 in the I<sup>2</sup>C register 01. Otherwise, the MP8869 latches off when output OVP and input OVP are both triggered. Absolute OVP works once both the input voltage and EN are higher than their rising thresholds. This means that this function can work even during a soft start.

#### Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die reaches temperatures that exceed 160°C, the entire chip shuts down. When the temperature is less than its lower threshold (typically 140°C), the chip is enabled again.

The D[1] and D[2] bits can be monitored in register 06 for more information about the IC silicon temperature.

#### Floating Driver and Bootstrap Charging

An external bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection. This UVLO's rising threshold is 2.4V with a 150mV hysteresis. The bootstrap capacitor voltage is regulated by VIN internally through D1, M1, C4, L1 and C2 (see Figure 5). If  $V_{BST}$  -  $V_{SW}$  exceeds 3.3V, U1 regulates M1 to maintain a 3.3V BST voltage across C4.




Figure 5: Internal Bootstrap Charging Circuit



#### Start-Up and Shutdown

If VIN, VCC, and EN exceed their respective thresholds, the chip starts up. The reference block starts first, generating stable reference voltages and currents, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

Several events can shut down the chip: EN low, VIN low, VCC low, thermal shutdown, OVP latch, and OCP latch. In the shutdown procedure, the signaling path is blocked first to avoid any fault triggering.  $V_{EAO}$  and the internal supply rail are then pulled down.

#### I<sup>2</sup>C Control and Default Output Voltage

When the MP8869 is enabled, the output voltage is determined by the FB resistors with a programmed soft-start time. Afterward, the I<sup>2</sup>C bus can communicate with the master. If the chip does not receive an I<sup>2</sup>C communication signal continuously, it can work through FB and performs behavior similar to a traditional non-I<sup>2</sup>C part. The output voltage is determined by the resistor dividers R1, R2, and FB reference voltage. Vout can be calculated by Equation (3):

Vout(V) = 
$$0.6 \times (1 + \frac{R1}{R2})$$
 (3)

The FB loop  $V_{REF}$  is 0.6V. The FB loop reference voltage is a fixed value that cannot be adjusted by the  $I^2C$ .

#### Loop Switch

There is no output slew rate control during the FB loop to the I<sup>2</sup>C loop. When the output voltage setting is much larger or smaller than the present voltage, it is recommended to take two steps to finish the loop switch and output voltage setting.

During the FB loop to the  $l^2C$  loop, first set the output voltage in the  $l^2C$  loop to the present output voltage, and then set V\_BOOT = 0 to switch the FB loop to the  $l^2C$  loop. Second, change the output voltage to the target with slew-rate control in the  $l^2C$  loop. Please refer to the Output Voltage Dynamic Scaling section on page 30 for details.

In the I<sup>2</sup>C control loop, the output voltage is determined by the I<sup>2</sup>C control, and the FB feedback loop is disabled. After the MP8869 receives a valid data byte of the output voltage setting, the MP8869 adjusts the DAC output as the reference voltage with a controlled slew rate. The slew rate is determined by three bits D[5:3] in register 01.

#### I<sup>2</sup>C Slave Address

To support multiple devices used on the same I<sup>2</sup>C bus, A0 can be used to select four different addresses. A resistor divider from VCC to GND can achieve an accurate reference voltage. Connect A0 to this reference voltage to set a different I<sup>2</sup>C slave address (see Figure 6). The internal circuit changes the I<sup>2</sup>C address accordingly. When the master sends an 8-bit address value, the 7-bit I<sup>2</sup>C address should be followed by 0/1 to indicate a write/read operation. Table 2 shows the recommended I<sup>2</sup>C address selection by the A0 voltage.




Figure 6: I<sup>2</sup>C Slave Address Selection Set-Up

Table 2: Recommended I <sup>2</sup> C Slave Address	
Selection by A0 Resistor Divider	

	•		
A0 Upper	A0 Lower	I <sup>2</sup> C Slave A	Address
Resistor R <sub>A0_up</sub> (kΩ)	Resistor R <sub>A0_down</sub> (kΩ)	Binary	Hex
No connect	No connect	110 0000	60H
500	300	110 0010	62H
300	500	110 0100	64H
100	No connect	110 0110	66H



## **I<sup>2</sup>C INTERFACE**

#### I<sup>2</sup>C Serial Interface Description

The I<sup>2</sup>C is a 2-wire, bidirectional, serial interface consisting of a data line (SDA) and a clock line (SCL). The lines are pulled to a bus voltage externally when they are idle. When connecting to the line, a master device generates an SCL signal and device address and arranges the communication sequence. The MP8869 interface is an I<sup>2</sup>C slave. The I<sup>2</sup>C interface adds flexibility to the power supply solution. The output voltage, transition slew rate, and other parameters can be controlled by the I<sup>2</sup>C interface instantaneously.

#### **Data Validity**

One clock pulse is generated for each data bit transferred. The data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can only change when the clock signal on the SCL line is low (see Figure 7).




Figure 7: Bit Transfer on the I<sup>2</sup>C Bus

Start and stop are signaled by the master device, which signifies the beginning and the end of the I<sup>2</sup>C transfer. The start condition is defined as the SDA signal transitioning from high to low while the SCL is high. The stop condition is defined as the SDA signal transitioning from low to high while the SCL is high (see Figure 8).




Figure 8: Start and Stop Conditions

Start and stop conditions are always generated by the master. The bus is considered to be busy after the start condition, and is considered to be free again after a minimum of 4.7µs after the stop condition. The bus remains busy if a repeated start (Sr) is generated instead of a stop condition. The start (S) and repeated start (Sr) conditions are functionally identical.

#### **Transfer Data**

Every byte put on the SDA line must be eight bits long. Each byte must be followed by an acknowledge bit. The acknowledge-related clock pulse is generated by the master. The transmitter releases the SDA line (high) during the acknowledge clock pulse. The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable low during the high period of this clock pulse.

Data transfers follow the format shown in Figure 9. After the start condition (S), a slave address is sent. This address is 7 bits long followed by an eighth data direction bit (R/W). A zero indicates a transmission (write), and a one indicates a request for data (read). A data transfer is always terminated by a stop condition (P) generated by the master. However, if a master still wishes to communicate on the bus, it can generate a repeated start condition (Sr) and address another slave without first generating a stop condition.




Figure 9: Complete Data Transfer

The MP8869 requires a start condition, a valid I<sup>2</sup>C address, a register address byte, and a data byte for a single data update. After receiving each byte, the MP8869 acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid I<sup>2</sup>C address selects the MP8869. The MP8869 performs an update on the falling edge of the LSB byte.



## **REGISER DESCRIPTION**

#### **Register Map**

The MP8869 contains six write or read registers. Register 00 is the output voltage selection register. Register 01 is the first system control register, and users can use it to set the slew rate, hiccup OCP, etc. Register 02 is the second system control register, and users can use to set the switching frequency, current limit, etc. Register 03 and register 04 are output current and output voltage indicating registers. Register 05 is the IC ID register. Register 06 is the IC status indication register, and users can use it to check if the IC is in an over-current protection, over-temperature protection status, etc. The register map is shown below.

ADD	NAME	R/W	D7	D6	D5	D4	D3	D2	D1	D0
00	VSEL	R/W	V_BOOT			Out	put referer	nce		
01	SysCntlreg1	R/W	EN	GO_BIT	GU BILL SIEW rate			Retry OVP	Hiccup OCP	Mode
02	SysCntlreg2	R/W	PG degli	PG deglitch time Switching frequency		Soft stop	Current limit adjust			
03	Output current	R				Output c	urrent			
04	Output voltage	R	Output voltage							
05	ID1	R	Vendor ID Die ID							
06	Status	R		Reserv	/ed		00	OTEW	OT	PG

#### **Register Description**

#### 1) Reg00 VSEL

Register 00 is the output voltage selection register. The MP8869 default output voltage is determined by the FB resistor divider after the MP8869 power start-up or EN start-up. The reference voltage in the FB control loop is fixed at 0.6V.

After the MP8869 starts up, the output voltage can be controlled by the  $l^2C$  through setting the highest bit V\_BOOT = 0. Before adjusting the output reference voltage, the bit GO\_BIT of the first system control register 01 should be set to 1, and then the output reference voltage can be adjusted by the lower seven bits of register 00 in the I<sup>2</sup>C loop. When the output reference voltage setting command is finished, GO\_BIT auto-resets to 0 to prevent false operation of the VOUT scaling. GO\_BIT should be set to 1 before adjusting the output reference voltage in the I<sup>2</sup>C loop.

Table 3 shows the output voltage selection chart from 0.6V to 1.87V in the I<sup>2</sup>C control loop.

NAME	BITS	DEFAULT	DESCRIPTION
V_BOOT	D[7]	1	FB control loop enable bit. V_BOOT = 1 means the output voltage is determined by the resistor divider connecting to FB. The FB reference voltage is fixed at 0.6V. V_BOOT = 0 means the output voltage is controlled by the I <sup>2</sup> C through VOUT. This bit is helpful for the default output voltage setting before the I <sup>2</sup> C signal is active. If the I <sup>2</sup> C is not used, the part works well with FB.
Output reference	D[6:0]	001 1110	Set the output voltage from 0.6V to 1.87V (see Table 3). The default value is 0.9V.



	-		-	ge delection c		1	
D[6:0]	VOUT(V)	D[6:0]	VOUT(V)	D[6:0]	VOUT(V)	D[6:0]	VOUT(V)
000 0000	0.60	010 0000	0.92	100 0000	1.24	110 0000	1.56
000 0001	0.61	010 0001	0.93	100 0001	1.25	110 0001	1.57
000 0010	0.62	010 0010	0.94	100 0010	1.26	110 0010	1.58
000 0011	0.63	010 0011	0.95	100 0011	1.27	110 0011	1.59
000 0100	0.64	010 0100	0.96	100 0100	1.28	110 0100	1.60
000 0101	0.65	010 0101	0.97	100 0101	1.29	110 0101	1.61
000 0110	0.66	010 0110	0.98	100 0110	1.30	110 0110	1.62
000 0111	0.67	010 0111	0.99	100 0111	1.31	110 0111	1.63
000 1000	0.68	010 1000	1.00	100 1000	1.32	110 1000	1.64
000 1001	0.69	010 1001	1.01	100 1001	1.33	110 1001	1.65
000 1010	0.70	010 1010	1.02	100 1010	1.34	110 1010	1.66
000 1011	0.71	010 1011	1.03	100 1011	1.35	110 1011	1.67
000 1100	0.72	010 1100	1.04	100 1100	1.36	110 1100	1.68
000 1101	0.73	010 1101	1.05	100 1101	1.37	110 1101	1.69
000 1110	0.74	010 1110	1.06	100 1110	1.38	110 1110	1.70
000 1111	0.75	010 1111	1.07	100 1111	1.39	110 1111	1.71
001 0000	0.76	011 0000	1.08	101 0000	1.40	111 0000	1.72
001 0001	0.77	011 0001	1.09	101 0001	1.41	111 0001	1.73
001 0010	0.78	011 0010	1.10	101 0010	1.42	111 0010	1.74
001 0011	0.79	011 0011	1.11	101 0011	1.43	111 0011	1.75
001 0100	0.80	011 0100	1.12	101 0100	1.44	111 0100	1.76
001 0101	0.81	011 0101	1.13	101 0101	1.45	111 0101	1.77
001 0110	0.82	011 0110	1.14	101 0110	1.46	111 0110	1.78
001 0111	0.83	011 0111	1.15	101 0111	1.47	111 0111	1.79
001 1000	0.84	011 1000	1.16	101 1000	1.48	111 1000	1.80
001 1001	0.85	011 1001	1.17	101 1001	1.49	111 1001	1.81
001 1010	0.86	011 1010	1.18	101 1010	1.50	111 1010	1.82
001 1011	0.87	011 1011	1.19	101 1011	1.51	111 1011	1.83
001 1100	0.88	011 1100	1.20	101 1100	1.52	111 1100	1.84
001 1101	0.89	011 1101	1.21	101 1101	1.53	111 1101	1.85
001 1110	0.90	011 1110	1.22	101 1110	1.54	111 1110	1.86
001 1111	0.91	011 1111	1.23	101 1111	1.55	111 1111	1.87

**Table 3: Output Voltage Selection Chart** 

### 2) Reg01 SysCntIreg1

Register 01 is the first system control register.

The highest bit, EN, can be used to turn the part on or off when the external EN is high. When the external EN is high, the part shuts down by setting the EN bit to 0, and then the HS-FET and LS-FET stop switching. The part resumes switching by setting the EN bit to 1 again. When the external EN is low, the converter is off, and the I<sup>2</sup>C shuts down.

The bit GO\_BIT is only used for output reference setting in the I<sup>2</sup>C loop. Set GO\_BIT to 1 to enable the I<sup>2</sup>C authority of writing the output reference. When the command is finished, GO\_BIT auto-resets to 0 to prevent false operation of the VOUT scaling.

The IC switches to forced PWM mode when the GO\_BIT is set to 1 to achieve a smooth output waveform during the output dynamic scaling. After the output scaling is complete, GO\_BIT is set to 0 automatically, and the IC operation mode switches to the original mode set by the Mode bit.

The 3-bit slew rate D[5:3] is used for slew rate selection during the output voltage dynamic scaling when the output voltage is controlled by the I<sup>2</sup>C loop. A proper slew rate reduces the inrush current, as well as voltage overshoot and undershoot. Eight different slew rate levels can be selected.



The bit Retry OVP defines the protection mode when OVP is triggered. When Retry OVP is set to 1, the part enters auto-recovery when OVP is removed. When Retry OVP is set to 0, the part latches off once output OVP occurs, and VIN OVP is triggered until VIN or EN are toggled.

The bit Hiccup OCP defines the over-current protection mode. When Hiccup OCP is set to 1, the part enters hiccup mode when OCP and UVP are both triggered. When Hiccup OCP is set to 0, the part enters latch-off when OCP and UVP are both triggered.

The lowest bit, Mode, is used for selecting forced PWM or auto PFM/PWM mode at light load. When Mode is set to 0, auto-PFM/PWM mode is enabled at light load. When Mode is set to 1, forced PWM mode is enabled at light load.

NAME	BITS	DEFAULT	DESCRIPTION				
EN	D[7]	1	I <sup>2</sup> C controlled turn-on the converter is off ar over. The default EN I	nd I <sup>2</sup> C shuts down			
GO_BIT	D[6]	0	Switch bit of the I <sup>2</sup> C Set GO_BIT = 1 to en When the command operation of the VOU output reference volta Voltage scaling examp 1) Set GO_BIT = 2) Write register 3) Read back the If GO_BIT = 0 in adjustment 4) Set GO_BIT =	writing authority f nable the I <sup>2</sup> C auth is finished, GO_B IT scaling. Write t ge and change the ples: = 1. 00: set V_BOOT = e GO_BIT value to 0, the voltage scali = 1 if output voltage	ority of writing the IT auto-resets to he GO_BIT = 1 fi e V_BOOT status. = 0 and set the out o see if the output s	output reference. 0 to prevent false rst, then write the put reference. scaling is finished. wise, VOUT is still d a second time.	
Slew rate	D[5:3]	100	The slew rate during to bits. The output volta new set voltage with current, voltage overs D[5:3] 000 001 010 011	ge changes linea a below slew rat	rly from the previo	ous voltage to the reduce the inrush	
Retry OVP	D[2]	1	FB or VOUT over-voltage protection mode selection bit. 1 means the part auto-recovers when OVP is removed. 0 means the part latches off once output OVP and VIN OVP are both triggered until VIN or EN is power reset.				
Hiccup OCP	D[1]	1	Over-current protection mode selection. 1 means hiccup mode OCP. 0 means latch-off type OCP.				
Mode	D[0]	0	Set Mode to 0 to e PFM/PWM mode. Def				



#### 3) Reg02 SysCntlreg2

Register 02 is the second system control register.

The highest two bits of the PG deglitch time D[7:6] defines the power good signal rising and falling edge delay times. When output OVP or UVP is triggered, the PG signal turns low or high after a delay time. There are four levels of PG delay time that can be programmed by the I<sup>2</sup>C in different conditions.

The two switching frequency bits D[5:4] are used for switching frequency selection. The MP8869 supports up to 1.25MHz of switching frequency by setting the two bits to 11. The MP8869 maximum programmable switching frequency is limited by the internal minimum on-time (see Table 1). The bit Soft Stop defines the output voltage discharge behavior after EN shutdown. When Soft Stop is set to 0, the output voltage is not controlled after EN shutdown. When Soft Stop is set to 1, the output voltage is discharged linearly to zero with the set soft-stop time.

The lowest three bits, Current Limit Adjust D[2:0], are used for peak and valley current-limit selection. There are eight levels of current limit that can be selected for different application conditions.

NAME	BITS	DEFAULT	DESCRI	PTION					
PG deglitch			Power good signal rising and falling edges' delay time. Whe VOUT is out of the regulation window, the PG comparator is but needs a delay time before the PG signal can turn high or lo						
time	D[7:6]	11	D[7	:6]	PG deglitch	D[	7:6]	PG deglitch	
			00	)	<1µs		10	12µs	
			01	1	6µs		11	30µs	
Switching			Switching frequency set bit. There is no dedicated frequency oscillator inside the part. The switching frequency is fairly fixed by controlling the $T_{ON}$ timer.						
frequency	D[5:4]	00	D[5:4]		Frequency	D[	5:4]	Frequency	
			00	)	500kHz	10		1MHz	
			01		750kHz		11	1.25MHz	
Soft stop	D[3]	0	This bit defines the VOUT discharge behavior after EN shutdown. "0" means VOUT is not controlled after EN shutdown; "1" means VOUT is discharged linearly to zero with the set soft-stop time.						
			D[2:0]	Valley	current limit (A)	D[2:0]	Valley	current limit (A)	
Current limit			000		16	100		8.5	
adjust	D[2:0]	001	001		14	101		7	
aujust			010		12	110		6	
			011		10	111		5	



#### 4) Reg03 Output Current

Register 03 is an output current-indicating register. After the part starts up, the DC output current information can be read through the  $I^2C$  communication.

When the inductor current is in DCM, the output current sense is not very accurate. The Mode bit can be set to 1 (PWM mode) for good

current sensing accuracy at light load. When the inductor current enters CCM, the output current sense accuracy is excellent (typical accuracy is 5% when the output current is higher than 2A).

Table 4 shows the output current chart from 0A to 12.75

NAME	BITS	DEFAULT	DESCRIPTION
Output current	D[7:0]	0000 0000	Output current monitor bits. Table 4 shows the output current monitor chart.

D[7:0]	Iout(A)	D[7:0]	Ioυτ(A)	D[7:0]	louτ(A)	D[7:0]	louτ(A)	D[7:0]	Iout(A)	D[7:0]	I <sub>OUT</sub> (A)
0000 0000	0	0010 1011	2.15	0101 0110	4.3	1000 0001	6.45	1010 1100	8.6	1101 0111	10.75
0000 0001	0.05	0010 1100	2.2	0101 0111	4.35	1000 0010	6.5	1010 1101	8.65	1101 1000	10.8
0000 0010	0.1	0010 1101	2.25	0101 1000	4.4	1000 0011	6.55	1010 1110	8.7	1101 1001	10.85
0000 0011	0.15	0010 1110	2.3	0101 1001	4.45	1000 0100	6.6	1010 1111	8.75	1101 1010	10.9
0000 0100	0.2	0010 1111	2.35	0101 1010	4.5	1000 0101	6.65	1011 0000	8.8	1101 1011	10.95
0000 0101	0.25	0011 0000	2.4	0101 1011	4.55	1000 0110	6.7	1011 0001	8.85	1101 1100	11
0000 0110	0.3	0011 0001	2.45	0101 1100	4.6	1000 0111	6.75	1011 0010	8.9	1101 1101	11.05
0000 0111	0.35	0011 0010	2.5	0101 1101	4.65	1000 1000	6.8	1011 0011	8.95	1101 1110	11.1
0000 1000	0.4	0011 0011	2.55	0101 1110	4.7	1000 1001	6.85	1011 0100	9	1101 1111	11.15
0000 1001	0.45	0011 0100	2.6	0101 1111	4.75	1000 1010	6.9	1011 0101	9.05	1110 0000	11.2
0000 1010	0.5	0011 0101	2.65	0110 0000	4.8	1000 1011	6.95	1011 0110	9.1	1110 0001	11.25
0000 1011	0.55	0011 0110	2.7	0110 0001	4.85	1000 1100	7	1011 0111	9.15	1110 0010	11.3
0000 1100	0.6	0011 0111	2.75	0110 0010	4.9	1000 1101	7.05	1011 1000	9.2	1110 0011	11.35
0000 1101	0.65	0011 1000	2.8	0110 0011	4.95	1000 1110	7.1	1011 1001	9.25	1110 0100	11.4
0000 1110	0.7	0011 1001	2.85	0110 0100	5	1000 1111	7.15	1011 1010	9.3	1110 0101	11.45
0000 1111	0.75	0011 1010	2.9	0110 0101	5.05	1001 0000	7.2	1011 1011	9.35	1110 0110	11.5
0001 0000	0.8	0011 1011	2.95	0110 0110	5.1	1001 0001	7.25	1011 1100	9.4	1110 0111	11.55
0001 0001	0.85	0011 1100	3	0110 0111	5.15	1001 0010	7.3	1011 1101	9.45	1110 1000	11.6
0001 0010	0.9	0011 1101	3.05	0110 1000	5.2	1001 0011	7.35	1011 1110	9.5	1110 1001	11.65
0001 0011	0.95	0011 1110	3.1	0110 1001	5.25	1001 0100	7.4	1011 1111	9.55	1110 1010	11.7
0001 0100	1	0011 1111	3.15	0110 1010	5.3	1001 0101	7.45	1100 0000	9.6	1110 1011	11.75
0001 0101	1.05	0100 0000	3.2	0110 1011	5.35	1001 0110	7.5	1100 0001	9.65	1110 1100	11.8
0001 0110	1.1	0100 0001	3.25	0110 1100	5.4	1001 0111	7.55	1100 0010	9.7	1110 1101	11.85
0001 0111	1.15	0100 0010	3.3	0110 1101	5.45	1001 1000	7.6	1100 0011	9.75	1110 1110	11.9
0001 1000	1.2	0100 0011	3.35	0110 1110	5.5	1001 1001	7.65	1100 0100	9.8	1110 1111	11.95
0001 1001	1.25	0100 0100	3.4	0110 1111	5.55	1001 1010	7.7	1100 0101	9.85	1111 0000	12
0001 1010	1.3	0100 0101	3.45	0111 0000	5.6	1001 1011	7.75	1100 0110	9.9	1111 0001	12.05
0001 1011	1.35	0100 0110	3.5	0111 0001	5.65	1001 1100	7.8	1100 0111	9.95	1111 0010	12.1
0001 1100	1.4	0100 0111	3.55	0111 0010	5.7	1001 1101	7.85	1100 1000	10	1111 0011	12.15
0001 1101	1.45	0100 1000	3.6	0111 0011	5.75	1001 1110	7.9	1100 1001	10.05	1111 0100	12.2
0001 1110	1.5	0100 1001	3.65	0111 0100	5.8	1001 1111	7.95	1100 1010	10.1	1111 0101	12.25
0001 1111	1.55	0100 1010	3.7	0111 0101	5.85	1010 0000	8	1100 1011	10.15	1111 0110	12.3
0010 0000	1.6	0100 1011	3.75	0111 0110	5.9	1010 0001	8.05	1100 1100	10.2	1111 0111	12.35
0010 0001	1.65	0100 1100	3.8	0111 0111	5.95	1010 0010	8.1	1100 1101	10.25	1111 1000	12.4
0010 0010	1.7	0100 1101	3.85	0111 1000	6	1010 0011	8.15	1100 1110	10.3	1111 1001	12.45
0010 0011	1.75	0100 1110	3.9	0111 1001	6.05	1010 0100	8.2	1100 1111	10.35	1111 1010	12.5
0010 0100	1.8	0100 1111	3.95	0111 1010	6.1	1010 0101	8.25	1101 0000	10.4	1111 1011	12.55
0010 0101	1.85	0101 0000	4	0111 1011	6.15	1010 0110	8.3	1101 0001	10.45	1111 1100	12.6
0010 0110	1.9	0101 0001	4.05	0111 1100	6.2	1010 0111	8.35	1101 0010	10.5	1111 1101	12.65
0010 0111	1.95	0101 0010	4.1	0111 1101	6.25	1010 1000	8.4	1101 0011	10.55	1111 1110	12.7
0010 1000	2	0101 0011	4.15	0111 1110	6.3	1010 1001	8.45	1101 0100	10.6	1111 1111	12.75
0010 1001	2.05	0101 0100	4.2	0111 1111	6.35	1010 1010	8.5	1101 0101	10.65		
0010 1010	2.1	0101 0101	4.25	1000 0000	6.4	1010 1011	8.55	1101 0110	10.7		

**Table 4: Output Current Chart** 



#### 5) Reg04 Output Voltage

Register 04 is an output voltage-indicating register. After the part starts up, the output voltage can be read through the  $l^2C$  communication.

Table 5 shows the output voltage chart from 0.5V to 3.05V.

NAME	BITS	DEFAULT	DESCRIPTION
Output voltage	D[7:0]	0000 0000	Output voltage monitor bits. Table 5 shows the output voltage monitor chart.

#### Table 5: Output Voltage Chart

D[7:0]	V <sub>оит</sub> (V)										
0000 0000	0.5	0010 1011	0.93	0101 0110	1.36	1000 0001	1.79	1010 1100	2.22	1101 0111	2.65
0000 0001	0.51	0010 1100	0.94	0101 0111	1.37	1000 0010	1.8	1010 1101	2.23	1101 1000	2.66
0000 0010	0.52	0010 1101	0.95	0101 1000	1.38	1000 0011	1.81	1010 1110	2.24	1101 1001	2.67
0000 0011	0.53	0010 1110	0.96	0101 1001	1.39	1000 0100	1.82	1010 1111	2.25	1101 1010	2.68
0000 0100	0.54	0010 1111	0.97	0101 1010	1.4	1000 0101	1.83	1011 0000	2.26	1101 1011	2.69
0000 0101	0.55	0011 0000	0.98	0101 1011	1.41	1000 0110	1.84	1011 0001	2.27	1101 1100	2.7
0000 0110	0.56	0011 0001	0.99	0101 1100	1.42	1000 0111	1.85	1011 0010	2.28	1101 1101	2.71
0000 0111	0.57	0011 0010	1	0101 1101	1.43	1000 1000	1.86	1011 0011	2.29	1101 1110	2.72
0000 1000	0.58	0011 0011	1.01	0101 1110	1.44	1000 1001	1.87	1011 0100	2.3	1101 1111	2.73
0000 1001	0.59	0011 0100	1.02	0101 1111	1.45	1000 1010	1.88	1011 0101	2.31	1110 0000	2.74
0000 1010	0.6	0011 0101	1.03	0110 0000	1.46	1000 1011	1.89	1011 0110	2.32	1110 0001	2.75
0000 1011	0.61	0011 0110	1.04	0110 0001	1.47	1000 1100	1.9	1011 0111	2.33	1110 0010	2.76
0000 1100	0.62	0011 0111	1.05	0110 0010	1.48	1000 1101	1.91	1011 1000	2.34	1110 0011	2.77
0000 1101	0.63	0011 1000	1.06	0110 0011	1.49	1000 1110	1.92	1011 1001	2.35	1110 0100	2.78
0000 1110	0.64	0011 1001	1.07	0110 0100	1.5	1000 1111	1.93	1011 1010	2.36	1110 0101	2.79
0000 1111	0.65	0011 1010	1.08	0110 0101	1.51	1001 0000	1.94	1011 1011	2.37	1110 0110	2.8
0001 0000	0.66	0011 1011	1.09	0110 0110	1.52	1001 0001	1.95	1011 1100	2.38	1110 0111	2.81
0001 0001	0.67	0011 1100	1.1	0110 0111	1.53	1001 0010	1.96	1011 1101	2.39	1110 1000	2.82
0001 0010	0.68	0011 1101	1.11	0110 1000	1.54	1001 0011	1.97	1011 1110	2.4	1110 1001	2.83
0001 0011	0.69	0011 1110	1.12	0110 1001	1.55	1001 0100	1.98	1011 1111	2.41	1110 1010	2.84
0001 0100	0.7	0011 1111	1.13	0110 1010	1.56	1001 0101	1.99	1100 0000	2.42	1110 1011	2.85
0001 0101	0.71	0100 0000	1.14	0110 1011	1.57	1001 0110	2	1100 0001	2.43	1110 1100	2.86
0001 0110	0.72	0100 0001	1.15	0110 1100	1.58	1001 0111	2.01	1100 0010	2.44	1110 1101	2.87
0001 0111	0.73	0100 0010	1.16	0110 1101	1.59	1001 1000	2.02	1100 0011	2.45	1110 1110	2.88
0001 1000	0.74	0100 0011	1.17	0110 1110	1.6	1001 1001	2.03	1100 0100	2.46	1110 1111	2.89
0001 1001	0.75	0100 0100	1.18	0110 1111	1.61	1001 1010	2.04	1100 0101	2.47	1111 0000	2.9
0001 1010	0.76	0100 0101	1.19	0111 0000	1.62	1001 1011	2.05	1100 0110	2.48	1111 0001	2.91
0001 1011	0.77	0100 0110	1.2	0111 0001	1.63	1001 1100	2.06	1100 0111	2.49	1111 0010	2.92
0001 1100	0.78	0100 0111	1.21	0111 0010	1.64	1001 1101	2.07	1100 1000	2.5	1111 0011	2.93
0001 1101	0.79	0100 1000	1.22	0111 0011	1.65	1001 1110	2.08	1100 1001	2.51	1111 0100	2.94
0001 1110	0.8	0100 1001	1.23	0111 0100	1.66	1001 1111	2.09	1100 1010	2.52	1111 0101	2.95
0001 1111	0.81	0100 1010	1.24	0111 0101	1.67	1010 0000	2.1	1100 1011	2.53	1111 0110	2.96
0010 0000	0.82	0100 1011	1.25	0111 0110	1.68	1010 0001	2.11	1100 1100	2.54	1111 0111	2.97
0010 0001	0.83	0100 1100	1.26	0111 0111	1.69	1010 0010	2.12	1100 1101	2.55	1111 1000	2.98
0010 0010	0.84	0100 1101	1.27	0111 1000	1.7	1010 0011	2.13	1100 1110	2.56	1111 1001	2.99
0010 0011	0.85	0100 1110	1.28	0111 1001	1.71	1010 0100	2.14	1100 1111	2.57	1111 1010	3
0010 0100	0.86	0100 1111	1.29	0111 1010	1.72	1010 0101	2.15	1101 0000	2.58	1111 1011	3.01
0010 0101	0.87	0101 0000	1.3	0111 1011	1.73	1010 0110	2.16	1101 0001	2.59	1111 1100	3.02
0010 0110	0.88	0101 0001	1.31	0111 1100	1.74	1010 0111	2.17	1101 0010	2.6	1111 1101	3.03
0010 0111	0.89	0101 0010	1.32	0111 1101	1.75	1010 1000	2.18	1101 0011	2.61	1111 1110	3.04
0010 1000	0.9	0101 0011	1.33	0111 1110	1.76	1010 1001	2.19	1101 0100	2.62	1111 1111	3.05
0010 1001	0.91	0101 0100	1.34	0111 1111	1.77	1010 1010	2.2	1101 0101	2.63		
0010 1010	0.92	0101 0101	1.35	1000 0000	1.78	1010 1011	2.21	1101 0110	2.64		



indicates IC revision information.

#### 6) Reg05 ID1

Register 05 is the IC information indicating register. The highest four bits, Vendor ID D[7:4], are set to 1000 internally.

NAMEBITSDESCRIPTIONVendor IDD[7:4]1000.IC revision IDD[3:0]IC revision.

#### 7) Reg06 Status

Register 06 is a fault condition-indicating register. The highest four bits, D[7:4], are reserved for future use.

The bit OC is the output over-current indication. When the bit is set to 1, the IC is in hiccup mode or OC latch-off.

The bit OTEW is the die temperature early warning indication. When the bit is set to 1, the IC die temperature is higher than 120°C.

The lowest four bits, IC Reversion ID D[3:0],

The bit PG is the output power good indication. When the bit is set to 1, the output power is normal.

NAME	BITS	DESCRIPTION
Reserved	D[7:4]	Reserved for future use.
OC	D[3]	Output over-current indication. When this bit is high, the IC is in hiccup mode or trips OC latch-off.
OTEW	D[2]	Die temperature early warning bit. When the bit is high, the die temperature is higher than 120°C.
OT	D[1]	Over-temperature indication. When the bit is high, the IC is in thermal shutdown.
PG	D[0]	Output power good indication. When the bit is high, the VOUT power is normal. This means VOUT is higher than 95% and lower than 115% of the designed regulation voltage. PG compares FB/VOUT with REF.




### **APPLICATION INFORMATION**

## Setting the Output Voltage in a FB Control Loop

The MP8869 can be controlled by the FB loop or  $I^2C$  loop. The FB loop is the default loop during power-up or EN on. In this case, the output voltage can be set by the external resistor dividers. The FB loop reference voltage is a fixed value (0.6V) and cannot be programmed by the  $I^2C$ .

The FB loop network is shown in Figure 10.



#### Figure 10: FB Loop Network

Choose R1 and R2 with Equation (4):

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.6V} - 1}$$
 (4)

Table 6 lists the recommended feedback resistors value for common output voltages.

 Table 6: Resistor Selection for Common Output

 Voltages (8)

Vout (V)	R1 (kΩ)	R2 (kΩ)	Rt (kΩ)	L (µH)
1.0	80.6	120	10	1.5
1.2	80.6	80.6	10	1.5
1.5	80.6	53.6	10	1.5
1.8	80.6	40.2	10	1.5
2.5	80.6	25.5	10	2.2
3.3	80.6	17.8	10	2.2
5	80.6	11	10	3.3

NOTE:

8) The recommended parameters are based on a 12V input voltage and 22µFx4 output capacitor. Different input voltage and output capacitor values may affect the selection of R1 and R2. For other components' parameters, please refer to the Typical Application Circuits on page 34.

## Setting the Output Voltage in an I<sup>2</sup>C Control Loop

After the part powers up and EN turns on, the FB loop can be programmed to the  $I^2C$  loop sensing (VOUT) by setting V\_BOOT = 0. In this case, the output voltage can be set by the  $I^2C$  from 0.6V to 1.87V. Refer to Table 3 for more details about the output voltage setting.

#### **Output Voltage Dynamic Scale**

The output voltage dynamic scaling can be done only in the  $I^2C$  control loop. Refer to Figure 11 and follow the steps below.

- 1. Write GO\_BIT (Reg01[6]) to 1.
- Write Reg00 to select the feedback loop by setting V\_BOOT (Reg00[7]) and setting the reference voltage by Output Reference (Reg00[6:0]) simultaneously. When the command is finished, GO\_BIT auto-resets to 0 to prevent false operation of the VOUT scaling.

Repeat the above two steps if the output voltage needs to be changed to a different voltage.




Figure 11: Loop Switch and Output Voltage Dynamic Scale Flow Chart



#### Selecting the Inductor

Use a  $0.47\mu$ H-to- $5\mu$ H inductor with a DC current rating at least 25% percent higher than the maximum load current for most applications. For highest efficiency, use an inductor with a DC resistance less than  $5m\Omega$ . For most designs, the inductance value can be derived from Equation (5):

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{L} \times f_{OSC}}$$
(5)

Where  $\Delta I_L$  is the inductor ripple current.

Choose the inductor ripple current to be approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (6):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$
(6)

Use a larger inductor for improved efficiency under light-load conditions below 100mA.

#### Selecting the Input Capacitor

The input current to the step-down converter is discontinuous therefore and requires а capacitor to supply AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for best performance. Ceramic capacitors with X5R or X7R dielectrics are recommended because of their low ESR and small temperature coefficients. For most applications, use two 22µF capacitors.

Since C1 absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (7):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
(7)

The worst-case condition occurs at VIN = 2VOUT, shown in Equation (8):

$$I_{C1} = \frac{I_{LOAD}}{2}$$
(8)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current. The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality, ceramic capacitor (e.g.:  $0.1\mu$ F) placed as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at input. The input voltage ripple caused by the capacitance can be estimated with Equation (9):

$$\Delta V_{\rm IN} = \frac{I_{\rm LOAD}}{f_{\rm S} \times C1} \times \frac{V_{\rm OUT}}{V_{\rm IN}} \times \left(1 - \frac{V_{\rm OUT}}{V_{\rm IN}}\right)$$
(9)

#### Selecting the Output Capacitor

The output capacitor (C2) maintains the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For best results, use low ESR capacitors to keep the output voltage ripple low. The output voltage ripple can be estimated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right)$$
(10)

Where  $L_1$  is the inductor value, and  $R_{\text{ESR}}$  is the equivalent series resistance (ESR) value of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes the majority of the output voltage ripple. For simplification, the output voltage ripple can be estimated with Equation (11):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{S}}^{2} \times L_{1} \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$
(11)

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (12):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{s}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$
(12)

The characteristics of the output capacitor also affect the stability of the regulation system. The MP8869 can be optimized for a wide range of capacitance and ESR values.




#### External Bootstrap Diode

An external bootstrap diode can enhance the efficiency of the regulator given the following conditions:

- VOUT is 5V or 3.3V
- Duty cycle is high: D > 50%

In these cases, add an external BST diode from VCC to BST (see Figure 12).



#### Figure 12: Optional External Bootstrap Diode to Enhance Efficiency

The recommended external BST diode is IN4148, and the recommended BST capacitor value is  $0.1\mu F$  to  $1\mu F.$ 

#### PCB Layout Guidelines (9)

Efficient PCB layout is critical for stable operation. For best results, refer to Figure 13 and follow the guidelines below. A four-layer layout is strongly recommended to achieve better thermal performance.

- 1. Place the high-current paths (PGND, VIN, and SW) very close to the device with short, direct, and wide traces.
- 2. Keep the VIN and PGND pads connected with large copper planes.
- 3. Use at least two layers for the IN and PGND trace to achieve better thermal performance.
- 4. Add several vias close to the IN and PGND pads to help with thermal dissipation.
- 5. Place the input capacitors as close to VIN and PGND as possible.
- 6. Place the decoupling capacitor as close to VCC and PGND as possible.
- 7. Place the external feedback resistors next to FB.
- 8. Ensure that there is no via on the FB trace.
- 9. Keep the switching node SW short and away from the feedback network.
- 10. Keep the BST voltage path (BST, C3, and SW) as short as possible.

NOTE:

9) The recommended layout is based on the Typical Application circuit on page 34.






Figure 13: Recommend Layout

#### **Design Example**

Table 7 is a design example following the application guidelines for the specifications below.

#### Table 7: Design Example

VIN	12V
Vout	1V
lo	12A

The detailed application schematics are shown in Figure 14 through Figure 20. The typical performance and circuit waveforms are shown in the Typical Performance Characteristics section. For more device applications, please refer to the related evaluation board datasheets.



## **TYPICAL APPLICATION CIRCUITS (10)**




Figure 14: VIN = 12V, VOUT = 1V, IOUT = 12A





Figure 15: VIN = 12V, VOUT = 1.2V, IOUT = 12A



#### Figure 16: VIN = 12V, VOUT = 1.5V, IOUT = 12A

#### NOTE:

10) All circuits are based on a 0.6V default reference voltage.

MP8869 Rev. 1.01 3/23/2020



## TYPICAL APPLICATION CIRCUITS (continued)




Figure 17: VIN = 12V, VOUT = 1.8V, IOUT = 12A




Figure 18: VIN = 12V, VOUT = 2.5V, IOUT = 12A




Figure 19: V<sub>IN</sub> = 12V, V<sub>OUT</sub> = 3.3V, I<sub>OUT</sub> = 12A<sup>(11)</sup>



## TYPICAL APPLICATION CIRCUITS (continued)





Figure 20:  $V_{IN}$  = 12V,  $V_{OUT}$  = 5V,  $I_{OUT}$  = 12A<sup>(11)</sup>

#### NOTE:


11) Based on evaluation board test results at 25°C ambient temperature. A lower input voltage will trigger over-temperature protection with full load.




## PACKAGE INFORMATION




TOP VIEW



BOTTOM VIEW







#### RECOMMENDED LAND PATTERN

### NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
 EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
 LEAD COPLANARITY SHALL BE 0.10 MILLIME MAX.
 JEDEC REFERENCE IS MO-220.
 DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Monolithic Power Systems (MPS):

MP8869GL-Z MP8869GL-P MP8869WGL-P MP8869WGL-Z MP8869SGL-P MP8869SGL-Z