

# MPQ4420A-AEC1

2A, 36V,Synchronous Step-Down Converter With PG and Ext. Sync with Forced CCM Mode, MPQ4420-AEC1 without Forced CCM Mode

## The Future of Analog IC Technology

# DESCRIPTION

The MPQ4420A is a high-efficiency, synchronous, rectified, step-down, switch-mode converter with built-in power MOSFETs. It offers a very compact solution that achieves 2A of continuous output current with excellent load and line regulation over a wide input supply range.

The MPQ4420A uses synchronous mode operation to achieve higher efficiency over the output current load range. Current-mode operation provides fast transient response and eases loop stabilization.

Full protection features include over-current protection (OCP) and thermal shutdown.

The MPQ4420A requires a minimal number of readily available, standard, external components and is available in a compact, 8-pin, TSOT23 package.


## FEATURES


- Wide 4V to 36V Continuous Operating Input Range
- 90m $\Omega$ /55m $\Omega$  Low R<sub>DS(ON)</sub> Internal Power MOSFETs
- High-Efficiency Synchronous Mode
  Operation
- Default 410kHz Switching Frequency
- Synchronizes to a 200kHz to 2.2MHz External Clock
- High Duty Cycle for Automotive Cold Crank
- Forced CCM
- Internal Soft Start
- Power Good
- Over-Current Protection (OCP) and Hiccup
- Thermal Shutdown
- Output Adjustable from 0.8V
- Available in a TSOT23-8 Package
- Available in AEC-Q100 Grade 1

# APPLICATIONS

- Automotive
- Industrial Control System
- Distributed Power Systems

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.







## **ORDERING INFORMATION**


Part Number*	Package	Top Marking
MPQ4420AGJ	TSOT23-8	See Below
MPQ4420AGJ-AEC1	TSOT23-8	See Delow

\* For Tape & Reel, add suffix -Z (e.g. MPQ4420AGJ-Z)

## **TOP MARKING**

## |APJY

APJ: Product code of MPQ4420AGJ and MPQ4420AGJ-AEC1 Y: Year code



#### MPQ4420A Rev. 1.0 www.MonolithicPower.com 5/24/2016 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2016 MPS. All Rights Reserved.



## ABSOLUTE MAXIMUM RATINGS (1)

V <sub>IN</sub> 0.3V to 40	V
V <sub>SW</sub> 0.3V to 41	
V <sub>BS</sub> V <sub>SW</sub> + 6	3V
All other pins0.3V to 6V	(2)
Continuous power dissipation $(T_A = +25^{\circ}C)^{(3)}$	
TSOT23-81.25	
Junction temperature 150°	У
Lead temperature	°C
Storage temperature65°C to 150°	°C

#### **Recommended Operating Conditions**

Continuous supply voltage	e (V <sub>IN</sub> ) 4V to 36V
Output voltage (V <sub>OUT</sub> )	$0.8V$ to $0.9 \times V_{IN}$
Operating junction temp.	(T <sub>J</sub> )40°C to +125°C

# Thermal Resistance (4) $\theta_{JA}$ $\theta_{JC}$

TSOT23-8 ...... 100 ..... 55 ... °C/W

#### NOTES:

- Absolute maximum ratings are rated under room temperature unless otherwise noted. Exceeding these ratings may damage the device.
- 2) For details on EN's ABS MAX rating, please refer to the Enable/SYNC Control section on page 14.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX)-T<sub>A</sub>)/ $\theta_{JA}$ . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) Measured on JESD51-7, 4-layer PCB.



## **ELECTRICAL CHARACTERISTICS**

 $V_{IN} = 12V$ ,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$ .

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply current (shutdown)	I <sub>SHDN</sub>	$V_{EN} = 0V$			8	μA
Supply current (quiescent)	l <sub>Q</sub>	$V_{EN} = 2V, V_{FB} = 1V,$ no switching		0.6	0.8	mA
HS switch on resistance	R <sub>ON_HS</sub>	V <sub>BST-SW</sub> = 5V		90	155	mΩ
LS switch on resistance	$R_{ON\_LS}$	$V_{CC} = 5V$		55	105	mΩ
Switch leakage	I <sub>LKG SW</sub>	$V_{EN} = 0V, V_{SW} = 12V$			1	μA
Current limit	I <sub>LIMIT</sub>	Under 40% duty cycle	3.4	5.6	7.8	А
Oscillator frequency	f <sub>SW</sub>	V <sub>FB</sub> = 750mV	320	410	500	kHz
Foldback frequency	f <sub>FB</sub>	V <sub>FB</sub> < 400mV	70	100	130	kHz
Maximum duty cycle	D <sub>MAX</sub>	V <sub>FB</sub> = 750mV, 410kHz	92	95		%
Minimum on time <sup>(5)</sup>	t <sub>ON_MIN</sub>			70		ns
Sync frequency range	f <sub>SYNC</sub>		0.2		2.4	MHz
Foodbook voltogo	M	T <sub>J</sub> = 25°C	780	792	804	mV
Feedback voltage	$V_{FB}$		776		808	
Feedback current	I <sub>FB</sub>	V <sub>FB</sub> = 820mV		10	100	nA
EN rising threshold	V <sub>EN RISING</sub>		1.15	1.4	1.65	V
EN falling threshold	$V_{EN\_FALLING}$		1.05	1.25	1.45	V
EN threshold hysteresis	$V_{\text{EN}_{\text{HYS}}}$			150		mV
	I <sub>EN</sub>	$V_{EN} = 2V$		4	6	μA
EN input current		$V_{EN} = 0$		0	0.2	μA
V <sub>IN</sub> under-voltage lockout threshold rising	INUV <sub>RISING</sub>		3.3	3.5	3.7	V
V <sub>IN</sub> under-voltage lockout threshold falling	INUV <sub>FALLING</sub>		3.1	3.3	3.5	V
V <sub>IN</sub> under-voltage lockout threshold hysteresis	INUV <sub>HYS</sub>			200		mV
VCC regulator	V <sub>CC</sub>	$I_{CC} = 0 m A$	4.6	4.9	5.2	V
VCC load regulation		$I_{CC} = 5 m A$		1.5	4	%
Soft-start period	t <sub>SS</sub>	V <sub>OUT</sub> from 10% to 90%	0.55	1.45	2.45	ms
Thermal shutdown <sup>(5)</sup>			150	170		°C
Thermal hysteresis (5)				30		°C
PG rising threshold	PG <sub>Vth_RISING</sub>	as a percentage of V <sub>FB</sub>	86	90	94	%
PG falling threshold		as a percentage of V <sub>FB</sub>	80	84	88	%



## ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$ ,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$ .


Parameter	Symbol	Condition	Min	Тур	Max	Units
PG threshold hysteresis	PG <sub>Vth_HYS</sub>	as a percentage of $V_{FB}$		6		%
PG rising delay	PG <sub>Td_RISING</sub>		40	90	160	μs
PG falling delay	$PG_{Td_FALLING}$		30	55	95	μs
PG sink current capability	V <sub>PG</sub>	Sink 4mA		0.1	0.3	V
PG leakage current	I <sub>LKG_PG</sub>			10	100	nA

NOTE:

5) Derived from bench characterization. Not tested in production.

## **TYPICAL CHARACTERISTICS**

TES



MPQ4420A Rev. 1.0 5/24/2016 MPS www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2016 MPS. All Rights Reserved.




## **TYPICAL CHARACTERISTICS** (continued)






## **TYPICAL PERFORMANCE CHARACTERISTICS**


 $V_{IN}$  = 12V,  $V_{OUT}$  = 3.3V, L = 10µH,  $R_{BST}$  = 20 $\Omega$ ,  $T_A$  = +25°C, unless otherwise noted.



## **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)

 $V_{IN} = 12V$ ,  $V_{OUT} = 3.3V$ ,  $L = 10\mu$ H,  $R_{BST} = 20\Omega$ ,  $T_A = +25$ °C, unless otherwise noted.







www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2016 MPS. All Rights Reserved.



## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN} = 12V$ ,  $V_{OUT} = 3.3V$ ,  $L = 10\mu$ H,  $R_{BST} = 20\Omega$ ,  $T_A = +25$ °C, unless otherwise noted.






www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2016 MPS. All Rights Reserved.



# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN} = 12V$ ,  $V_{OUT} = 3.3V$ ,  $L = 10\mu$ H,  $R_{BST} = 20\Omega$ ,  $T_A = +25$ °C, unless otherwise noted.





## **PIN FUNCTIONS**

Pin #	Name	Description			
1	PG	<b>Power good.</b> The output of PG is an open drain and goes high if the output voltage exceeds 90% of the nominal voltage.			
2	IN	<b>Supply voltage.</b> The MPQ4420A operates from a 4V to 36V input rail. C1 is required to decouple the input rail. Connect using a wide PCB trace.			
3	SW	Switch output. Connect using a wide PCB trace.			
4	GND	<b>System ground.</b> GND is the reference ground of the regulated output voltage. GND requires special consideration during PCB layout. For best results, connect GND with copper traces and vias.			
5	BST	<b>Bootstrap.</b> A capacitor connected between SW and BST is required to form a floating supply across the high-side switch driver. A $20\Omega$ resistor placed between SW and BST is strongly recommended to reduce SW voltage spikes.			
6	EN/SYNC	<b>Enable/synchronize.</b> Drive EN/SYNC high to enable the MPQ4420A. Apply an external clock to EN/SYNC to change the switching frequency.			
7	VCC	<b>Bias supply.</b> Decouple VCC with a $0.1\mu$ F-to- $0.22\mu$ F capacitor. Select a capacitor that does not exceed $0.22\mu$ F.			
8	FB	<b>Feedback.</b> Connect FB to the tap of an external resistor divider from the output to GND to set the output voltage. When the FB voltage is below 660mV, the frequency foldback comparator lowers the oscillator frequency to prevent current limit runaway during a short-circuit fault condition.			



## **BLOCK DIAGRAM**




Figure 1: Functional Block Diagram



## **OPERATION**

The MPQ4420A is a high-efficiency, synchronous, rectified, step-down, switch-mode converter with built-in power MOSFETs. It offers a very compact solution that achieves 2A of continuous output current with excellent load and line regulation over a wide input supply range.

The MPQ4420A operates in a fixed-frequency, peak-current-control mode to regulate the output voltage. An internal clock initiates a PWM cycle. The integrated high-side power MOSFET (HS-FET) turns on and remains on until its current reaches the value set by the COMP voltage ( $V_{COMP}$ ). When the power switch is off, it remains off until the next clock cycle starts. If the current in the power MOSFET does not reach the current value set by COMP within 95% of one PWM period, the power MOSFET is forced off.

#### **Internal Regulator**

The 5V internal regulator powers most of the internal circuitries. This regulator takes the  $V_{IN}$  input and operates in the full  $V_{IN}$  range. When  $V_{IN}$  exceeds 5.0V, the output of the regulator is in full regulation; when  $V_{IN}$  falls below 5.0V, the output of the regulator decreases following  $V_{IN}$ . A 0.1µF decoupling ceramic capacitor is needed at VCC.

## Error Amplifier (EA)

The error amplifier compares the FB voltage against the internal 0.8V reference (REF) and outputs a COMP voltage that controls the power MOSFET current. The optimized internal compensation network minimizes the external component count and simplifies the control loop design.

## **Enable/SYNC Control**

EN/SYNC is a digital control that turns the regulator on and off. Drive EN/SYNC high to turn on the regulator; drive EN/SYNC low to turn off the regulator. An internal 500k $\Omega$  resistor from EN/SYNC to GND allows EN/SYNC to be floated to shut down the chip.

EN/SYNC is clamped internally using a 6.5V series Zener diode (see Figure 2). Connect the EN/SYNC input through a pull-up resistor to any voltage connected to  $V_{IN}$ . The pull-up resistor limits the EN/SYNC input current below 150µA.

For example, with 12V connected to  $V_{IN}$ ,  $R_{PULLUP} \ge (12V - 6.5V) \div 150 \mu A = 36.7 k \Omega$ .

Connecting EN/SYNC directly to a voltage source without a pull-up resistor requires limiting the voltage amplitude below or equal to 6V to prevent damage to the Zener diode.




Figure 2: 6.5V-Type Zener Diode

To use the synchronous function, connect an external clock in the range of 200kHz to 2.2MHz to EN/SYNC. The external clock should be connected at least 2ms after the output voltage is set. The internal clock rising edge is synchronized to the external clock rising edge when the external clock is connected. The pulse width of the external clock signal should be below  $1.7\mu s$ .

## Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The MPQ4420A's UVLO comparator monitors the output voltage of the internal regulator (VCC). The UVLO rising threshold is about 3.5V, while its falling threshold is 3.3V.

## Internal Soft Start (SS)

The soft start (SS) prevents the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates a soft-start voltage that ramps up from 0V to 1.2V. When SS is lower than REF, SS overrides REF so the error amplifier uses SS as the reference. When SS exceeds REF, the error amplifier uses REF as the reference. The SS time is internally set to 1.5ms.

## **Over-Current Protection (OCP) and Hiccup**

The MPQ4420A uses a cycle-by-cycle overcurrent limit when the inductor current peak value exceeds the set current-limit threshold. If the output voltage drops until FB is below the undervoltage (UV) threshold (typically 84% below the reference), the MPQ4420A enters hiccup mode to restart the part periodically. This protection mode is especially useful when the output is dead-shorted to ground.



The average short-circuit current is reduced greatly to alleviate thermal issues and protect the regulator. The MPQ4420A exits hiccup mode once the over-current condition is removed.

#### **Thermal Shutdown**


Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 170°C, the entire chip shuts down. When the temperature drops below its lower threshold (typically 140°C) the chip is enabled again.

#### **Floating Driver and Bootstrap Charging**


An external bootstrap capacitor powers the floating power MOSFET driver. A dedicated internal regulator charges and regulates the bootstrap capacitor voltage to about 5V (see Figure 3).

When the voltage between the BST and SW nodes drops below regulation, a PMOS pass transistor connected from V<sub>IN</sub> to BST turns on. The charging current path is from  $V_{IN}$  to BST and then to SW. The external circuit should provide enough voltage headroom to facilitate charging. As long as V<sub>IN</sub> is higher than SW significantly, the bootstrap capacitor remains charged. When the HS-FET is on,  $V_{IN}$  is approximately equal to  $V_{SW}$ , so the bootstrap capacitor cannot charge. When the LS-FET is on, V<sub>IN</sub> - V<sub>SW</sub> reaches its maximum for fast charging (the charging path is shown in Figure 3a). When the HS-FET and LS-FET are both off,  $V_{SW}$  is equal to  $V_{OUT}$ , so the difference between  $V_{IN}$  and  $V_{OUT}$  can charge the bootstrap capacitor (the charging path is shown in Figure 3b).

The floating driver has its own UVLO protection, with a rising threshold of 2.2V and hysteresis of 150mV. A 20 $\Omega$  resistor placed between the SW and BST cap is strongly recommended to reduce SW voltage spikes.



3a: BST Charging Path when LS-FET is On



3b: BST Charging Path when HS-FET and LS-FET are Both Off

#### Figure 3: Internal Bootstrap Charging Circuit

#### Start-Up and Shutdown

If both  $V_{IN}$  and EN/SYNC exceed their appropriate thresholds, the chip starts up. The reference block starts first, generating a stable reference voltage and current, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

Three events can shut down the chip: EN/SYNC low,  $V_{\rm IN}$  low, and thermal shutdown. In the shutdown procedure, the signaling path is blocked first to avoid any fault triggering.  $V_{\rm COMP}$  and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.

#### Power Good (PG)

The MPQ4420A has a power good (PG) output. PG is the open drain of the MOSFET. It should be connected to VCC or another voltage source through a resistor (e.g.:  $100k\Omega$ ). In the presence of an input voltage, the MOSFET turns on so that PG is pulled low before SS is ready. After V<sub>FB</sub> reaches 90%xREF, PG is pulled high after a delay (typically 90µs). When V<sub>FB</sub> drops to 84%xREF, PG is pulled low. PG is also pulled low if thermal shutdown occurs or if EN/SYNC is pulled low.



## **APPLICATION INFORMATION**

#### Setting the Output Voltage

The external resistor divider sets the output voltage (see Typical Application on page 1). The feedback resistor (R1) also sets the feedback loop bandwidth with the internal compensation capacitor. Choose R1 to be around  $40k\Omega$ . R2 can then be calculated with Equation (1):

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.792V} - 1}$$
 (1)

The T-type network is highly recommended when  $V_{OUT}$  is low (see Figure 4).




Figure 4: T-Type Network

RT + R1 is used to set the loop bandwidth. The higher RT + R1 is, the lower the bandwidth is. To ensure loop stability, it is strongly recommended to limit the bandwidth below 40kHz based on the 410kHz default  $f_{SW}$ . Table 1 lists the recommended T-type resistor values for common output voltages.

Table 1: Resistor Selection for Common Output Voltages

V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)	RT (kΩ)
3.3	41.2 (1%)	13 (1%)	51 (1%)
5	41.2 (1%)	7.68 (1%)	51 (1%)

#### Selecting the Inductor

Use a 1 $\mu$ H to 10 $\mu$ H inductor with a DC current rating at least 25% higher than the maximum load current for most applications. For the highest efficiency, an inductor with a small DC resistance is recommended. For most designs, the inductance value can be derived from Equation (2):

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{I} \times f_{OSC}}$$
(2)

Where  $\Delta I_{L}$  is the inductor ripple current.


Choose the inductor ripple current to be approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (3):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$
(3)

Use a larger inductor for improved efficiency below 100mA under light-load conditions.

#### V<sub>IN</sub> Under-Voltage Lockout (UVLO) Setting

The MPQ4420A has an internal, fixed, undervoltage lockout (UVLO) threshold. The rising threshold is 3.5V, while its falling threshold is about 3.3V. For applications that need a higher UVLO point, an external resistor divider between EN/SYNC and IN can be used to achieve a higher equivalent UVLO threshold (see Figure 5).



#### Figure 5: Adjustable UVLO using EN/SYNC Divider

The UVLO threshold can be calculated with Equation (4) and Equation (5):

$$INUV_{RISING} = (1 + \frac{R5}{500k//R6}) \times V_{EN_{RISING}}$$
 (4)

$$NUV_{FALLING} = (1 + \frac{R5}{500 k//R6}) \times V_{EN_FALLING}$$
 (5)

Where  $V_{EN_{RISING}}$  is 1.4V and  $V_{EN_{FALLING}}$  is 1.25V.

When selecting R5, ensure that it is large enough to limit the current flowing into EN/SYNC below  $150\mu$ A.

#### **Selecting the Input Capacitor**

The input current to the step-down converter is discontinuous and therefore requires a capacitor to supply AC current to the step-down converter while maintaining the DC input voltage. For best performance, use low ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are recommended because of their low ESR and small temperature coefficients.

www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2016 MPS. All Rights Reserved.



For most applications, a  $22\mu$ F ceramic capacitor is sufficient to maintain the DC input voltage. It is strongly recommended to use another lower value capacitor (e.g.:  $0.1\mu$ F) with a small package size (0603) to absorb high-frequency switching noise. Place the smaller capacitor as close to IN and GND as possible (see PCB Layout Guidelines on page 18).

Since C1 absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (6):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
(6)

The worst-case condition occurs at  $V_{IN} = 2V_{OUT}$ , shown in Equation (7):

$$I_{C1} = \frac{I_{LOAD}}{2}$$
(7)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g.:  $1\mu$ F) placed as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent an excessive voltage ripple at input. The input voltage ripple caused by the capacitance can be estimated with Equation (8):

$$\Delta V_{\rm IN} = \frac{I_{\rm LOAD}}{f_{\rm S} \times C1} \times \frac{V_{\rm OUT}}{V_{\rm IN}} \times \left(1 - \frac{V_{\rm OUT}}{V_{\rm IN}}\right)$$
(8)

#### Selecting the Output Capacitor

The output capacitor (C2) maintains the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. For best results, use low ESR capacitors to keep the output voltage ripple low. The output voltage ripple can be estimated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right)$$
(9)

Where  $L_1$  is the inductor value and  $R_{ESR}$  is the equivalent series resistance (ESR) value of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes the majority of the output voltage ripple. For simplification, the output voltage ripple can be estimated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{s}}^{2} \times L_{1} \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$
(10)

With tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (11):


$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$
(11)

The characteristics of the output capacitor also affect the stability of the regulation system. The MPQ4420A can be optimized for a wide range of capacitance and ESR values.

#### **BST Resistor and External BST Diode**

A  $20\Omega$  resistor in series with a BST capacitor is recommended to reduce SW voltage spikes. A higher resistance is better for SW spike reduction but compromises efficiency.

An external BST diode can enhance the efficiency of the regulator when the duty cycle is high (>65%). A power supply between 2.5V and 5V can be used to power the external bootstrap diode. Either VCC or VOUT can be used as the power supply in this circuit (see Figure 6).



#### Figure 6: Optional External Bootstrap Diode to Enhance Efficiency

The recommended external BST diode is IN4148, and the recommended BST capacitor value is  $0.1\mu$ F to  $1\mu$ F.







#### **PCB Layout Guidelines**

Efficient PCB layout, especially the input capacitor and VCC capacitor placement, is critical for stable operation. For best results, refer to Figure 7 and follow the guidelines below.

- 1. Place the ceramic input capacitor as close to IN and GND as possible, especially the small package size (0603) input bypass capacitor.
- 2. Keep the connection of the input capacitor and IN as short and wide as possible.
- 3. Place the VCC capacitor to VCC and GND as close as possible.
- 4. Make the trace length of VCC to the capacitor to GND as short as possible.
- 5. Use a large ground plane connected directly to GND.
- 6. Add vias near GND if the bottom layer is the ground plane.
- 7. Route SW and BST away from sensitive analog areas such as FB.
- 8. Place the T-type feedback resistor close to the chip to ensure that the trace connecting to FB is as short as possible.



**Top Layer** 



Bottom Layer Figure 7: Recommended PCB Layout



## **TYPICAL APPLICATION CIRCUIT**






Figure 8: 3.3V Output Typical Application Circuit




## **PACKAGE INFORMATION**


**TSOT23-8** 





TOP VIEW






RECOMMENDED LAND PATTERN

FRONT VIEW

SIDE VIEW



DETAIL "A"

#### NOTE:

MARK)

 ALL DIMENSIONS ARE IN MILLIMETERS.
 PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
 PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO-193, VARIATION BA.
 DRAWING IS NOT TO SCALE.
 PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Monolithic Power Systems (MPS):

MPQ4420AGJ-Z MPQ4420AGJ-AEC1-P MPQ4420AGJ-AEC1-Z MPQ4420AGJ-P