MPQ4321C



36V, 1A, Ultra-Compact, Synchronous Step-Down Converter with 42V Load Dump, AEC-Q100 Qualified

DESCRIPTION

The MPQ4321C is a configurable-frequency (350kHz to 2.5MHz), synchronous, step-down switching converter with integrated internal high-side and low-side power MOSFETs (HS-FET and LS-FET, respectively). The device provides up to 1A of highly efficient output current (I_{OUT}) with peak current control mode.

The wide 3.3V to 36V input voltage (V_{IN}) range and 42V load dump tolerance accommodates a variety of step-down applications in automotive input environments. The 1 μ A shutdown current (I_{SD}) allows the converter to be used in battery-powered applications.

An open drain power good (PG) signal indicates whether the output is within 94.5% to 105.5% of its nominal voltage.

Frequency foldback prevents inductor current (I_L) runaway during start-up. Thermal shutdown provides reliable, fault-tolerant operation.

A high duty cycle and low-dropout (LDO) mode are provided for automotive cold-crank conditions.

The MPQ4321C is available in a QFN-12 (2mmx3mm), QFN-12(3mmx4mm) and QFN-14 (2.5mmx3.5mm) package.

FEATURES

- Designed for Automotive Applications:
 - 42V Load Dump Tolerance
 - Supports 3.1V for Cold-Crank Conditions
 - Up to 1A Continuous Output Current
 - Wide 3.3V to 36V Operating Input Voltage (V_{IN}) Range
 - -40°C to +150°C Junction Temperature
 (T_J) Range (150°C Maximum)
 - Available in AEC-Q100 Grade 1
- Increases Battery Life:
 - 1µA Shutdown Current (I_{SD})
- High Performance for Improved Thermals:
 - \circ 70mΩ/50mΩ Integrated MOSFETs
 - 65ns Minimum On Time (t_{ON MIN})
 - 50ns Minimum Off Time (t_{OFF_MIN})
- Optimized for EMC/EMI Reduction:
 - Frequency Spread Spectrum (FSS)
 Modulation
 - o Symmetric VIN Pinout
 - CISPR25 Class 5 Compliant
 - 350kHz to 2.5MHz Configurable Switching Frequency (f_{SW})
 - MeshConnect™ Flip-Chip Package
- Additional Features:
 - Power Good (PG) Output
 - Forced Continuous Conduction Mode (FCCM)
 - Low-Dropout (LDO) Mode
 - Over-Current Protection with Hiccup Mode
 - Available in a QFN-12 (2mmx3mm), QFN-12 (3mmx4mm), or QFN-14 (2.5mmx3.5mm) Packages
 - Available in a Wettable Flank Package

APPLICATIONS

- Automotive Infotainment Systems
- Automotive Clusters
- Advanced Driver Assistance Systems (ADAS)
- Industrial Power Systems

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



TYPICAL APPLICATION




Figure 1: Typical Application (Adjustable Output)





Figure 2: Typical Application (Fixed Output)





ORDERING INFORMATION

Part Number* (1)	Package	Top Marking	MSL Rating**
MPQ4321CGDE-AEC1***	QFN-12 (2mmx3mm)	See Below	1
MPQ4321CGDE-5-AEC1***	QFN-12 (2mmx3mm)	See Below	1
MPQ4321CGLE-AEC1***	QFN-12 (3mmx4mm)	See Below	1
MPQ4321CGRHE-AEC1***	QFN-14 (2.5mmx3.5mm)	See Below	1

* For Tape & Reel, add suffix -Z (e.g. MPQ4321CGDE-AEC1-Z).

**Moisture Sensitivity Level Rating

***Wettable flank

Note:

1) Contact an MPS FAE for more details regarding the fixed-output versions.

TOP MARKING (MPQ4321CGDE-AEC1 and MPQ4321CGDE-5-AEC1)

BTU

YWW

LLLL

BTU: Product code Y: Year code WW: Week code LLLL: Lot number

TOP MARKING (MPQ4321CGLE-AEC1)

MPYW 4321 CLLL

E

MP: MPS prefix Y: Year code W: Week code 4321C: Part number LLL: Lot number E: Wettable flank




TOP MARKING (MPQ4321CGRHE-AEC1)

BTN YWW

LLL

BTN: Product code Y: Year code WW: Week code LLL: Lot number

PACKAGE REFERENCE





PIN FUNCTIONS

Pin#		Name	Description	
QFN-12	QFN-14	IVAIIIC	Description	
1, 11	1, 13	PGND	Power ground.	
2, 10	3, 11	VIN	Input supply. The VIN pin supplies power to the internal control circuitry and the high-side MOSFET (HS-FET) connected to the SW pin. The two VIN pins are connected internally. Place a decoupling capacitor connected to PGND as close to each VIN pin as possible to minimize switching spikes.	
3	4	воот	Bootstrap. The BOOT pin is the positive power supply for the HS-FET driver connected to SW. Connect a bypass capacitor between the BOOT and SW pins.	
4	5	FREQ	Switching frequency. Connect a resistor between the FREQ and AGND pins to set the switching frequency (fsw).	
5	6	VCC	Bias supply. The VCC pin is the output of the internal regulator that supplies power to the internal control circuitry and gate drivers. Place a >1µF decoupling capacitor connected to AGND as close to VCC as possible.	
6	7	AGND	Analog ground.	
7	8	FB	Feedback input. For the fixed output versions, connect the FB pin to the output. For the adjustable output version, connect FB to the middle point of the external feedback divider between the output and the AGND pin to set the output voltage (Vout).	
8	9	PG	Power good output. The PG pin is an open-drain output. If PG is used, connect PG to a power source via a pull-up resistor. If V _{OUT} is between 94.5% and 105.5% of the nominal voltage, then PG goes high. If V _{OUT} exceeds 107% or drops below 93% of the nominal voltage, then PG goes low. Float PG if not used.	
9	10	EN	Enable. Pull the EN pin above 1.02V to turn the converter on; pull EN below 0.85V to turn it off. EN does not require an internal pull-up or pull-down resistor. Do not float EN.	
12	14	SW	Switch node. The SW pin is the source of the HS-FET and the drain of the low-side MOSFET (LS-FET).	
N/A	2, 12	NC	Not connected. The NC pin can be tied to PGND.	



ABSOLUTE MAXIMUM RATINGS (2)

V_{IN} , V_{EN} 42V for automo	otive load dump (3)
$V_{\text{IN}},V_{\text{EN}}$	0.3V to +40V
V _{SW} 0.3V	to $V_{IN_MAX} + 0.3V$
V_{BOOT}	V _{SW} + 5.5V
$V_{\text{FREQ}}, V_{\text{CC}}$	5.5V
All other pins	0.3V to +6V
Continuous power dissipation ($(T_A = 25^{\circ}C)^{(4)}$
QFN-12 (2mmx3mm)	3.5W ⁽⁸⁾
QFN-12 (3mmx4mm)	3.6W ⁽⁹⁾
QFN-14 (2.5mmx3.5mm)	3.7W (10)
Operating junction temperature	e150°C
Lead temperature	260°C
Storage temperature	65°C to +150°C

ESD Ratings

Human body model (HBM)	Class 2 ⁽⁵⁾
Charged device model (CD	OM)Class C2b (6)

Recommended Operating Conditions

Input voltage (V _{IN})	3.3V to 36V
Minimum start-up V _{IN}	3.9V
Minimum V _{IN} after start-up	
Output voltage (V _{OUT})	0.8V to 0.95 x V _{IN}
Operating junction temp (T _J)	40°C to +150°C

Thermal Resistance	$oldsymbol{ heta}$ JA	0 JC
QFN-12 (2mmx3mm)		
JESD51-7 (7) (11)	60	.7.3 °C/W
EVQ4321C-D-00A (8) (12)	35.5.	3.5 °C/W
QFN-12 (3mmx4mm)		
JESD51-7 (7) (11)	50	7.5°C/W
EVQ4321C-L-00A (9) (12)	34.3	3.7°C/W
QFN-14 (2.5mmx3.5mm)		
JESD51-7 ^{(7) (11)}	48.6.	7.4 °C/W
EVQ4321C-RH-00A (10) (12)	33.6.	3.6 °C/W

Notes:

- Absolute maximum ratings are rated under room temperature, unless otherwise noted. Exceeding these ratings may damage the device.
- 3) Refer to ISO16750.
- 4) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_JA , and the ambient temperature $\mathsf{T}_\mathsf{A}.$ The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J) (MAX) $\mathsf{T}_\mathsf{A})$ / $\theta_\mathsf{JA}.$ Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the device may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- Per AEC-Q100-002.
- 6) Per AEC-Q100-011.
- 7) Measured on JESD51-7, 4-layer PCB. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.
- Measured on EVQ4321C-D-00A (8.3cmx8.3cm), 2oz copper thickness, 4-layer PCB.
- Measured on EVQ4321C-L-00A (8.3cmx8.3cm), 2oz copper thickness, 4-layer PCB.
- Measured on EVQ4321C-RH-00A (8.3cmx8.3cm), 2oz copper thickness, 4-layer PCB.
- 11) θ_{JC} is the thermal resistance from the junction to the bottom of the case.
- 12) θ_{JC} is the thermal resistance from the junction to the top of the case.



ELECTRICAL CHARACTERISTICS

 $V_{IN} = 12V$, $V_{EN} = 2V$, $T_{J} = -40$ °C to +150°C, typical values are at $T_{J} = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Input Supply						
Input voltage (V _{IN}) undervoltage lockout (UVLO) rising threshold	VIN_UVLO_ RISING		3.4	3.65	3.9	V
V _{IN} UVLO falling threshold	VIN_UVLO_ FALLING		2.6	2.9	3.1	V
V _{IN} UVLO hysteresis	VIN_UVLO_HYS			750		mV
Quiescent current (13)	lQ	FCCM, no load		1200		μΑ
Shutdown current	I _{SD}	V _{EN} = 0V		1	10	μΑ
V _{IN} over-voltage protection (OVP) rising threshold	VIN_OVP_ RISING		35.5	37.5	40	V
V _{IN} OVP falling threshold	VIN_OVP_ FALLING		34.5	36.5	39	V
V _{IN} OVP hysteresis	VIN_OVP_HYS			1		V
MOSFETs and Frequency						
		$R_{FREQ} = 86.6k\Omega$	332	415	498	kHz
Switching frequency	fsw	$R_{FREQ} = 34.8k\Omega$	900	1000	1100	kHz
		$R_{FREQ} = 15k\Omega$	1980	2200	2420	kHz
Frequency spread spectrum (FSS)				±10		%
FSS modulation frequency				15		kHz
Minimum on time (13)	ton_min			65	80	ns
Minimum off time (13)	t _{OFF_MIN}			50	70	ns
Maximum duty cycle	D _{MAX}		98	99.5		%
Switch leakage current	1	$V_{SW} = V_{BOOT} = 0V$ or V_{IN} , $V_{EN} = 0V$, $T_J = 25$ °C		0.01	1	μΑ
Switch leakage current	I _{SW_LKG}	$V_{SW} = V_{BOOT} = 0V \text{ or } V_{IN}, V_{EN} = 0V,$ $T_J = -40^{\circ}C \text{ to } +150^{\circ}C$		0.01	5	μΑ
High-side MOSFET (HS- FET) on resistance	R _{DS(ON)_} HS	$V_{BOOT} - V_{SW} = 5V$		70	130	mΩ
Low-side MOSFET (LS- FET) on resistance	R _{DS(ON)_LS}	V _{CC} = 5V		50	90	mΩ
Output and Regulation						
Feedback (FB) voltage	V _{FB}	T _J = 25°C	0.794	0.8	0.806	V
(adjustable output version)	V FB	$T_J = -40^{\circ}\text{C to } +150^{\circ}\text{C}$	0.79	0.8	0.81	V
Output voltage accuracy of	V _{OUT}	T _J = 25°C	4912	5000	5088	mV
5V fixed output version	V OUT	$T_J = -40^{\circ}\text{C to } +150^{\circ}\text{C}$	4887	5000	5113	mV
FB current	I _{FB}	Adjustable output version		0	100	nA
1 D Garront	IFB	Fixed output version		3.8		μΑ
Output voltage (V _{OUT}) discharge current	Idischarge	V _{EN} = 0V, V _{OUT} = 0.3V	2	4		mA



ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$, $V_{EN} = 2V$, $T_J = -40$ °C to +150°C, typical values are at $T_J = 25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Bootstrap (BOOT)						
BOOT to SW refresh rising threshold	VBOOT_RISING			2.5	2.9	V
BOOT to SW refresh falling threshold	VBOOT_ FALLING			2.3	2.7	V
BOOT to SW refresh hysteresis	V _{BOOT_HYS}			0.2		V
Enable (EN)						
EN rising threshold	V _{EN_RISING}		0.97	1.02	1.07	V
EN falling threshold	V _{EN_FALLING}		0.8	0.85	0.9	V
EN threshold hysteresis	V _{EN_HYS}			170		mV
Soft Start (SS) and VCC						
Soft-start time	t _{SS}	EN is high to SS is complete	3	5	7	ms
VCC voltage	Vcc	$I_{VCC} = 0A$	4.7	5	5.3	V
VCC regulation		Ivcc = 30mA		1		%
VCC current Limit	ILIMIT_VCC	Vcc = 4V	50	70		mA
Power Good (PG)						
		V _{O∪T} rising, adjustable output	93	94.5	96	
PG rising threshold	V _{PG_RISING}	V _{OUT} rising, fixed output	93	94.5	96.5	
(V _{FB} / V _{REF})		V _{O∪T} falling, adjustable output	104	105.5	107	
		V _{OUT} falling, fixed output	104	105.5	108	% of
	V	V _{O∪T} falling, adjustable output	91.5	93	94.5	V _{REF}
PG falling threshold		V _{O∪T} falling, fixed output	91.5	93	95	
(V _{FB} / V _{REF})	V _{PG_FALLING}	V _{O∪T} rising, adjustable output	105.5	107	108.5	
		V _{OUT} rising, fixed output	105.5	107	109.5	
PG threshold hysteresis (V _{FB} / V _{REF})	V _{PG_HYS}	V _{FB} / V _{REF}		1.5		%
PG output voltage low	V_{PG_LOW}	Isink = 1mA		0.1	0.3	V
PG rising deglitch time	t _{PG_RISING}			70		μs
PG falling deglitch time	tpg_falling			60		μs
Protections						
HS-FET peak current limit	ILIMIT_HS	30% duty cycle	1.5	2	2.6	Α
LS-FET valley current limit	I _{LIMIT_LS}		1	1.5	2	Α
LS-FET reverse current	IREVERSE			3		Α
Thermal shutdown (13)	T _{SD}		160	175	185	°C
Thermal shutdown hysteresis (13)	T _{SD_HYS}			20		°C


Note:


13) Guaranteed by design and characterization. Not tested in production.





TYPICAL CHARACTERISTICS


 $V_{IN} = 12V$, unless otherwise noted.
















3/29/2023





TYPICAL CHARACTERISTICS (continued)


 $V_{IN} = 12V$, unless otherwise noted.

















TYPICAL PERFORMANCE CHARACTERISTICS


 V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 5.6 μ H, C_{OUT} = 22 μ F x 2, T_A = 25°C, unless otherwise noted.


















© 2023 MPS. All Rights Reserved.






































































 V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 5.6 μ H, C_{OUT} = 22 μ F x 2, T_A = 25°C, unless otherwise noted.


CISPR25 Class 5 Peak Conducted Emissions

150kHz to 108MHz




CISPR25 Class 5 Average Conducted Emissions

150kHz to 108MHz




CISPR25 Class 5 Peak Radiated Emissions

150kHz to 30MHz




CISPR25 Class 5 Average Radiated Emissions

150kHz to 30MHz




CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 30MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions

Horizontal, 30MHz to 1GHz






 V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 5.6 μ H, C_{OUT} = 22 μ F x 2, T_A = 25°C, unless otherwise noted.


CISPR25 Class 5 Peak Radiated Emissions

Vertical, 30MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions

Vertical, 30MHz to 1GHz



Note:


14) The EMC test results are based on the application circuit with EMI filters (see Figure 15 on page 38).



 V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 415kHz, L = 22 μ H, C_{OUT} = 47 μ F x 2, T_A = 25°C, unless otherwise noted.


CISPR25 Class 5 Peak Conducted Emissions

150kHz to 108MHz




CISPR25 Class 5 Average Conducted Emissions

150kHz to 108MHz




CISPR25 Class 5 Peak Radiated **Emissions**

150kHz to 30MHz




CISPR25 Class 5 Average Radiated **Emissions**

150kHz to 30MHz




CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 30MHz to 1GHz



CISPR25 Class 5 Average Radiated **Emissions**

Horizontal, 30MHz to 1GHz






 V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 415kHz, L = 22 μ H, C_{OUT} = 47 μ F x 2, T_A = 25°C, unless otherwise noted.


CISPR25 Class 5 Peak Radiated Emissions

Vertical, 30MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions

Vertical, 30MHz to 1GHz




Note:

15) The EMC test results are based on the application circuit with EMI filters (see Figure 16 on page 39).




 V_{IN} = 12V, V_{OUT} = 5V, f_{SW} = 2.2MHz, L = 5.6 μ H, C_{OUT} = 22 μ F x 2, T_A = 25°C, unless otherwise noted.




© 2023 MPS. All Rights Reserved.


























FUNCTION BLOCK DIAGRAMS




Figure 3: Functional Block Diagram (Adjustable Output)



FUNCTIONAL BLOCK DIAGRAMS (continued)




Figure 4: Functional Block Diagram (Fixed Output)



OPERATION

The MPQ4321C is a synchronous, step-down switching converter with integrated internal high-side and low-side power MOSFETs (HS-FET and LS-FET, respectively). It can achieve up to 1A of highly efficient output current (I_{OUT}) with peak current control mode.

The device features a wide input voltage (V_{IN}) range, 350kHz to 2.5MHz configurable switching frequency (f_{SW}), internal soft start (SS), and precise current limit (I_{LIMIT}). The MPQ4321C's low operational quiescent current (I_Q) makes it well-suited for battery-powered applications.

Pulse-Width Modulation (PWM) Control

At moderate to high output currents, the MPQ4321C operates with a fixed frequency, peak current control mode to regulate the output voltage (V_{OUT}). A PWM cycle is initiated by the internal clock. At the rising edge of the clock, the HS-FET turns on and remains on until the control signal reaches the value set by the internal COMP voltage (V_{COMP}).

If the HS-FET is off, then the LS-FET turns on and remains on until the next cycle starts or until the inductor current (I_L) drops below the reverse current ($I_{REVERSE}$) threshold. The LS-FET remains off for at least the minimum off time (I_{OFF_MIN}) before the next cycle starts.

If the current in the HS-FET cannot reach the value set by V_{COMP} within one PWM period, the HS-FET remains on and skips a turn-off operation. The HS-FET is forced off once it reaches the value set by V_{COMP} , or once its maximum on time $(t_{\text{ON_MAX}})$ $(7\mu s)$ is complete. This mode extends the duty cycle, which achieves low dropout while $V_{\text{IN}} \approx V_{\text{OUT}}$.

Light-Load Operation

The MPQ4321C can operate in forced continuous conduction mode (FCCM) to reduce the output voltage ripple under light-load conditions. Another advantage of FCCM is the controllable frequency. In FCCM, the device operates at a fixed frequency from no load to full loads.

Error Amplifier (EA)

The error amplifier (EA) compares the feedback (FB) voltage (V_{FB}) with the internal reference voltage (V_{REF}) (0.8V), and outputs a current

proportional to the difference between the two values. This current is then used to charge the compensation network to produce V_{COMP} . V_{COMP} provides the error used to control the power MOSFET's duty cycle.

During normal operation, the minimum V_{COMP} is clamped at 0.5V, and the maximum V_{COMP} is clamped at 2.5V. During shutdown, V_{COMP} is internally pulled down to AGND.

Frequency Spread Spectrum (FSS)

The MPQ4321C uses a 15kHz modulation frequency with a maximum 128-step triangular profile to spread the internal f_{SW} across a 20% (±10%) window. The steps vary with the set f_{SW} to ensure that the exact f_{SW} steps cycle by cycle (see Figure 5).




Figure 5: Frequency Spread Spectrum

Sidebands are created by modulating f_{SW} via the triangle modulation waveform. The emission power of the fundamental f_{SW} and its harmonics are reduced. This significantly reduces peak EMI noise.

Soft Start (SS)

Soft start (SS) is implemented to prevent V_{OUT} from overshooting during start-up. The soft-start time (tss) is fixed internally.

Once an SS is initiated, the soft-start voltage (V_{SS}) rises from 0V to 1.2V according to the internal slew rate. If V_{SS} drops below the internal V_{REF} (0.8V), then V_{SS} takes over and the EA uses V_{SS} as its reference. If V_{SS} exceeds V_{REF} , then the EA uses V_{REF} as its reference.

During start-up through EN, the first pulse occurs after about 830 μ s. The VCC voltage (V_{CC}) is regulated, the internal bias is generated, and the compensation network is charged. Then V_{OUT} ramps up and reaches its set value after 2.9ms. SS is complete after 1.5ms. PG is also be pulled high after a 70 μ s delay.



Pre-Biased Start-Up

If V_{FB} exceeds V_{SS} during start-up, this means that the output has a pre-biased voltage. Both the HS-FET and LS-FET remain off until V_{SS} exceeds V_{FB} .

Thermal Shutdown

Thermal shutdown prevents the device from operating at exceedingly high temperatures. If the die temperature exceeds the thermal shutdown threshold (about 175°C), then the device shuts down. Once the temperature drops below 155°C, the device initiates an SS to resume normal operation.

Peak and Valley Current Limits

Both the HS-FET and LS-FET feature cycle-by-cycle current limiting. If I_L reaches the high-side peak current limit (I_{LIMIT_HS}) (typically 2A) while the HS-FET is on, then the HS-FET turns off to prevent the current from rising further.

If the LS-FET is on, the next clock's rising edge is held until I_L drops below the low-side valley current limit (I_{LIMIT_LS}) (typically 1.5A). Then I_L can drop to a sufficiently low value when the HS-FET turns on again. This prevents current runaway if an overload condition or short-circuit occurs.

Reverse Current Limit

The direction of $I_{REVERSE}$ flows from V_{OUT} to the SW node. The MPQ4321C has a $I_{REVERSE}$ limit ($I_{REVERSE_LIMIT}$) of 3A. Once I_L reaches $I_{REVERSE_LIMIT}$, the LS-FET turns off and the HS-FET turns on. $I_{REVERSE_LIMIT}$ prevents negative current from dropping low and damaging the components.

Short-Circuit Protection (SCP)

If the output is shorted to ground, and V_{OUT} drops below 70% of its nominal voltage, then the part shuts down and discharges V_{SS} . Once V_{SS} is fully discharged, the device initiates an SS to resume normal operation. This hiccup process is repeated until the fault is removed.

Output Over-Voltage Protection (OVP) and Discharge

If V_{OUT} exceeds 130% of its nominal voltage, then the MPQ4321C shuts down. An internal 75 Ω discharge path between the FB to AGND pins discharges V_{OUT} . This discharge path is only active with a fixed output. The part resumes normal operation once V_{OUT} drops below 125% of its nominal voltage, and the discharge path is disabled.

For a fixed output, the V_{OUT} discharge path also activates if a shutdown through EN occurs while V_{CC} exceeds its under-voltage lockout (UVLO) rising threshold. Once V_{CC} drops below its UVLO falling threshold, the discharge path is deactivated.

Start-Up and Shutdown

If both V_{IN} and the EN voltage (V_{EN}) exceed their respective thresholds, then the IC starts up. The reference block starts up first to generate a stable V_{REF} and reference currents. Then the internal regulator turns on to provide a stable supply for the remaining circuitries.

Once the internal supply rail is up, then the internal circuits being normal operation. If the BOOT voltage (V_{BOOT}) does not reach its refresh rising threshold (about 2.5V), then the LS-FET turns on to charge BOOT. The HS-FET remains off during this charging period. Once an SS is imitated, V_{OUT} starts to ramp up slowly until it reaches its target voltage. V_{OUT} should reach its target voltage within 5ms.

Three events can shut down the chip: EN goes low, V_{IN} drops below its UVLO threshold, and thermal shutdown. During shutdown, the signaling path is blocked to avoid any fault triggering. Then V_{COMP} is pulled down, and the HS-FET turns off.



APPLICATION INFORMATION

Selecting the Input Capacitor (CIN)

The step-down converter has a discontinuous input current (I_{IN}), and requires a capacitor to supply AC current to the converter while maintaining the DC V_{IN} . Use low-ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are recommended due to their low ESR and small temperature coefficients.

For most applications, a $4.7\mu F$ to $10\mu F$ is sufficient. It is strongly recommended to use an additional lower-value capacitor (e.g. $0.1\mu F$) with a small package size (0603) to absorb high-frequency switching noise. Place the smaller capacitor as close to the VIN and AGND pins as possible.

Since the input capacitor (C_{IN}) absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in C_{IN} (I_{CIN}) can be estimated with Equation (1):

$$I_{CIN} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
 (1)

The worst-case condition occurs at $V_{IN} = 2 x V_{OUT}$, which can be calculated with Equation (2):

$$I_{CIN} = \frac{I_{LOAD}}{2}$$
 (2)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current (I_{LOAD_MAX}). C_{IN} can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. $0.1\mu F$) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple (ΔV_{IN}) caused by the capacitance can be estimated with Equation (3):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (3)

V_{IN} Over-Voltage Protection (OVP)

The MPQ4321C stops switching once V_{IN} exceeds its over-voltage protection (OVP) rising threshold (37.5V). The device resumes normal regulation once V_{IN} drops below the over-voltage falling threshold (36.5V).

Floating Driver and Bootstrap (BST) Charging

It is recommended to choose a BOOT capacitor (C_{BOOT}) between 22nF and 100nF.

It is not recommended to place a resistor (R_{BOOT}) in series with C_{BOOT} , unless there is a strict EMI requirement. R_{BOOT} reduces EMI and voltage stress at high input voltages; however, it also generates additional power consumption and reduces efficiency. If necessary, choose R_{BOOT} to be below 4Ω .

The voltage between BOOT and SW (V_{BOOT}) is regulated to about 5V by the dedicated internal bootstrap regulator. If V_{BOOT} drops below its regulated value, then a N-channel MOSFET pass transistor connected between the VCC and BOOT pins turns on to charge C_{BOOT} . The external circuit should provide enough voltage headroom to facilitate charging. If the HS-FET is on, then V_{BOOT} exceeds V_{CC} and C_{BOOT} is not charged.

At higher duty cycles, the time available to charge C_{BOOT} is shorter. C_{BOOT} may not be charged sufficiently since the external circuit does not have sufficient voltage or time to charge C_{BOOT} . External circuitry can ensure that V_{BOOT} remains within its normal operating range.

If V_{BOOT} exceeds its UVLO threshold, then the HS-FET turns off, and the LS-FET turns on. The LS-FET has a $t_{OFF\ MIN}$ to refresh V_{BOOT} via f_{SW} .

Setting the Switching Frequency (fsw)

 f_{SW} can be set via an external resistor (R_{FREQ}) connected between the FREQ and AGND pins (see the f_{SW} vs. R_{FREQ} curves on pages 14–15).

Connect R_{FREQ} between the FREQ and AGND pins, placed as close to the IC as possible. Table 1 on page 31 shows the resistor values for different f_{SW} .

Ts	h	ما	1	•	few	VS	Rereo	
10	w			-	1.5VV	v .s.	IXEREO	

R _{FREQ} (kΩ)	$Q(k\Omega)$ fsw (kHz) $R_{FREQ}(k\Omega)$		fsw (kHz)
100	355	30.1	1150
93.1	385	26.1	1300
86.6	415	22.6	1450
80.6	450	20.5	1600
75	480	19.6	1750
68.1	520	17.8	1900
59	600	16.2	2050
51.1	700	15	2200
40.2	850	14.3	2350
34.8	1000	13.3	2500

It is not possible to have both a high f_{SW} and a high V_{IN} due to the HS-FET's t_{MIN_ON} . The control loop sets the maximum possible f_{SW} as the set frequency automatically. This also reduces power loss. V_{OUT} is regulated by varying the duration of the HS-FET's off time (t_{OFF}), which reduces f_{SW} .

The device is guaranteed to adhere to the HS-FET's minimum on time (t_{ON_MIN}). This means that the device operates at the target f_{SW} for as long as possible, and f_{SW} changes only while the device is operating at a high V_{IN} . For more details, see the f_{SW} vs. V_{IN} curve on page 14, where $R_{FREQ} = 15k\Omega$ and $V_{OUT} = 3.3V$.

Selecting the Internal VCC Capacitor

It is recommended to use a 1µF VCC capacitor (C_{VCC}). Most of the internal circuitry is powered by the internal 5V VCC regulator. This regulator uses the VIN pin as its input to operate across the entire V_{IN} range. If V_{IN} exceeds 5V, then VCC is in full regulation. If V_{IN} drops below 5V, then the VCC output degrades.

Setting the Feedback (FB) Voltage

If the device has an adjustable output, the feedback voltage (V_{FB}) is typically 0.8V. The external resistor divider ($R_5 + R_6$) sets the output voltage (see Figure 6).




Figure 6: FB Network with Adjustable Output

R₆ can be calculated with Equation (4):

$$R_6 = \frac{R_5}{\frac{V_{\text{OUT}}}{0.8 \text{V}} - 1} \tag{4}$$

With a fixed output, the FB resistor divider is integrated internally. This means that the FB pin must be connected to the output directly to set V_{OUT} . The following fixed outputs can be selected: 1V, 1.8V, 2.5V, 3V, 3.3V, 3.8V, and 5V (see Figure 7).




Figure 7: FB Network with Fixed Output

Table 2 shows the resistor values for different V_{OUT} .

Table 2: RFB vs. Vout

V _{OUT} (V)	R _{FB1} (kΩ)	R _{FB2} (kΩ)
1	64	256
1.8	320	256
2.5	544	256
3.0	704	256
3.3	800	256
3.8	960	256
5	1344	256

Power Good (PG) Indication

The PG resistor (R_7) should have a resistance of about 100k Ω . The MPQ4321C includes an opendrain power good (PG) output that indicates whether V_{OUT} is within its nominal range.

Connect PG to a logic high power source (e.g. 3.3V) via a pull-up resistor. If V_{OUT} is within 94.5% to 105.5% of the nominal voltage, then PG is pulled high. If V_{OUT} exceeds 107% or drops below 93% of the nominal voltage, then PG is pulled low. Float PG if not used.

Enable (EN) and Under-Voltage Lockout (UVLO) Protection

The enable (EN) pin is a digital control pin that turns the converter on and off.

Enabled by External Logic High/Low Signal

If the EN voltage (V_{EN}) reaches 0.7V, then the bottom gate (BG) turns on once V_{IN} exceeds 2.7V. BG turns on to provides an accurate V_{REF}



for the V_{EN} threshold. Pull EN above 1.02V to turns the converter on; pull EN below 0.85V to turn it off. There is no internal pull-up or pulldown resistor connected to the EN pin. Do not float EN. An external pull-up or pull-down resistor is required if the control signal cannot give an accurate high or low logic.

Configurable V_{IN} UVLO Protection

The MPQ4321C has an internal, fixed UVLO threshold. The rising threshold is 3.65V, and the falling threshold is about 2.9V. For applications requiring a higher UVLO point, place an external resistor divider between the VIN and EN pins (see Figure 8).




Figure 8: Configurable UVLO via the EN Divider

The UVLO rising threshold can be calculated with Equation (5):

$$V_{\text{IN_UVLO_RISING}} = (1 + \frac{R_1}{R_2}) \times V_{\text{EN_RISING}} \quad (5)$$

Where $V_{EN\ RISING}$ is 1.02V.

The UVLO falling threshold can be calculated with Equation (6):

$$V_{\text{IN_UVLO_FALLING}} = \left(1 + \frac{R_1}{R_2}\right) \times V_{\text{EN_FALLING}}$$
 (6)

Where V_{EN FALLING} is 0.85V.

If EN is not used to turn the IC on and off, connect EN to a high voltage source (e.g. VIN) to turn the device on by default.

Selecting the Inductor and the Output **Capacitors**

The inductance (L) can be estimated with Equation (7):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (7)

Where ΔI_{\perp} is the peak-to-peak inductor ripple current.

For most applications, a 1µH to 10µH inductor with a DC current rating that exceeds at least 25% of ILOAD MAX is recommended. For higher efficiency, choose an inductor with a lower DC resistance. A larger-value inductor results in less ripple current and a lower output ripple voltage (ΔV_{OUT}) ; however, a larger-value inductor has a larger physical size, higher series resistance, and lower saturation current. A good rule to determine the inductance is to have the inductor ripple current be approximately 30% of ILOAD MAX.

The peak inductor current (IL PEAK) can be calculated with Equation (8):

$$I_{L_{PEAK}} = I_{LOAD} + \frac{V_{OUT}}{2 \times f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \quad (8)$$

Choose an inductor that does not saturate under I_{L PEAK}.

 ΔV_{OUT} can be estimated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}}) \tag{9}$$

The output capacitor (C_{OUT}) maintains the DC V_{OUT}. Use ceramic, tantalum, or low-ESR electrolytic capacitors for C_{OUT}. For the best results, use low-ESR capacitors to keep ΔV_{OUT} low.

When using ceramic capacitors, the capacitance dominates the impedance at fsw and causes the majority of ΔV_{OUT} . For simplification, ΔV_{OUT} can be calculated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L \times C_{\text{OUT}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \quad (10)$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at fsw. simplification, ΔV_{OUT} can be estimated with Equation (11):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times R_{\text{ESR}} \quad (11)$$

When selecting Cout, consider the allowed Vout overshoot if the load is suddenly removed. In this scenario, energy stored in the inductor is transferred to C_{OUT}, causing its voltage to rise.



To achieve optimal overshoot relative to the regulated voltage, C_{OUT} can be estimated with Equation (12):

$$C_{\text{OUT}} = \frac{{I_{\text{OUT}}}^2 \times L}{{V_{\text{OUT}}}^2 \times (({V_{\text{OUT}}}_{\text{MAX}} / {V_{\text{OUT}}})^2 - 1)} \quad \text{(12)}$$

Where $V_{\text{OUT_MAX}} / V_{\text{OUT}}$ is the allowable maximum overshoot.

After calculating the capacitance that meets both the ripple requirement and overshoot

requirement, choose the larger of the two capacitances for application.

The characteristics of C_{OUT} also affect the stability of the regulation system. The MPQ4321C can be optimized for a wide range of capacitances and ESR values.

Design Guide

Table 3 shows the design guide index.

Table 3: Design Guide Index

	Pin #		0	Desirus Quide Inden
QFN-12	QFN-12	Name	Component	Design Guide Index
1, 11	1, 13	PGND		Ground connection
2, 10	3, 11	VIN	C1A, C1B, C1C, C1D	Selecting the input capacitors
3	4	BOOT	R4, C4	Floating driver and bootstrap charging
4	5	FREQ	R3	Setting fsw
5	6	VCC	C3	Setting the internal V _{CC}
6	7	AGND		Ground connection
7	8	FB	R5, R6	Feedback
8	9	PG	R7	Power good indication
9	10	EN	R1, R2	Enable (EN) and configuring UVLO
12	14	SW	L1, C2A, C2B	Selecting the inductor and the output capacitors
	2, 12	NC		No connection



PCB Layout Guidelines (16)


Efficient PCB layout is critical for stable operation, especially the placement of the input capacitor. A 4-layer layout is recommended to improve thermal performance. For the best results, refer to Figure 9 and follow the guidelines below:

- Place the symmetric input capacitors as close to VIN and AGND as possible.
- 2. Use a large ground plane to connect PGND.
- 3. If the bottom layer is a ground plane, place multiple vias near PGND.
- 4. Connect the high-current paths (AGND and VIN) using short, direct, and wide traces.
- To minimize high-frequency noise, place the ceramic input capacitors, especially the small-sized (0603) input bypass capacitor, as close to VIN and PGND as possible.


- 6. Make the connection between the input capacitor and VIN as short and wide as possible.
- 7. Place the VCC capacitor as close to VCC and AGND as possible.
- 8. Route SW and BOOT away from sensitive analog areas, such as FB.
- 9. Place the feedback resistors as close to the IC as possible to make the FB trace as short as possible.
- 10. Use multiple vias to connect the power planes to the internal layers.

Note:


16) The recommended PCB layout is based on Figure 10 on page 35.




Top Silk and Top Layer



Mid-Layer 1



Mid-Layer 2



Bottom Layer and Bottom Silk

Figure 9: Recommended PCB Layout



TYPICAL APPLICATION CIRCUITS




Figure 10: Typical Application Circuit with Bootstrap Resistor (R4) (Vout = 5V, fsw = 2.2MHz)




Figure 11: Typical Application Circuit (QFN-12, Vout = 3.3V, fsw = 2.2MHz)



TYPICAL APPLICATION CIRCUITS (continued)




Figure 12: Typical Application Circuit (QFN-12, Vout = 5V, fsw = 2.2MHz)




Figure 13: Typical Application Circuit (QFN-12, Vout = 3.3V, fsw = 415kHz)



TYPICAL APPLICATION CIRCUITS (continued)




Figure 14: Typical Application Circuit (QFN-12, V_{OUT} = 5V, f_{SW} = 415kHz)



TYPICAL APPLICATION (continued)




Figure 15: Typical Application Circuit with EMI Filters (QFN-12, V_{OUT} = 5V, f_{SW} = 2.2MHz)



TYPICAL APPLICATION (continued)






Figure 16: Typical Application Circuit with EMI Filters (QFN-12, V_{OUT} = 5V, f_{SW} = 415kHz)



PACKAGE INFORMATION


QFN-12 (2mmx3mm) Wettable Flank






TOP VIEW


BOTTOM VIEW







SECTION A-A



RECOMMENDED LAND PATTERN

NOTE:


- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.




PACKAGE INFORMATION (continued)

QFN-12 (3mmx4mm)


Wettable Flank






TOP VIEW


BOTTOM VIEW





SIDE VIEW

SECTION A-A



NOTE:


- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.


RECOMMENDED LAND PATTERN



PACKAGE INFORMATION (continued)


QFN-14 (2.5mmx3.5mm) Wettable Flank






TOP VIEW


BOTTOM VIEW





SIDE VIEW

SECTION A-A




RECOMMENDED LAND PATTERN

NOTE:

- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.



CARRIER INFORMATION



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ4321CGDE- AEC1-Z	QFN-12 (2mmx3mm)	5000	N/A	N/A	13in	12mm	8mm
MPQ4321CGDE- 5-AEC1-Z	QFN-12 (2mmx3mm)	5000	N/A	N/A	13in	12mm	8mm
MPQ4321CGLE- AEC1-Z	QFN-12 (3mmx4mm)	5000	N/A	N/A	13in	12mm	8mm
MPQ4321CGRHE- AEC1-Z	QFN-14 (2.5mmx3.5mm)	5000	N/A	N/A	13in	12mm	8mm



REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	6/14/2022	Initial Release	-
1.1	3/29/2023	Removed "I _{OUT} " abbreviation in Features section	1
		Added QFN-12 (3mmx4mm) package and its thermal information and POD	1, 6, 41
		Added two new PNs (MPQ4321CGLE-AEC1 and MPQ4321CGDE-5-AEC1) in the following sections: Ordering Information, Top Marking, and Carrier Information	3, 43
		Deleted "(2mmx3mm)" and "(2.5mmx3.5mm)"	5, 33
		Updated the minimum V _{IN} for start-up from 3.8V to 3.9V (made it the same as the UVLO rising max value)	6
		Added I _{FB} for the fixed output version in the EC table; Added the output voltage accuracy of the fixed 5V output version in the EC table.	7
		Added the PG rising/falling threshold for the fixed output version and adjustable output version	8
		Inserted Note 9	6
		Updated the original numbers for Notes 9–15 to Notes 10–16	6–8,16–19, 34

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Monolithic Power Systems (MPS):

MPQ4321CGLE-AEC1-P MPQ4321CGRHE-AEC1-P MPQ4321CGDE-5-AEC1-P MPQ4321CGDE-AEC1-P