

Data Sheet

November 2006

#### **Features**

1024 channel x 1024 channel non-blocking digital Time Division Multiplex (TDM) switch at 4.096, 8.192 or 16.384 Mbps

- 16 serial TDM input, 16 serial TDM output streams
- Output streams can be configured as bidirectional for connection to backplanes
- Exceptional input clock cycle to cycle variation tolerance (20 ns for all rates)
- Per-stream input bit delay with flexible sampling point selection
- Per-stream output bit and fractional bit advancement
- Per-channel constant or variable throughput delay for frame integrity and low latency applications
- Per-channel high impedance output control
- Per-channel message mode
- Input clock: 4.096 MHz, 8.192 MHz, 16.384 MHz
- Input frame pulses:61 ns, 122 ns, 244 ns
- Control interface compatible with Intel and Motorola 16-bit non-multiplexed buses
- Connection memory block programming

#### **Ordering Information**

ZL50017GAC ZL50017QCC ZL50017QCG1 256 Ball PBGA Trays 256 Lead LQFP Trays 256 Lead LQFP\* Trays, Bake & Drypack ZL50017GAG2 256 Ball PBGA\*\* Trays, Bake & Drypack \*Pb Free Matte Tin \*\*Pb Free Tin/Silver/Copper

- -40°C to +85°C Supports ST-BUS and GCI-Bus standards for input and output timing
- IEEE-1149.1 (JTAG) test port
- 3.3 V I/O with 5 V tolerant inputs; 1.8 V core voltage

### **Applications**

- PBX and IP-PBX
- Small and medium digital switching platforms
- Remote access servers and concentrators
- Wireless base stations and controllers
- Multi service access platforms
- **Digital Loop Carriers**
- Computer Telephony Integration




Figure 1 - ZL50017 Functional Block Diagram

#### **Description**

The ZL50017 is a maximum 1024 x 1024 channel non-blocking digital Time Division Multiplex (TDM) switch. It has sixteen input streams (STi0 - 15) and sixteen output streams (STi00 - 15). The device can switch 64 kbps and Nx64 kbps TDM channels from any input stream to any output stream. All of the input and output streams operate at the same data rate and can be programmed at any of the following data rates: 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps. The output streams can be configured to operate in bi-directional mode, in which case STi0 - 15 will be ignored.

The device contains two types of internal memory - data memory and connection memory. There are three modes of operation - Connection Mode, Message Mode and high impedance mode. In Connection Mode, the contents of the connection memory define, for each output stream and channel, the source stream and channel (the actual data to be output is stored in the data memory). In Message Mode, the connection memory is used for the storage of microprocessor data. Using Zarlink's Message Mode capability, microprocessor data can be broadcast to the data output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other TDM devices. In high impedance mode the selected output channel can be put into a high impedance state.

The configurable non-multiplexed microprocessor port allows users to program various device operating modes and switching configurations. Users can employ the microprocessor port to perform register read/write, connection memory read/write and data memory read operations. The port is configurable to interface with either Motorola or Intel-type microprocessors.

The device also supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

## **Table of Contents**

. 1
. 1
. 2
. 6
.7
. 7
. 8
. 9
14
14
15
17
<b>17</b>
18
19
20
21
22
22
23
23
24
24
24
25
25
25 25
25 25
25
26
26
26
27
28
34
34
35
37
38

# **List of Figures**

Figure 1 - ZL50017 Functional Block Diagram ....................................	1
Figure 2 - ZL50017 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)	7
Figure 3 - ZL50017 256-Lead 28 mm x 28 mm LQFP (top view)	8
Figure 4 - Input Timing when CKIN1 - 0 bits = "10" in the CR	15
Figure 5 - Input Timing when CKIN1 - 0 bits = "01" in the CR	16
Figure 6 - Input Timing when CKIN1 - 0 = "00" in the CR	16
Figure 7 - Input Bit Delay Timing Diagram (ST-BUS)	18
Figure 8 - Input Bit Sampling Point Programming	19
Figure 9 - Input Bit Delay and Factional Sampling Point	20
Figure 10 - Output Bit Advancement Timing Diagram (ST-BUS)	<b>2</b> 1
Figure 11 - Output Fractional Bit Advancement Timing Diagram (ST-BUS)	<mark>2</mark> 1
Figure 12 - Data Throughput Delay for Variable Delay	22
Figure 13 - Data Throughput Delay for Constant Delay	23
Figure 14 - Timing Parameter Measurement Voltage Levels	38
Figure 15 - Motorola Non-Multiplexed Bus Timing - Read Access	
Figure 16 - Motorola Non-Multiplexed Bus Timing - Write Access	40
Figure 17 - Intel Non-Multiplexed Bus Timing - Read Access	
Figure 18 - Intel Non-Multiplexed Bus Timing - Write Access	
Figure 19 - JTAG Test Port Timing Diagram	
Figure 20 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS)	
Figure 21 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)	
Figure 22 - ST-BUS Input and Output Timing Diagram when Operated at 2, 4, 8 and 16 Mbps	
Figure 23 - GCI-Bus Input and Output Timing Diagram when Operated at 2, 4, 8 and 16 Mbps	48

### **List of Tables**

Table 1 - Delay for Variable Delay Mode	22
Table 2 - Connection Memory Low After Block Programming	24
Table 3 - Address Map for Registers (A13 = 0)	
Table 4 - Control Register (CR) Bits	28
Table 5 - Internal Mode Selection Register (IMS) Bits	
Table 6 - Software Reset Register (SRR) Bits	31
Table 7 - Data Rate Selection Register	31
Table 8 - Internal Flag Register (IFR) Bits - Read Only	32
Table 9 - Stream Input Control Register 0 - 15 (SICR0 - 15) Bits	32
Table 10 - Stream Output Control Register 0 - 15 (SOCR0 - 15) Bits	33
Table 11 - Address Map for Memory Locations (A13 = 1)	34
Table 12 - Connection Memory Low (CM_L) Bit Assignment when CMM = 0	35
Table 13 - Connection Memory Low (CM_L) Bit Assignment when CMM = 1	36

### **Changes Summary**

The following table captures the changes from January 2006 to November 2006.

Page	Item	Change
1		Updated Ordering Information.

The following table captures the changes from the October 2004 issue.

Page	Item	Change
13	Pin Description "STio 0 - 15" on page 13	Clarified STio 0-15 pin description.

### 1.0 Pinout Diagrams

#### 1.1 BGA Pinout

\	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
Α	V <sub>SS</sub>	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	V <sub>SS</sub>	Α
В	NC	STi10	STi5	STi4	NC	STi0	NC	NC	V <sub>DD</sub> _ COREA	FPi	CKi	IC_Open	IC_Open	IC_GND	ODE	NC	В
С	NC	STi9	V <sub>SS</sub>	STi7	STi6	STi1	NC	NC	V <sub>SS</sub>	IC_Open	IC_Open	IC_Open	IC_GND	V <sub>SS</sub>	STio15	NC	С
D	NC	STi11	V <sub>DD_IO</sub>	STi3	STi2	NC	NC	NC	NC	V <sub>SS</sub>	NC	IC_GND	STio13	V <sub>DD_IO</sub>	STio14	NC	D
Е	NC	STi14	STi8	V <sub>DD_IO</sub>	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	NC	NC	NC	NC	V <sub>DD</sub> _ CORE	V <sub>SS</sub>	V <sub>DD_IO</sub>	STio12	NC	NC	Е
F	NC	STi15	STi12	STi13	V <sub>DD_IO</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>DD_IO</sub>	IC_Open	NC	NC	NC	F
G	NC	RESET	IC_GND	IC_Open	TDo	V <sub>DD_IO</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD_IO</sub>	A12	A13	NC	NC	NC	G
н	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub> _ COREA	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	A7	A9	A10	NC	A11	NC	Н
J	NC	V <sub>DD_IOA</sub>	V <sub>DD_IOA</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	А3	A4	A5	A8	A6	NC	J
κ	NC	V <sub>SS</sub>	TMS	V <sub>SS</sub>	V <sub>DD</sub> _ COREA	V <sub>DD_IO</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD_IO</sub>	IC_Open	A0	A2	A1	NC	K
L	NC	V <sub>DD</sub> _ COREA	TRST	TCK	V <sub>DD_IO</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>DD_IO</sub>	STio10	STio11	STio9	NC	L
М	NC	NC	TDi	D0	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	D6	D10	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>SS</sub>	MOT_ INTEL	MODE_ 4M0	STio8	NC	М
N	NC	NC	V <sub>DD_IO</sub>	STio0	NC	D1	D5	D7	D11	D13	R/W _WR	DTA_ RDY	STio4	V <sub>DD_IO</sub>	NC	NC	N
Р	NC	NC	V <sub>SS</sub>	STio1	STio3	NC	D3	D8	D14	NC	STio5	NC	NC	V <sub>SS</sub>	NC	NC	Р
R	NC	NC	NC	STio2	NC	D2	D4	D9	D12	D15	CS	DS_RD	MODE_ 4M1	STio6	STio7	NC	R
Т	V <sub>SS</sub>	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	$V_{SS}$	Т
i.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	_

**Note:** A1 corner identified by metallized marking. **Note:** Pinout is shown as viewed through top of package.

Figure 2 - ZL50017 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)

#### 1.2 QFP Pinout




Figure 3 - ZL50017 256-Lead 28 mm x 28 mm LQFP (top view)

## 2.0 Pin Description

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
E6, E11, F6, F7, F10, F11, L6, L7, L10, L11, M6, M7, M10, M11	19, 33, 45, 83, 95, 109, 146, 173, 213, 233	V <sub>DD_CORE</sub>	Power Supply for the core logic: +1.8 V
H4, K5, B9, L2	217, 231, 157, 224	V <sub>DD_COREA</sub>	Power Supply for analog circuitry: +1.8 V
D3, D14, E4, E13, F5, F12, G6, G11, K6, K11, L5, L12, N3, N14	5, 15, 29, 49, 57, 69, 79, 101, 113, 121, 133, 143, 160, 169, 177, 186, 195, 207, 241, 249	V <sub>DD_IO</sub>	Power Supply for I/O: +3.3 V
J2, J3	220, 226	V <sub>DD_IOA</sub>	Power Supply for the CKo5 and CKo3 outputs: +3.3 V
A1, A16, C3, C9, C14, D10, E5, E12, F8, F9, G7, G8, G9, G10, H2, H3, H6, H7, H8, H9, H10, J4, J5, J7, J8, J9, J10, K2, K4, K7, K8, K9, K10, L8, L9, M5, M12, P3, P14, T1, T16	8, 17, 21, 31, 35, 47, 50, 60, 71, 81, 85, 97, 103, 111, 114, 123, 142, 145, 147, 156, 158, 162, 171, 175, 178, 188, 199, 209, 214, 216, 218, 222, 223, 228, 230, 232, 235, 242, 251	V <sub>SS</sub>	Ground

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
К3	234	TMS	Test Mode Select (5 V-Tolerant Input with Internal Pull-up) JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up resistor when it is not driven.
L4	238	TCK	Test Clock (5 V-Tolerant Schmitt-Triggered Input with Internal Pull-up) Provides the clock to the JTAG test logic.
L3	239	TRST	Test Reset (5 V-Tolerant Input with Internal Pull-up) Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low during power-up to ensure that the device is in the normal functional mode. When JTAG is not being used, this pin should be pulled low during normal operation.
M3	240	TDi	Test Serial Data In (5 V-Tolerant Input with Internal Pull-up) JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up resistor when it is not driven.
G5	212	TDo	Test Serial Data Out (5 V-Tolerant Three-state Output) JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG is not enabled.
B12, B13, C10, C11, F13, G4, K12, C12,	80, 105, 150, 151, 152, 153, 210, 149	IC_Open	Internal Test Mode (5 V-Tolerant Input with Internal Pull-down) These pins may be left unconnected.
G3, D12, C13, B14	144, 107, 148, 208	IC_GND	Internal Test Mode Enable (5 V-Tolerant Input) These pins MUST be low.

PBGA Pin	LQFP Pin	Pin Name	Description
Number	Number	Pin Name	Description
A8, A9, A14,	61, 62,	NC	No Connect
A15, E10,	63, 64,		These pins MUST be left unconnected.
M2, N2, P2,	65, 66,		
P16, R2,	67, 68,		
R16, T6, T7,	134, 135,		
T8, T9, T10,	136, 137,		
T11, T12,	138, 139,		
T13, T14,	140, 215,		
T15, D16,	219, 225,		
E16, C16,	229, 236,		
B16, A13,	237, 125,		
A12, A10,	126, 127,		
A11, N1,	128, 129,		
M1, P1, R1,	130, 131,		
T2, T3, T5,	132, 253,		
T4, N16,	254, 255,		
M16, L16,	256, 1, 2,		
K16, H16,	3, 4, 75,		
J16, G16,	76, 77,		
F16,D9, E8,	78, 119,		
C8, E7, D6,	120, 122,		
H5, P10,	124,159,		
G15, G14,	163, 165,		
E15, F14,	167, 176,		
H14, D11,	221, 43,		
F15, B7, C7,	102, 106,		
B5, J6, R3,	110, 112,		
P6, R5, N5,	100, 104,		
P12, N15,	108, 170,		
P13, P15,	172, 174,		
E1, D1, G1,	227, 11,		
F1, J1, H1,	12, 13,		
K1, L1, A7,	14, 55,		
A5, A6, A4,	56, 58,		
A3, A2, C1,	59, 243,		
B1, E9, D8,	244, 245,		
B8, D7	246, 247,		
,	248, 250,		
	252, 189,		
	190, 191,		
	192, 193,		
	194, 196,		
	197, 161,		
	164, 166,		
	168		
		-	

PBGA Pin Number	LQFP Pin Number	Pin Name	Description				
M14, R13	46, 48	MODE_4M0, MODE_4M1			de 0 to 1 (5 V-Tolerant Input with internal pins should be tied together.		
			MODE _4M1	MODE _4M0	Operation		
			0	0	CKi = 8.192 MHz or 16.384 MHz		
			1	1	CKi = 4.096 MHz		
			0	1	Reserved		
			1	0	Reserved		
					Register (CR) Bits" on page 28 for CKi and e CKIN1 - 0 bits.		
B10	155	FPi	Schmitt-Trie This pin acc 122 ns or frequency is be applied t frame pulse pulse instea (CR). It can	ggered In cepts the 244 ns at 8 8 kHz. The to this pin. in ST-BU ad if the F accept a	me Pulse Input (5 V-Tolerant put) frame pulse which stays active for 61 ns, to the frame boundary. The frame pulse are frame pulse associated with the CKi must. By default, the device accepts a negative S format, but it can accept a positive frame PINP bit is set high in the Control Register GCI-formatted frame pulse by programming a Control Register (CR) to high.		
B11	154	CKi	Input) This pin acc The clock fre input or ou at 16.384 M By default, boundary, be	eepts a 4.0 equency a tput data bps, a 16. the cloout the dev	96 MHz, 8.192 MHz or 16.384 MHz clock. pplied to this pin must be <b>twice the highest</b> rate. The exception is, when data is running 384 MHz clock must be used. ck falling edge defines the input frame ice allows the clock rising edge to define the programming the CKINP bit in the Control		
B6, C6, D5, D4, B4, B3, C5, C4, E3, C2, B2, D2, F3, F4, E2, F2	179, 180, 181, 182, 183, 184, 185, 187, 198, 200, 201, 202, 203, 204, 205, 206	STi0 - 15	Pull-downs The data rat "Data Rate S mode, these with 32 char accept seria per frame. Ir data stream 16.384 Mbp	e of all the Selection I e pins acco nnels per f al TDM dat n the 8.192 s at 8.192 s mode, the	o to 15 (5 V-Tolerant Inputs with Internal input streams are programmed through the Register" on page 31. In the 2.048 Mbps ept serial TDM data streams at 2.048 Mbps frame. In the 4.096 Mbps mode, these pins a streams at 4.096 Mbps with 64 channels 2 Mbps mode, these pins accept serial TDM Mbps with 128 channels per frame. In the nese pins accept serial TDM data streams 456 channels per frame.		

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
N4, P4, R4, P5, N13, P11, R14, R15, M15, L15, L13, L14, E14, D13, D15, C15	6, 7, 9, 10, 51, 52, 53, 54, 70, 72, 73, 74, 115, 116, 117, 118	STio 0 - 15	Serial Output Streams 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os with Enabled Internal Pull-downs)  The data rate of all the output streams are programmed through the "Data Rate Selection Register" on page 31. In the 2.048 Mbps mode, these pins output serial TDM data streams at 2.048 Mbps with 32 channels per frame. In the 4.096 Mbps mode, these pins output serial TDM data streams at 4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode, these pins output serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins output serial TDM data streams at 16.384 Mbps with 256 channels per frame. These output streams can be used as bi-directionals by programming BDL (bit 6) of Internal Mode Selection (IMS) register.
B15	141	ODE	Output Drive Enable (5 V-Tolerant Input with Internal Pull-up) This is the output enable control for STio0 - 15. When it is high, STio0 - 15 are enabled. When it is low, STio0 - 15 are tristated.
M4, N6, R6, P7, R7, N7, M8, N8, P8, R8, M9, N9, R9, N10, P9, R10	16, 18, 20, 22, 23, 24, 25, 26, 27, 28, 30, 32, 34, 36, 37, 38	D0 - 15	Data Bus 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os) These pins form the 16-bit data bus of the microprocessor port.
N12	44	DTA_RDY	Data Transfer Acknowledgment_Ready (5 V-Tolerant Three-state Output) This active low output indicates that a data bus transfer is complete for the Motorola interface. For the Intel interface, it indicates a transfer is completed when this pin goes from low to high. An external pull-up resistor MUST hold this pin at HIGH level for the Motorola mode. An external pull-down resistor MUST hold this pin at LOW level for the Intel mode.
R11	40	<u>cs</u>	Chip Select (5 V-Tolerant Input) Active low input used by the Motorola or Intel microprocessor to enable the microprocessor port access.
N11	39	R/W_WR	Read/Write_Write (5 V-Tolerant Input) This input controls the direction of the data bus lines (D0 - 15) during a microprocessor access. For the Motorola interface, this pin is set high and low for the read and write access respectively. For the Intel interface, a write access is indicated when this pin goes low.
R12	42	DS_RD	Data Strobe_Read (5 V-Tolerant Input) This active low input works in conjunction with CS to enable the microprocessor port read and write operations for the Motorola interface. A read access is indicated when it goes low for the Intel interface.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
K13, K15, K14, J11, J12, J13, J15, H11, J14, H12, H13, H15, G12, G13	82, 84, 86, 87, 88, 89, 90, 91, 92, 93, 94, 96, 98, 99	A0 - 13	Address 0 to 13 (5 V-Tolerant Inputs) These pins form the 14-bit address bus to the internal memories and registers.
M13	41	MOT_INTEL	Motorola_Intel (5 V-Tolerant Input with Internal Pull-up) This pin selects the Motorola or Intel microprocessor interface to be connected to the device. When this pin is unconnected or connected to high, Motorola interface is assumed. When this pin is connected to ground, Intel interface should be used.
G2	211	RESET	Device Reset (5 V-Tolerant Input with Internal Pull-up) This input (active LOW) puts the device in its reset state that disables the STio0 - 15 drivers. It also preloads registers with default values and clears all internal counters. To ensure proper reset action, the reset pin must be low for longer than 1 μs. Upon releasing the reset signal to the device, the first microprocessor access cannot take place for at least 500 μs due to the time required to stabilize the device from the power-down state. Refer to Section Section 10.2 on page 25 for details.

#### 3.0 Device Overview

The device has sixteen ST-BUS/GCI-Bus inputs (STi0 - 15) and sixteen ST-BUS/GCI-Bus outputs (STi00 - 15). STio0 - 15 can also be configured as bi-directional pins, in which case STi0 - 15 will be ignored. It is a non-blocking digital switch with 1024 64 kbps channels. The ST-BUS/GCI-Bus inputs and outputs accept serial input data streams with data rates of 2.048 Mbps, 4.096 Mbps, 8.192 Mbps and 16.384 Mbps.

By using Zarlink's message mode capability, microprocessor data stored in the connection memory can be broadcast to the output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS/GCI-Bus devices.

The device uses the ST-BUS/GCI-Bus input frame pulse (FPi) and the ST-BUS/GCI-Bus input clock (CKi) to define the input frame boundary and timing for sampling the ST-BUS/GCI-Bus input streams with various data rates. The output data streams will be driven by and have their timing defined by FPi and CKi. A Motorola or Intel compatible non-multiplexed microprocessor port allows users to program the device to operate in various modes under different switching configurations. Users can use the microprocessor port to perform internal register and memory read and write operations. The microprocessor port has a 16-bit data bus, a 14-bit address bus and six control signals (MOT\_INTEL, CS, DS\_RD, R/W\_WR and DTA\_RDY).

The device supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

#### 4.0 Data Rates and Timing

The ZL50017 has 16 serial data inputs and 16 serial data outputs. All streams are programmed to operate at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps. Depending on the data rate there will be 32 channels, 64 channels, 128 channels or 256 channels, respectively, during a 125  $\mu$ s frame.

The output streams can be programmed to operate as bi-directional streams. By setting BDL (bit 6) in the Internal Mode Selection (IMS) register, the input streams 0 - 15 (STi0 - 15) are internally tied low, and the output streams 0 - 15 (STio0 - 15) are set to operate in a bi-directional mode. The input data rate is set on a per-stream basis by programming STIN[n]DR3 - 0 (bits 3 - 0) in the Stream Input Control Register 0 - 15 (SICR0 - 15). The output data rate is set on a per-stream basis by programming STO[n]DR3 - 0 (bits 3 - 0) in the Stream Output Control Register 0 - 15 (SOCR0 - 15). The output data rates do not have to match or follow the input data rates. The maximum number of channels switched is limited to 1024 channels. If all 16 input streams were operating at 8.192 Mbps (128 channels per stream), this would result in 2048 channels. Memory limitations prevent the device from operating at this capacity. A maximum capacity of 1024 channels will occur if four streams are operating at 16.384 Mbps, eight streams are operating at 8.192 Mbps or all sixteen streams are operating at 4.096 Mbps. With all streams operating at 2.048 Mbps, the capacity will be reduced to 512 channels. It should be noted that only full streams can be enabled, the device does not allow partial streams configuration (i.e., cannot have all the streams operating at 16.384 Mbps but only access the half the channels).

#### 4.1 Input Clock (CKi) and Input Frame Pulse (FPi) Timing

The frequency of the input clock (CKi) for the ZL50017 must be at least twice the input/output data rate. For example, if the input/output data rate is 8.192 Mbps, the input clock, CKi, must be 16.384 MHz. Following the example above, if the input/output data rate is 4.096 Mbps, the input clock, CKi, must be 8.192 MHz. The only exception to this is for 16.384 Mbps input/output data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi. CKIN1 - 0 (bits 6 - 5) in the Control Register (CR) are used to program the width of the input frame pulse and the frequency of the input clock supplied to the device.

The ZL50017 accepts positive and negative ST-BUS/GCI-Bus input clock and input frame pulse formats via the programming of CKINP (bit 8) and FPINP (bit 7) in the Control Register (CR). By default, the device accepts the negative input clock format and ST-BUS format frame pulses. However, the switch can also accept a positive-going clock format by programming CKINP (bit 8) in the Control Register (CR). A GCI-Bus format frame pulse can be used by programming FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR).




Figure 4 - Input Timing when CKIN1 - 0 bits = "10" in the CR




Figure 5 - Input Timing when CKIN1 - 0 bits = "01" in the CR




Figure 6 - Input Timing when CKIN1 - 0 = "00" in the CR

#### 4.2 ST-BUS and GCI-Bus Timing

The ZL50017 is capable of operating using either the ST-BUS or GCI-Bus standards. By default, the ZL50017 is configured for ST-BUS input and output timing. To set the input timing to conform to the GCI-Bus standard, FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR) must be set.

#### 5.0 Data Input Delay and Data Output Advancement

Various registers are provided to adjust the input delay and output advancement for each input and output data stream. The input bit delay and output bit advancement can vary from 0 to 7 bits for each individual stream.

If input delay of less than a bit is desired, different sampling points can be used to handle the adjustments. The sampling point can vary from 1/4 to 4/4 with a 1/4-bit increment for all input streams. By default, the sampling point is set to the 3/4-bit location.

The fractional output bit advancement can vary from 0 to 3/4 bits, again with a 1/4 bit increment. By default, there is 0 output bit advancement.

Although input delay or output advancement features are available on streams which are operating in bi-directional mode it is not recommended, as it can easily cause bus contention. If users require this function, special attention must be given to the timing to ensure contention is minimized.

#### 5.1 Input Bit Delay Programming

The input bit delay programming feature provides users with the flexibility of handling different wire delays when designing with source streams for different devices.

By default, all input streams have zero bit delay, such that bit 7 is the first bit that appears after the input frame boundary (assuming ST-BUS formatting). The input delay is enabled by STIN[n]BD2-0 (bits 8 - 6) in the Stream Input Control Register 0 - 15 (SICR0 - 15) as described in Table 9 on page 32. The input bit delay can range from 0 to 7 bits.




Figure 7 - Input Bit Delay Timing Diagram (ST-BUS)

#### 5.2 Input Bit Sampling Point Programming

In addition to the input bit delay feature, the ZL50017 allows users to change the sampling point of the input bit by programming STIN[n]SMP 1-0 (bits 5 - 4) in the Stream Input Control Register 0 - 15 (SICR0 - 15). For input streams the default sampling point is at 3/4 bit and users can change the sampling point to 1/4, 1/2, 3/4 or 4/4 bit position.




Figure 8 - Input Bit Sampling Point Programming

The input delay is controlled by STIN[n]BD2-0 (bits 8 - 6) to control the bit shift and STIN[n]SMP1 - 0 (bits 5 - 4) to control the sampling point in the Stream Input Control Register 0 - 15 (SICR0 - 15).




Figure 9 - Input Bit Delay and Factional Sampling Point

#### 5.3 Output Advancement Programming

This feature is used to advance the output data of individual output streams with respect to the input frame boundary. Each output stream has its own bit advancement value which can be programmed in the Stream Output Control Register 0 - 15 (SOCR0 - 15).

By default, all output streams have zero bit advancement such that bit 7 is the first bit that appears after the input frame boundary (assuming ST-BUS formatting). The output advancement is enabled by STO[n]AD 2 - 0 (bits 6 - 4) of the Stream Output Control Register 0 - 15 (SOCR0 - 15) as described in Table 10 on page 33. The output bit advancement can vary from 0 to 7 bits.




Figure 10 - Output Bit Advancement Timing Diagram (ST-BUS)

#### 5.4 Fractional Output Bit Advancement Programming

In addition to the output bit advancement, the device has a fractional output bit advancement feature that offers better resolution. The fractional output bit advancement is useful in compensating for varying parasitic load on the serial data output pins.

By default all of the streams have zero fractional bit advancement such that bit 7 is the first bit that appears after the output frame boundary. The fractional output bit advancement is enabled by STO[n]FA 1 - 0 (bits 8 - 7) in the Stream Output Control Register 0 - 15 (SOCR0 - 15). For all streams the fractional bit advancement can vary from 0, 1/4, 1/2 to 3/4 bits.




Figure 11 - Output Fractional Bit Advancement Timing Diagram (ST-BUS)

### 6.0 Data Delay Through the Switching Paths

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform timeslot interchange functions with different throughput delay capabilities on a per-channel basis. For voice applications, select variable throughput delay to ensure minimum delay between input and output data. In wideband data applications, select constant delay to maintain the frame integrity of the information through the switch. The delay through the device varies according to the type of throughput delay selected by the  $V/\overline{C}$  (bit 14) in the Connection Memory Low when CMM = 0.

#### 6.1 Variable Delay Mode

Variable delay mode causes the output channel to be transmitted as soon as possible. This is a useful mode for voice applications where the minimum throughput delay is more important than frame integrity. The delay through the switch can vary from 7 channels to 1 frame + 7 channels. To set the device into variable delay mode, VAREN (bit 4) in the Control Register (CR) must be set before  $V/\overline{C}$  (bit 14) in the Connection Memory Low when CMM = 0. If the VAREN bit is not set and the device is programmed for variable delay mode, the information read on the output stream will not be valid.

In variable delay mode, the delay depends on the combination of the source and destination channels of the input and output streams.

m = input channel number	n-m <= 0	0 < n-m < 7	r	n-m = 7	n-m > 7
n = output channel number			STio < STi	STio >= STi	
T = Delay between input and output	1 frame - (m-n)	1 frame	+ (n-m)	n-m	

Table 1 - Delay for Variable Delay Mode

For example, if Stream 4 Channel 2 is switched to Stream 5 Channel 9 with variable delay, the data will be output in the same 125  $\mu$ s frame. Contrarily, if Stream 6 Channel 1 is switched to Stream 9 Channel 3, the information will appear in the following frame.




Figure 12 - Data Throughput Delay for Variable Delay

#### 6.2 Constant Delay Mode

In this mode, frame integrity is maintained in all switching configurations. The delay though the switch is 2 frames - Input Channel + Output Channel. This can result in a minimum of 1 frame + 1 channel delay if the last channel on a stream is switched to the first channel of a stream. The maximum delay is 3 frames - 1 channel. This occurs when the first channel of a stream is switched to the last channel of a stream. The constant delay mode is available for all output channels.

The data throughput delay is expressed as a function of ST-BUS/GCI-Bus frames, input channel number (m) and output channel number (n). The data throughput delay (T) is:

$$T = 2 \text{ frames} + (n - m)$$

The constant delay mode is controlled by  $V/\overline{C}$  (bit 14) in the Connection Memory Low when CMM = 0. When this bit is set low, the channel is in constant delay mode. If VAREN (bit 4) in the Control Register (CR) is set (to enable variable throughput delay on a chip-wide basis), the device can still be programmed to operate in constant delay mode.




Figure 13 - Data Throughput Delay for Constant Delay

### 7.0 Connection Memory Description

The connection memory consists of two blocks, Connection Memory Low (CM\_L). The CM\_L is 16 bits wide and is used for channel switching and other special modes. Each connection memory location of the CM\_L or CM\_H can be read or written via the 16 bit microprocessor port within one microprocessor access cycle. See Table 11 on page 34 for the address mapping of the connection memory. Any unused bits will be reset to zero on the 16-bit data bus.

For the normal channel switching operation, CMM (bit 0) of the Connection Memory Low (CM\_L) is programmed low. SCA7 - 0 (bits 8 - 1) indicate the source (input) channel address and SSA4 - 0 (bits 13 - 9) indicate the source (input) stream address. When CMM (bit 0) of the Connection Memory Low (CM\_L) is programmed high, the ZL50017 will operate in one of the special modes described in Table 13 on page 36. When the per-channel message mode is enabled, MSG7 - 0 (bit 10 - 3) in the Connection Memory Low (CM\_L) will be output via the serial data stream as message output data.

### 8.0 Connection Memory Block Programming

This feature allows for fast initialization of the connection memory after power up.

#### 8.1 Memory Block Programming Procedure

- 1. Set MBPE (bit 3) in the Control Register (CR) from low to high.
- 2. Configure BPD2 0 (bits 3 1) in the Internal Mode Selection (IMS) register to the desired values to be loaded into CM L.
- 3. Start the block programming by setting MBPS (bit 0) in the Internal Mode Selection Register (IMS) high. The values stored in BPD2 0 will be loaded into bits 2 0 of all CM\_L positions. The remaining CM\_L locations (bits 15 3).

The following tables show the resulting values that are in the CM\_L and CM\_H connection memory locations.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	BPD2	BPD1	BPD0

**Table 2 - Connection Memory Low After Block Programming** 

It takes at least two frame periods (250  $\mu$ s) to complete a block program cycle.

MBPS (bit 0) in the Control Register (CR) will automatically reset to a low position after the block programming process has completed.

MBPE (bit 3) in the Internal Mode Selection (IMS) register must be cleared from high to low to terminate the block programming process. This is not an automatic action taken by the device and must be performed manually.

**Note**: Once the block program has been initiated, it can be terminated at any time prior to completion by setting MBPS (bit 0) in the Control Register (CR) or MBPE (bit 3) in the Internal Mode Selection (IMS) register to low.

#### 9.0 Microprocessor Port

The device provides access to the internal registers, connection memories and data memories via the microprocessor port. The microprocessor port is capable of supporting both Motorola and Intel non-multiplexed microprocessors. The microprocessor port consists of a 16-bit parallel data bus (D15 - 0), 14 bit address bus (A13 - 0) and six control signals (MOT\_INTEL, CS, DS\_RD, R/W\_WR and DTA\_RDY).

The data memory can only be read from the microprocessor port. For a data memory read operation, D7 - 0 will be used and D15 - 8 will output zeros.

For a CM\_L read or write operation, all bits (D15 - 0) of the data bus will be used. For a CM\_H write operation, D4 - 0 of the data bus must be configured and D15 - 5 are ignored. D15 - 5 must be driven either high or low. For a CM H read operation, D4 - 0 will be used and D15 - 5 will output zeros.

Refer to Figure 15 on page 39, Figure 16 on page 40, Figure 17 on page 41 and Figure 18 on page 42 for the microprocessor timing.

#### 10.0 Device Reset and Initialization

The RESET pin is used to reset the ZL50017. When this pin is low, the following functions are performed:

- · synchronously puts the microprocessor port in a reset state
- · tristates the STio0 15 outputs
- preloads all internal registers with their default values (refer to the individual registers for default values)
- · clears all internal counters

#### 10.1 Power-up Sequence

The recommended power-up sequence is for the  $V_{DD\_IO}$  supply (normally +3.3 V) to be established before the power-up of the  $V_{DD\_CORE}$  supply (normally +1.8 V). The  $V_{DD\_CORE}$  supply may be powered up at the same time as  $V_{DD\_IO}$ , but should not "lead" the  $V_{DD\_IO}$  supply by more than 0.3 V.

#### 10.2 Device Initialization on Reset

Upon power up, the ZL50017 should be initialized as follows:

- Set the ODE pin to low to disable the STio0 15 outputs
- Set the TRST pin to low to disable the JTAG TAP controller
- Reset the device by pulsing the RESET pin to zero for longer than 1 μs
- After releasing the RESET pin from low to high, wait for a certain period of time (see Note below) for the
  device to stabilize from the power down state before the first microprocessor port access can occur
- Wait at least 500 μs prior to the next microport access (see Note below)
- Use the block programming mode to initialize the connection memory
- Release the ODE pin from low to high after the connection memory is programmed

**Note**: If CKi is 16.384 MHz, the waiting time is 500  $\mu$ s; if CKi is 8.192 MHz, the waiting time is 1 ms; if CKi is 4.096 MHz, the waiting time is 2 ms.

#### 10.3 Software Reset

In addition to the hardware reset from the  $\overline{\text{RESET}}$  pin, the device can also be reset by using software reset SRSTSW (bit 1) in the Software Reset Register (SRR).

#### 11.0 JTAG Port

The JTAG test port is implemented to meet the mandatory requirements of the IEEE-1149.1 (JTAG) standard. The operation of the boundary-scan circuitry is controlled by an external Test Access Port (TAP) Controller.

#### 11.1 Test Access Port (TAP)

The Test Access Port (TAP) accesses the ZL50017 test functions. It consists of three input pins and one output pin as follows:

• **Test Clock Input (TCK)** - TCK provides the clock for the test logic. TCK does not interfere with any on-chip clock and thus remains independent in the functional mode. TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with the on-chip logic.

- Test Mode Selection Inputs (TMS) The TAP Controller uses the logic signals received at the TMS input to
  control test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is
  internally pulled to high when it is not driven from an external source.
- Test Data Input (TDi) Serial input data applied to this port is fed either into the instruction register or into a
  test data register, depending on the sequence previously applied to the TMS input. The registers are
  described in a subsequent section. The received input data is sampled at the rising edge of the TCK pulse.
  This pin is internally pulled to high when it is not driven from an external source.
- Test Data Output (TDo) Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or test data register are serially shifted out towards TDo. The data from TDo is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDo driver is set to a high impedance state.
- Test Reset (TRST) Resets the JTAG scan structure. This pin is internally pulled to high when it is not driven from an external source.

#### 11.2 Instruction Register

The ZL50017 uses the public instructions defined in the IEEE-1149.1 standard. The JTAG interface contains a four-bit instruction register. Instructions are serially loaded into the instruction register from the TDi when the TAP Controller is in its shifted-OR state. These instructions are subsequently decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current and to define the serial test data register path that is used to shift data between TDi and TDo during data register scanning.

#### 11.3 Test Data Registers

As specified in the IEEE-1149.1 standard, the ZL50017 JTAG interface contains three test data registers:

- The Boundary-Scan Register The Boundary-Scan register consists of a series of boundary-scan cells arranged to form a scan path around the boundary of the ZL50017 core logic.
- The Bypass Register The Bypass register is a single stage shift register that provides a one-bit path from TDi to TDo.
- The Device Identification Register The JTAG device ID for the ZL50017 is 0C36114B<sub>H</sub>

Version	<31:28>	0000
Part Number	<27:12>	1100 0011 0110 0001
Manufacturer ID	<11:1>	0001 0100 101
LSB	<0>	1

#### 11.4 BSDL

A Boundary Scan Description Language (BSDL) file is available from Zarlink Semiconductor to aid in the use of the IEEE-1149.1 test interface.

## 12.0 Register Address Mapping

Address A13 - A0	CPU Access	Register Name	Abbreviation	Reset By
0000 <sub>H</sub>	R/W	Control Register	CR	Switch/Hardware
0001 <sub>H</sub>	R/W	Internal Mode Selection Register	IMS	Switch/Hardware
0002 <sub>H</sub>	R/W	Software Reset Register	SRR	Hardware Only
0008 <sub>H</sub>	R/W	Data Rate Selection Register	DRSR	Switch/Hardware
0010 <sub>H</sub>	R Only	Internal Flag Register	IFR	Switch/Hardware
0100 <sub>H</sub> - 010F <sub>H</sub>	R/W	Stream Input Control Registers 0 - 15	SICR0 - 15	Switch/Hardware
0200 <sub>H</sub> - 020F <sub>H</sub>	R/W	Stream Output Control Registers 0 - 15	SOCR0 - 15	Switch/Hardware

Table 3 - Address Map for Registers (A13 = 0)

## 13.0 Detailed Register Description

	ıl Read/\ /alue: 00	Write Addre	ess: 0000	O <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	FPIN POS	CKINP	FPINP	CKIN 1	CKIN 0	VAR EN	MBPE	OSB	MS1	MS0

Bit	Name			Description								
15 - 10	Unused	Reserved.	In normal function	al mode, these bits MUS	<b>T</b> be set to zero.							
9	FPINPOS	When this b	Input Frame Pulse (FPi) Position When this bit is low, FPi straddles frame boundary (as defined by ST-BUS). When this bit is high, FPi starts from frame boundary (as defined by GCI-Bus)									
8	CKINP	When this b		alling edge aligns with the rising edge aligns with the								
7	FPINP	When this		arity ut frame pulse FPi has frame pulse FPi has the								
6 - 5	CKIN1 - 0	Input Cloc	k (CKi) and Frame	Pulse (FPi) Selection								
			CKIN1 - 0	FPi Active Period	CKi							
			00	61 ns	16.384 MHz							
			01	122 ns	8.192 MHz	1						
			10	244 ns	4.096 MHz							
			11	Reser	ved							
				4M1 pins, as described e input clock mode.	in "Pin Description" or	າ page 9,						
4	VAREN	Variable Delay Mode Enable When this bit is low, the variable delay mode is disabled on a device-wide basis. When this bit is high, the variable delay mode is enabled on a device-wide basis.										
3	MBPE	Memory Block Programming Enable When this bit is high, the connection memory block programming mode is enabled to program the connection memory. When it is low, the memory block programming mode is disabled.										


Table 4 - Control Register (CR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	FPIN POS	CKINP	FPINP	CKIN 1	CKIN 0	VAR EN	MBPE	OSB	MS1	MS0
Bit	N	ame				<u> </u>		De	scripti	on					
2	C	)SB	This b	ut Stan bit enab serial o	les the	STio0	- 1 seria	al outpu	ts. The	follow	ing tab	le desci	ribes th	ne HiZ	contr
			Ī	RESET Pin		TSW SRR)	ODE Pin	OSB Bit	S	Tio0 - 1	5				
				0	Х		Х	Х	HiZ						
				1	•	1	Х	X X HiZ		HiZ					
				1	(	)	0	Х		HiZ					
				1	(	)	1	0		HiZ					
				1	(	)	1	1	(Cont	Active rolled b	y CM)				
			Note:	Unuse	d outp	ut strea	ams are	tristate	d (STio	= HiZ	). Refe	r to SO	CR0 -	15 (bit	2 - 0
1 - 0	MS	S1 - 0	These	ory Sele two bi r acces	ts are	used to	o select	connec	tion me	emory I	ow, co	nnectio	n high	or dat	a mei
					MS1 -	0			Memo	ry Sele	ction				
					00			Connec	tion Me	mory Lo	w Rea	d/Write		1	
					01				R	eserved	t			1	
					10				Data M	1emory	Read			1	
	1		1		11		1		R					4	

Table 4 - Control Register (CR) Bits (continued)

External Reset Va			dress: (	001 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIO_ PD_EN	0	BDL	0	0	BPD 2	BPD 1	BPD 0	MBPS
	ı		ı												
Bit	ı	Name							Descr	iption					
15 - 9	U	nused	F	Reserved. In normal functional mode, these bits MUST be set to zero.											
8	ST	IO_PD EN	_   v	STio Pull-down Enable When this bit is low, the pull-down resistors on all STio pads will be disabled. When this bit is high, the pull-down resistors on all STio pads will be enabled.											
7	U	nused	F	Reserv	<b>ed.</b> In	norma	al functio	nal mo	de, thes	e bits I	MUST b	e set t	o zero		
6		BDL	E	Bi-dire	ctiona	I Con	trol								
							BDL	5	Tio0 - 1	5 Opera	ation				
							0	,	normal STi0-15 STio0-15	are inp	uts				
							1	ST	-directior i0-15 tied o0-15 ar	d low int	ernally				
5 - 4	U	nused	F	Reserv	<b>ed.</b> In	norma	al functio	nal mo	de, thes	e bits I	MUST b	e set t	to zero	-	
3 - 1	Bi	PD2 - (	n F tl	These the nemory Registerne bits to the high the high the hits to the hits hits hits the hits hits hits hits hits hits hits hits	oits ref / block r is se BPD2	er to	gramming gh and t re loaded	g featui he MBI d into bi	re is ac PS bit in	tivated. this re	. After i	the Mi s set t	3PE bi	it in th , the c	enever the ne Control ontents of Bits 15 - 3
0	1	MBPS	A N C fi is V fr	Memory Block Programming Start: A zero to one transition of this bit starts the memory block programming function. The MBPS and BPD2 - 0 bits in this register must be defined in the same write operation. Once the MBPE bit in the Control Register is set to high, the device requires two frames to complete the block programming. After the programming function has finshed, the MBPS bit returns to low, indicating the operation is completed. When MBPS is high, MBPS or MBPE can be set to low to abort the programming operation.  Whenever the microprocessor writes a one to the MBPS bit, the block programming function is started. As long as this bit is high, the user must maintain the same logical value to the other bits in this register to avoid any change in the device setting.											

Table 5 - Internal Mode Selection Register (IMS) Bits




Bit	Name	Description
15 - 2	Unused	Reserved In normal functional mode, these bits MUST be set to zero.
1	SRSTSW	Software Reset Bit for Switch When this bit is low, switching blocks are in normal operation. When this bit is high, switching blocks are in software reset state. Refer to Table 12, "Address Map for Registers (A13 = 0)" on page 32 for details regarding which registers are affected.
0	Unused	Reserved In normal functional mode, these bits MUST be set to zero.

Table 6 - Software Reset Register (SRR) Bits

	ad/Write : 0000 <sub>H</sub>		ss: 0008	Н											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	DR3	DR2	DR1	DR0

Bit	Name	Description									
15 - 4	Unused	Reserved In normal functional mode, these bits MUST be set to zero.									
3 - 0	DR3 - 0	Input/Output Data Rate Sel and output streams	ection Bits: These bits set the data ra	ate for both inpu							
		DR3 - 0	STio0 - 15 Operation								
		0000	Reserved								
		0001	2.048 Mbps								
		0010	4.096 Mbps								
		0011	8.192 Mbps								
		0011 0100	8.192 Mbps 16.384 Mbps								

Table 7 - Data Rate Selection Register



Bit	Name	Description
15 - 1	Unused	Reserved In normal functional mode, these bits are zero.
0	PERR	Program Error (Read Only)  This bit is set high when the total number of input/output channels is programmed to be more than the maximum capacity of 1024, in which case the input/output channels beyond the maximum capacity should be disabled. This bit will be cleared automatically after the total number of active streams/channels is correctly programmed to be 1024 channels or below.

Table 8 - Internal Flag Register (IFR) Bits - Read Only

	nal Re t Value		te Add	ress: 0	100 <sub>H</sub> -	010F <sub>H</sub>	Н								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIN[n] BD2	STIN[n] BD1	STIN[n] BD0	STIN[n] SMP1	STIN[n] SMP0	0	0	0	STIN[n] EN
Bit	t	T	N	lame	)					D	escripti	on			

Bit	Name	Description										
15 - 9	Unused	Reserved In normal functional	Reserved In normal functional mode, these bits <b>MUST</b> be set to zero.									
8 - 6	STIN[n]BD2 - 0	Input Stream[n] Bit Delay Bits.  The binary value of these bits refers to the number of bits that the input stream will be delayed relative to FPi. The maximum value is 7. Zero means no delay.										
5 - 4	STIN[n]SMP1 - 0	Input Data Sampling Point Selection Bits										
		STIN[n]SMP1-0	Sampling Point (2.048 Mbps, 4.096 Mbps, 8.192 Mbps streams)	Sampling Point 16.384 Mbps streams)								
		00	3/4 point	1/2 point								
		01	1/4 point									
		10	2/4 point	4/4 point								
		11	4/4 point									
3 - 1	Unused	Reserved In normal functional	mode, these bits <b>MUST</b> be s	set to zero.								

Table 9 - Stream Input Control Register 0 - 15 (SICR0 - 15) Bits

15	14	e: 0000 13	••	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	STIN[n] BD2	STIN[n] BD1	STIN[n] BD0	STIN[n] SMP1	STIN[n] SMP0	0	0	0	STIN[n] EN		
Bit			N	lame	)		Description										
0			STIN[n]EN				Input Stream Enable Bit When this bit is high the input stream is enabled. When this bit is low the input stream is ignored										

Table 9 - Stream Input Control Register 0 - 15 (SICR0 - 15) Bits (continued)

15 1	1 13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0 0	0	0	0	0	0	STO[n] FA1	STO[n] FA0	STO[n] AD2	STO[n] AD1	STO[n] AD0	0	0	0	STO[n] EN		
Bit		Nar	ne		Description											
15 - 9		Unu	sed	Reserved In normal functional mode, these bits MUST be set to zero.												
8 - 7	S	ΓO[n]F	-A1 - 0	(	Output Stream[n] Fractional Advancement Bits											
					Advancement STO[n]FA1-0 (2.048 Mbps, 4.096 Mbps, 8.192 Mbps streams)							Advancement (16.384 Mbps streams				
					0	0			0		0					
					01 1/4 bit						2/4					
					1	0			2/4 bit		Reserved					
					1	1		3/4 bit								
6 - 4	ST	O[n]A	AD2 - 0	T is	Output Stream[n] Bit Advancement Selection Bits  The binary value of these bits refers to the number of bits that the output streat is to be advanced relative to FPi. The maximum value is 7. Zero means advancement.											
3 - 1		Unu	sed		Reserve n norma	<b>d</b> I function	al mode	e, these	bits M	UST be	set to	zero.				
0		STO[ı	n]EN	Output Stream Enable Bit When this bit is high the output stream is enabled. When this output stream is set to high impedance									this bi	t is low		

Table 10 - Stream Output Control Register 0 - 15 (SOCR0 - 15) Bits

#### 14.0 Memory

#### **Memory Address Mappings** 14.1

When A13 is high, the data or connection memory can be accessed by the microprocessor port. Bit 1 - 0 in the Control Register determine the access to the data or connection memory (CM L or CM H).

MSB (Note 1)	Stream Address (St0 - 15)							Channel Address (Ch0 - 255)									
A13	A12	12 A11 A10 A9 A8 Stream [n] A		Α7	7 A6 A5 A4 A3		A2	<b>A</b> 1	A0	Channel [n]							
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 1	0 0 0 0 1 1 1 1 1 0	0 0 1 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0	0 1 0 1 0 1 0 0 1 0 0 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 0 1 1 0	Stream 0 Stream 1 Stream 2 Stream 3 Stream 4 Stream 5 Stream 6 Stream 7 Stream 8	0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 1 1 1 	0 0 1 1 0 0	0 0 1 1 0 0	0 0 1 1 0 0	0 0 1 1 0 0	0 1  0 1 0 1  0 1 	Ch 0 Ch 1		

- Notes:
  1. A13 must be high for access to data and connection memory positions. A13 must be low to access internal registers.
  2. Channels 0 to 31 are used when serial stream is at 2.048 Mbps.
  3. Channels 0 to 63 are used when serial stream is at 4.096 Mbps.
  4. Channels 0 to 127 are used when serial stream is at 8.192 Mbps.
  5. Channels 0 to 255 are used when serial stream is at 16.384 Mbps.

Table 11 - Address Map for Memory Locations (A13 = 1)

#### 14.2 Connection Memory Low (CM\_L) Bit Assignment

When the CMM bit (bit 0) in the connection memory low is zero, the per-channel transmission is set to the normal channel-switching. The connection memory low bit assignment for the channel transmission mode is shown in Table 12 on page 35.




Table 12 - Connection Memory Low (CM\_L) Bit Assignment when CMM = 0

When CMM is one, the device is programmed to perform one of the special per-channel transmission modes. Bits PCC0 and PCC1 from connection memory are used to select the per-channel tristate or message mode as shown in Table 13 on page 36.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0															
0	0	0	0	0	MSG 7	MSG 6	MSG 5	MSG 4	MSG 3	MSG 2	MSG 1	MSG 0	PCC 1	PCC 0	CMM =1															
Bit	N	lam	е		Description																									
15 - 11	U	nuse	ed	Reserved In normal functional mode, these bits MUST be set to zero.																										
10 - 3	MS	SG7	- 0		Message Data Bits 8-bit data for the message mode. Not used in the per-channel tristate.																									
2 - 1	PC	CC1	- 0	ı			ontrol control	Bits the co	rrespo	nding e	entry's	value	on the	STio s	tream.															
							PC C1	PC C0	С	hannel	Output	Mode																		
																									0 0 Per Channel Tristate		istate			
																0 1 Message Mode					ode									
							1	0		Re	eserved																			
							1	1		Re	eserved																			
0	CN	/М :	= 1	If th	nis is h	igh, th	e conn	Mode ection ristate	memo	-				ntrol m	ode															

Table 13 - Connection Memory Low (CM\_L) Bit Assignment when CMM = 1

#### 15.0 DC Parameters

#### **Absolute Maximum Ratings\***

	Parameter	Symbol	Min.	Max.	Units
1	I/O Supply Voltage	V <sub>DD_IO</sub>	-0.5	5.0	V
2	Core Supply Voltage	V <sub>DD_CORE</sub>	-0.5	2.5	V
3	Input Voltage	V <sub>I_3V</sub>	-0.5	V <sub>DD</sub> + 0.5	V
4	Input Voltage (5 V-tolerant inputs)	V <sub>I_5V</sub>	-0.5	7.0	V
5	Continuous Current at Digital Outputs	Io		15	mA
6	Package Power Dissipation	$P_{D}$		1.5	W
7	Storage Temperature	T <sub>S</sub>	- 55	+125	°C

<sup>\*</sup> Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

## $\textbf{Recommended Operating Conditions -} \ \textit{Voltages are with respect to ground (V}_{SS}) \ \textit{unless otherwise stated}.$

	Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units
1	Operating Temperature	T <sub>OP</sub>	-40	25	+85	°C
2	Positive Supply	$V_{DD\_IO}$	3.0	3.3	3.6	V
3	Positive Supply	V <sub>DD_CORE</sub>	1.71	1.8	1.89	V
4	Input Voltage	V <sub>I</sub>	0	3.3	$V_{DD\_IO}$	V
5	Input Voltage on 5 V-Tolerant Inputs	V <sub>I_5V</sub>	0	5.0	5.5	V

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

## $\textbf{DC Electrical Characteristics}^{\dagger} \textbf{ -} \textbf{ Voltages are with respect to ground (V}_{SS}) \textbf{ unless otherwise stated}.$

	Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Test Conditions
1	Supply Current - V <sub>DD_CORE</sub>	I <sub>DD_CORE</sub>			75	mA	
2	Supply Current - V <sub>DD_IO</sub>	I <sub>DD_IO</sub>			40	mA	C <sub>L</sub> =30pF
3	Input High Voltage	V <sub>IH</sub>	2.0			V	
4	Input Low Voltage	V <sub>IL</sub>			0.8	V	
5	Input Leakage (input pins) Input Leakage (bi-directional pins)	I <sub>IL</sub> I <sub>BL</sub>			5 5	μ <b>Α</b> μ <b>Α</b>	0≤ <v<sub>IN≤V<sub>DD_IO</sub> See Note 1</v<sub>
6	Weak Pullup Current	I <sub>PU</sub>		-33		μΑ	Input at 0 V
7	Weak Pulldown Current	I <sub>PD</sub>		33		μА	Input at V <sub>DD_IO</sub>
8	Input Pin Capacitance	C <sub>I</sub>		3		pF	
9	Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = 8 mA
10	Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 8 mA
11	Output High Impedance Leakage	I <sub>OZ</sub>			5	μΑ	0 < V < V <sub>DD</sub>
12	Output Pin Capacitance	Co		5	10	pF	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C, VDD\_CORE at 1.8 V and VDD\_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

<sup>\*</sup> Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage  $(V_{IN})$ .

## 16.0 AC Parameters

## AC Electrical Characteristics<sup>†</sup> - Timing Parameter Measurement Voltage Levels

	Characteristics	Sym.	Level	Units	Conditions
1	CMOS Threshold	V <sub>CT</sub>	0.5 V <sub>DD_IO</sub>	V	
2	Rise/Fall Threshold Voltage High	$V_{HM}$	0.7 V <sub>DD_IO</sub>	V	
3	Rise/Fall Threshold Voltage Low	$V_{LM}$	0.3 V <sub>DD_IO</sub>	V	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 14 - Timing Parameter Measurement Voltage Levels

#### AC Electrical Characteristics<sup>†</sup> - Motorola Non-Multiplexed Bus Mode - Read Access

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions <sup>2</sup>
1	CS de-asserted time	t <sub>CSD</sub>	15			ns	
2	DS de-asserted time	t <sub>DSD</sub>	15			ns	
3	CS setup to DS falling	t <sub>CSS</sub>	0			ns	
4	R/W setup to DS falling	t <sub>RWS</sub>	10			ns	
5	Address setup to DS falling	t <sub>AS</sub>	5			ns	
6	CS hold after DS rising	t <sub>CSH</sub>	0			ns	
7	R/W hold after DS rising	t <sub>RWH</sub>	0			ns	
8	Address hold after DS rising	t <sub>AH</sub>	0			ns	
9	Data setup to DTA Low	t <sub>DS</sub>	8			ns	C <sub>L</sub> = 50 pF
10	Data Active to High Impedance	t <sub>DHZ</sub>			8	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 K (Note 1)
11	Acknowledgement delay time. From DS low to DTA low: Registers Memory	t <sub>AKD</sub>			75 185	ns ns	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF
12	Acknowledgement hold time. From DS high to DTA high	t <sub>AKH</sub>	4		12	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 K (Note 1)
13	DTA drive high to HiZ	t <sub>AKZ</sub>			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with  $R_L$ , with timing corrected to cancel time taken to discharge  $C_L$ .

Note 2: A delay of 500 μs to 2 ms (see Section 10.2 on page 25) must be applied before the first microprocessor access is performed after the RESET pin is set high.

<sup>‡</sup> Typical figures are at 25°C, VDD\_CORE at 1.8 V and VDD\_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 15 - Motorola Non-Multiplexed Bus Timing - Read Access

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

## AC Electrical Characteristics<sup>†</sup> - Motorola Non-Multiplexed Bus Mode - Write Access

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions <sup>2</sup>
1	CS de-asserted time	t <sub>CSD</sub>	15			ns	
2	DS de-asserted time	t <sub>DSD</sub>	15			ns	
3	CS setup to DS falling	t <sub>CSS</sub>	0			ns	
4	R/W setup to DS falling	t <sub>RWS</sub>	10			ns	
5	Address setup to DS falling	t <sub>AS</sub>	5			ns	
6	Data setup to DS falling	t <sub>DS</sub>	0			ns	C <sub>L</sub> = 50 pF
7	CS hold after DS rising	t <sub>CSH</sub>	0			ns	
8	R/W hold after DS rising	t <sub>RWH</sub>	0			ns	
9	Address hold after DS rising	t <sub>AH</sub>	0			ns	
10	Data hold from DS rising	t <sub>DH</sub>	5			ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 K (Note 1)
11	Acknowledgement delay time. From DS low to DTA low: Registers Memory	t <sub>AKD</sub>			55 150	ns ns	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF
12	Acknowledgement hold time. From DS high to DTA high	t <sub>AKH</sub>	4		12	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 K (Note 1)
13	DTA drive high to HiZ	t <sub>AKZ</sub>			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with  $R_L$ , with timing corrected to cancel time taken to discharge C<sub>L</sub>.

A delay of 500 µs to 2 ms (see Section 10.2 on page 25) must be applied before the first microprocessor access is Note 2: performed after the RESET pin is set high.

<sup>‡</sup> Typical figures are at 25°C, VDD\_CORE at 1.8 V and VDD\_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 16 - Motorola Non-Multiplexed Bus Timing - Write Access

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

#### AC Electrical Characteristics<sup>†</sup> - Intel Non-Multiplexed Bus Mode - Read Access

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions <sup>2</sup>
1	CS de-asserted time	t <sub>CSD</sub>	15			ns	
2	RD setup to CS falling	t <sub>RS</sub>	10			ns	
3	WR setup to CS falling	t <sub>WS</sub>	10			ns	
4	Address setup to CS falling	t <sub>AS</sub>	5			ns	
5	RD hold after CS rising	t <sub>RH</sub>	0			ns	
6	WR hold after CS rising	t <sub>WH</sub>	0			ns	
7	Address hold after CS rising	t <sub>AH</sub>	0			ns	
8	Data setup to RDY high	t <sub>DS</sub>	8			ns	C <sub>L</sub> = 50 pF
9	Data Active to High Impedance	t <sub>CSZ</sub>	7			ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 K (Note 1)
10	Acknowledgement delay time. From CS low to RDY high: Registers Memory	t <sub>AKD</sub>			175 185	ns ns	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF
11	Acknowledgement hold time. From CS high to RDY low	t <sub>AKH</sub>	4		12	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 K (Note 1)
12	RDY drive low to HiZ	t <sub>AKZ</sub>			8	ns	

High impedance is measured by pulling to the appropriate rail with  $R_L$ , with timing corrected to cancel time taken to discharge  $C_L$ . A delay of 500  $\mu$ s to 2 ms (see Section 10.2 on page 25) must be applied before the first microprocessor access is Note 1:

Note 2: performed after the RESET pin is set high.

<sup>‡</sup> Typical figures are at 25°C, VDD\_CORE at 1.8 V and VDD\_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 17 - Intel Non-Multiplexed Bus Timing - Read Access

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

#### AC Electrical Characteristics<sup>†</sup> - Intel Non-Multiplexed Bus Mode - Write Access

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions <sup>2</sup>
1	CS de-asserted time	t <sub>CSD</sub>	15			ns	
2	WR setup to CS falling	t <sub>WS</sub>	10			ns	
3	RD setup to CS falling	t <sub>RS</sub>	10			ns	
4	Address setup to CS falling	t <sub>AS</sub>	5			ns	
5	Data setup to CS falling	t <sub>DS</sub>	0			ns	C <sub>L</sub> = 50 pF
6	WR hold after CS rising	t <sub>WH</sub>	0			ns	
7	RD hold after CS rising	t <sub>RH</sub>	0			ns	
8	Address hold after CS rising	t <sub>AH</sub>	10			ns	
9	Data hold after CS rising	t <sub>DH</sub>	5			ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 K (Note 1)
10	Acknowledgement delay time. From CS low to RDY high: Registers Memory	t <sub>AKD</sub>			55 150	ns ns	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF
11	Acknowledgement hold time. From CS high to RDY low	t <sub>AKH</sub>	4		12	ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 K (Note 1)
12	RDY drive low to HiZ	t <sub>AKZ</sub>			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with  $R_L$ , with timing corrected to cancel time taken to discharge  $C_L$ .

Note 2: A delay of  $500~\mu s$  to 2 ms (Section 10.2 on page 25) must be applied before the first microprocessor access is performed after the RESET pin is set high.

<sup>‡</sup> Typical figures are at 25°C, VDD\_CORE at 1.8 V and VDD\_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 18 - Intel Non-Multiplexed Bus Timing - Write Access

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

## AC Electrical Characteristics<sup>†</sup> - JTAG Test Port Timing

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	TCK Clock Period	t <sub>TCKP</sub>	100			ns	
2	TCK Clock Pulse Width High	t <sub>TCKH</sub>	20			ns	
3	TCK Clock Pulse Width Low	t <sub>TCKL</sub>	20			ns	
4	TMS Set-up Time	t <sub>TMSS</sub>	10			ns	
5	TMS Hold Time	t <sub>TMSH</sub>	10			ns	
6	TDi Input Set-up Time	t <sub>TDIS</sub>	20			ns	
7	TDi Input Hold Time	t <sub>TDIH</sub>	60			ns	
8	TDo Output Delay	t <sub>TDOD</sub>			30	ns	C <sub>L</sub> = 30 pF
9	TRST pulse width	t <sub>TRSTW</sub>	200			ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C, VDD\_CORE at 1.8 V and VDD\_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 19 - JTAG Test Port Timing Diagram

## AC Electrical Characteristics<sup>†</sup> - FPi and CKi Timing when CKIN1-0 bits = 00 (16.384 MHz)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t <sub>FPIW</sub>	40	61	115	ns	
2	FPi Input Frame Pulse Setup Time	t <sub>FPIS</sub>	20			ns	
3	FPi Input Frame Pulse Hold Time	t <sub>FPIH</sub>	20			ns	
4	CKi Input Clock Period	t <sub>CKIP</sub>	55	61	67	ns	
5	CKi Input Clock High Time	t <sub>CKIH</sub>	27		34	ns	
6	CKi Input Clock Low Time	t <sub>CKIL</sub>	27		34	ns	
7	CKi Input Clock Rise/Fall Time	t <sub>r</sub> CKi, t <sub>f</sub> CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t <sub>CVC</sub>	0		20	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

#### AC Electrical Characteristics<sup>†</sup> - FPi and CKi Timing when CKIN1-0 bits = 01 (8.192 MHz)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t <sub>FPIW</sub>	90	122	220	ns	
2	FPi Input Frame Pulse Setup Time	t <sub>FPIS</sub>	45			ns	
3	FPi Input Frame Pulse Hold Time	t <sub>FPIH</sub>	45			ns	
4	CKi Input Clock Period	t <sub>CKIP</sub>	110	122	135	ns	
5	CKi Input Clock High Time	t <sub>CKIH</sub>	55		69	ns	
6	CKi Input Clock Low Time	t <sub>CKIL</sub>	55		69	ns	
7	CKi Input Clock Rise/Fall Time	t <sub>r</sub> CKi, t <sub>f</sub> CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t <sub>CVC</sub>	0		20	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C, VDD\_CORE at 1.8 V and VDD\_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

<sup>‡</sup> Typical figures are at 25°C, VDD\_CORE at 1.8 V and VDD\_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

#### AC Electrical Characteristics<sup>†</sup>- FPi and CKi Timing when CKIN1-0 bits = 10 (4.096 MHz)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t <sub>FPIW</sub>	90	244	420	ns	
2	FPi Input Frame Pulse Setup Time	t <sub>FPIS</sub>	110			ns	
3	FPi Input Frame Pulse Hold Time	t <sub>FPIH</sub>	110			ns	
4	CKi Input Clock Period	t <sub>CKIP</sub>	220	244	270	ns	
5	CKi Input Clock High Time	t <sub>CKIH</sub>	110		135	ns	
6	CKi Input Clock Low Time	t <sub>CKIL</sub>	110		135	ns	
7	CKi Input Clock Rise/Fall Time	t <sub>r</sub> CKi, t <sub>f</sub> CKi			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t <sub>CVC</sub>	0		20	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C, VDD\_CORE at 1.8 V and VDD\_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 20 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS)




Figure 21 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)

## AC Electrical Characteristics<sup>†</sup> - ST-BUS/GCI-Bus Input Timing

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	STi Setup Time 2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t <sub>SIS2</sub> t <sub>SIS4</sub> t <sub>SIS8</sub> t <sub>SIS16</sub>	5 5 5 5			ns ns ns	
2	STi Hold Time 2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t <sub>SIH2</sub> t <sub>SIH4</sub> t <sub>SIH8</sub> t <sub>SIH16</sub>	8 8 8			ns ns ns	
3	STio Delay - Active to Active  @2.048 Mbps @4.096 Mbps @8.192 Mbps @16.384 Mbps	t <sub>SOD2</sub> t <sub>SOD4</sub> t <sub>SOD8</sub> t <sub>SOD16</sub>	-6 -6 -6 -6		0 0 0 0	ns ns ns ns	C <sub>L</sub> = 30 pF
4	STio Delay - Active to High-Z STio Delay - High-Z to Active 2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t <sub>DZ</sub> t <sub>ZD</sub>	-8 -8 -8		0 0 0 0	ns ns ns ns	$R_L = 1 \text{ k},$ $C_L = 30 \text{ pF},$ See Note 1.
5	Output Drive Enable (ODE) Delay - High-Z to Active	t <sub>ZD_OD</sub>			260	ns	
6	Output Drive Enable (ODE) Delay - Active to High-Z	t <sub>DZ_OD</sub>			260	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

Note 1: High impedance is measured by pulling to the appropriate rail with  $R_L$ , with timing corrected to cancel the time taken to discharge  $C_L$ .

<sup>‡</sup> Typical figures are at 25°C, VDD\_CORE at 1.8 V and VDD\_IO at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 22 - ST-BUS Input and Output Timing Diagram when Operated at 2, 4, 8 and 16 Mbps






Figure 23 - GCI-Bus Input and Output Timing Diagram when Operated at 2, 4, 8 and 16 Mbps


#### TOP VIEW

#### BOTTOM VIEW





DIMENSION	MIN	MAX
Α	1.42	1.80
A1	0.30	0.50
A2	0.85	REF
D	16.80	17.20
D1	14.80	15.20
E	16.80	17.20
E1	14.80	15.20
b	0.40	0.60
е	1.	00
N		56
Conform	s to JEDEC	MS-034



#### NOTES: -


- 1. Controlling dimensions are in MM.
- 2. Seating plane is defined by the spherical crown of the solder balls.
- 3. Not to scale.
- 4. N is the number of solder balls
- 5. Substrate thickness is 0.36 MM.

© Zarlink Semiconductor 2003 All rights reserved.						
ISSUE	1					
ACN	214440					
DATE	26June03					
APPRD.						



	rackage code ( )
Previous package codes	Package Outline for 256ball BGA 17x17x1.61mm
	GPD00842

Packago Codo



	Control D	imensions		Altern Di	maneione	
Symbol	in milli			Altern. Dimensions		
ayınıbor				in inches		
	MIN	MAX		MIN	MAX	
Α	_	1.60		_	0.063	
A1	0.05	0.15		0.002	0.006	
A2	2 1.35 1.45			0.053	0.057	
D	30.00	BSC		1.181 BSC		
D1	28.00	BSC		1.102 BSC		
E	E 30.00 BSC			1.181 BSC		
E1	28.00	BSC		1.102 BSC		
L	0.45 0.75			0.018	0.029	
е	0.40	BSC		0.016 BSC		
b	٥.13	0.23		0.005	0.009	
С	0.09	0.20		0.003	0.008	
Pin features						
N 256						
ND	64					
NE	64					
NOTE	SQUARE					

Conforms to JEDEC MS-026 BJC Iss. D

#### Notes:

- 1. Pin 1 indicator may be a corner chamfer, dot or both, located within a zone of dimension  $E1/4 \times D1/4$  from the index corner
- 2. All dimensioning and tolerancing conform to ANSI Y14.5—1982.
- 3. Dimensions D1 and E1 do not include mold protrusion allowable mold protrusion is 0.254 mm on D1 and E1 dimensions.
- 4. "N" is the total number of terminals
- 5. Package top dimensions are smaller than bottom dimensions and top of package will not overhang bottom of package
- 6. Dimension b does not include Dambar protrusion.
- 7. Controlling Dimensions are in Millimeter
- 8. At is defined as the distance from the seating plane to the lowest point of the package body

© Zarlink S	Semiconductor 2	003 All rights re	eserved.				Package Code Q C
ISSUE	1	2	3	4		Previous package codes	Package Outline for 256 lead
ACN	214172	214382			ZARLINK SEMICONDUCTOR		LQFP (28 x 28 x 1.4mm) 2.0mm Footprint
DATE	27Mar03	12June03					
APPRD.							GPD0083/



# For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sub>2</sub>C components conveys a licence under the Philips I<sub>2</sub>C Patent rights to use these components in and I<sub>2</sub>C System, provided that the system conforms to the I<sub>2</sub>C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo and the Legerity logo and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Zarlink Semiconductor Inc.

TECHNICAL DOCUMENTATION - NOT FOR RESALE

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip: ZL50017QCG1