

OC-192/STM-64 SONET/SDH/10GbE Network Interface Synchronizer

Data Sheet

July 2009

Features

- Synchronizes to standard telecom or Ethernet backplane clocks and provides jitter filtered output clocks for SONET/SDH, PDH and Ethernet network interface cards
- Supports the requirements of ITU-T G.8262 for synchronous Ethernet Equipment slave Clocks (EEC option 1 and 2)
- Synchronizes to telecom reference clocks (2 kHz, N*8 kHz up to 77.76 MHz, 155.52 MHz) or to Ethernet reference clocks (25 MHz, 50 MHz, 62.5 MHz, 125 MHz)
- Supports automatic hitless reference switching and short term holdover during loss of reference inputs
- Generates standard SONET/SDH clock rates (e.g. 19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz, 622.08 MHz) or Ethernet clock rates (e.g. 25 MHz, 50 MHz, 125 MHz, 156.25 MHz, 312.5 MHz) for synchronizing Ethernet PHYs
- Programmable synthesizer generates clock frequencies with any multiple of 8 kHz up to 100 MHz
- Selectable loop bandwidth of 14 Hz, 28 Hz, 890 Hz, or 0.1 Hz

Ordering Information

ZL30132GGG 64 Pin CABGA Trays ZL30132GGG2 64 Pin CABGA* Trays

*Pb Free Tin/Silver/Copper

-40°C to +85°C

- Generates several styles of output frame pulses with selectable pulse width, polarity, and frequency
- Configurable input to output delay and output to output phase alignment
- Configurable through a serial interface (SPI or I²C)
- DPLL can be configured to provide synchronous or asynchronous clock outputs
- Supports IEEE 1149.1 JTAG Boundary Scan

Applications

- ITU-T G.8262 Line Cards which support 1GbE and 10GbE interfaces
- SONET line cards up to OC-192
- SDH line cards up to STM-64




Figure 1 - Simplified Functional Block Diagram

ZL30132

Table of Contents

1.0 Pin Diagram	11
2.0 High Level Overview	12
2.1 DPLL Features	13
2.2 DPLL Mode Control	14
2.2.1 DPLL Mode Of Operation	15
2.3 Loop Bandwidth	
2.4 Hitless Reference Switching	15
2.5 Free-run Frequency Offset	15
2.6 Reference and Sync Inputs	
2.7 Reference Input Selection	
2.8 Reference Monitoring	
2.9 Sync Monitoring	
2.10 Reference Monitoring for Custom Configurations	
2.11 Output Clocks and Frame Pulses	
2.11.1 Output Clock and Frame Pulse Squelching	
2.11.2 Disabling Output Clocks and Frame Pulses	
2.11.3 Disabling Output Synthesizers	
2.12 Configurable Input-to-Output and Output-to-Output Delays	
2.13 Master Clock Interface	
2.14 Clock Oscillator	
2.15 Power Up/Down Sequence	
2.16 Power Supply Filtering	
2.17 Reset Circuit	
2.18 APLL Filter Components and Recommended Layout	
2.19 Serial Interface	
2.19.1 Serial Peripheral Interface	
2.19.2 SPI Functional Waveforms	
2.19.3 I2C Interface.	
3.0 Software Configuration	
3.1 Interrupts	
3.2 Extended Page Registers	
3.3 Multi-byte Register Values	
4.0 Detailed Register Map	
5.0 AC and DC Electrical Characteristics	74
6.0 Thermal Characteristics	88

ZL30132

List of Figures

Figure 1 - Simplified Functional Block Diagram	1
Figure 2 - Typical Application of the ZL30132	. 12
Figure 3 - Automatic Mode State Machine	. 14
Figure 4 - Reference and Sync Inputs	
Figure 5 - Output Frame Pulse Alignment	. 17
Figure 6 - Behaviour of the Guard Soak Timer during CFM or SCM Failures	. 19
Figure 7 - Reference Monitoring Block Diagram	
Figure 8 - Sync Monitoring	
Figure 9 - Defining SCM Limits for Custom Configurations	. 21
Figure 10 - Custom CFM Configuration for 50 MHz	
Figure 11 - Output Clock Configuration	
Figure 12 - Phase Delay Adjustments	
Figure 13 - Clock Oscillator Circuit	
Figure 14 - Typical Power-Up Reset Circuit	
Figure 15 - APLL Filter Component Values	
Figure 16 - Recommended APLL Filter Layout	
Figure 17 - Serial Interface Configuration	
Figure 18 - LSB First Mode - One Byte Transfer	
Figure 19 - MSB First Mode - One Byte Transfer	
Figure 20 - Example of a Burst Mode Operation	
Figure 21 - I2C Data Write Protocol	
Figure 22 - I2C Data Write Protocol	
Figure 23 - ZL30132 I2C 7-bit Slave Address	
Figure 24 - I2C Data Write Burst Mode	
Figure 25 - I2C Data Read Burst Mode	
Figure 26 - Memory Map Organization	
Figure 27 - Accessing Multi-byte Register Values	
Figure 28 - Sync Input Timing	
Figure 29 - Input To Output Timing	
Figure 30 - Output Duty Cycle	
Figure 31 - Output Clock Fall and Rise Times	
Figure 32 - E1 Output Frame Pulse Timing	
Figure 33 - Serial Peripheral Interface Timing - LSB First Mode	
Figure 34 - Serial Peripheral Interface Timing - MSB First Mode	
Figure 35 - I2C Serial Microport Timing	82

ZL30132

List of Tables

Table 1 - DPLL Features	13
Table 2 - DPLL Default Mode Selection	15
Table 3 - Set of Pre-Defined Auto-Detect Clock Frequencies	16
Table 4 - Set of Pre-Defined Auto-Detect Sync Frequencies	17
Table 5 - APLL LVCMOS Output Clock Frequencies	23
Table 6 - APLL Differential Output Clock Frequencies	24
Table 7 - Output Frame Pulse Frequencies	24
Table 8 - Programmable Synthesizer Frame Pulse Widths	25
Table 9 - Register Map	35
Table 10 - Serial Peripheral Interface Timing	81
Table 11 - I2C Serial Microport Timing	82
Table 12 - Thermal Data	88

Change Summary

The following table captures the changes from the May 2008 issue.

Page	Item	Change
88	p_clk maximum clock frequency	Changed max frequency of the P0 and P1 clocks from 77.76 MHz to 100 MHz.
15, 50	hs_en register bit	Changed the name of the hitless switching enable bits in registers 0x1D and 0x2A from hs_en to hs_en to reflect active low status of the bits.
50	Register Address: 0x1D - hs_en register bit	Changed the description of the default value of the hs_en register bit.
15	2.5, "Free-run Frequency Offset"	Added Section 2.5, "Free-run Frequency Offset" and corresponding registers to implement Free-run frequency offset feature.
25, 62	Diff_high register bits	Removed bit 3 from register 0x60. The functionality to force the differential outputs to a logic high does not exist.
50	Register Address: 0x1E - tx_dpll_ctrl_1	Added default values for the reserved bits 3:1 in the register
51	Register Address: 0x1F - tx_dpll_modesel	Added default values for the reserved bits 7:2 in the register
63	Register Address: 0x64 - Extended page registers	Added description for regsiter 0x64
75	DC Electrical Characteristics*	Corrected V _{OH_LVPECL} , V _{OL_LVPECL} , and V _{OD_LVPECL} parameters
33	3.2, "Extended Page Registers"	Added Section 3.2, "Extended Page Registers" to allow access to registers in the extended registers.
13	Table 1 -, "DPLL Features"	Updated Table 1 to include lock times for 0.1 Hz filter.
20	2.10, "Reference Monitoring for Custom Configurations"	Added instructions for SCM and CFM limits when using low frequency customs frequencies
23	2.11, "Output Clocks and Frame Pulses"	Added reference to ZLAN-254
83	Jitter Bandwidth	Changed the jitter bandwidth for 25 MHz output clocks from 12 kHz-20 MHz to 12 kHz -10 MHz

The following table captures the changes from the February 2008 issue to the May 2008 issue.

Page	Item	Change
40	4.0, "Detailed Register Map"	Modified description of reset_ready bit in id_reg register.
23	Table 5 -, "APLL LVCMOS Output Clock Frequencies"	Changed apll_clkn_freq and f_seln to apll_clk_freq and f_sel as ZL30132 has only one diff/cmos output pair.
24	Table 6 -, "APLL Differential Output Clock Frequencies"	Changed f_sel to f_sel_diff in Table 6 and in the corresponding description to differentiate between frequency select bits for CMOS and differential outputs.
60	Address: 0x51	Modified description of bits 4 and 5 in apll_run register.

Pin Description

Pin#	Name	I/O Type	Description	
Input F	Reference	· ·		
B1 A3 B4	ref0 ref1 ref2	Iu	Input References 2:0 (LVCMOS, Schmitt Trigger). These input references are available to the DPLL for synchronizing output clocks. All three input references can lock to any multiple of 8 kHz up to 77.76 MHz including 25 MHz and 50 MHz. Input ref0 and ref1 have additional configurable pre-dividers allowing input frequencies of 62.5 MHz and 125 MHz. These pins are internally pulled up to $V_{\rm dd}$.	
A1 A2 A4	sync0 sync1 sync2	I _u	Frame Pulse Synchronization References 2:0 (LVCMOS, Schmitt Trigger). These are optional frame pulse synchronization inputs associated with input references 0, 1 and 2. These inputs accept frame pulses in a clock format (50% duty cycle) or a basic frame pulse format with minimum pulse width of 5 ns. These pins are internally pulled up to $V_{\rm dd}$.	
Outpu	t Clocks and Fr	ame Puls	es	
A7 B8	diff_p diff_n	0	Differential Output Clock 0 (LVPECL). When in SONET/SDH mode, this output can be configured to provide any one of the available SONET/SDH clocks (6.48 MHz, 19.44 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz, 311.04 MHz, 622.08 MHz). When in Ethernet mode, this output can be configured to provide any of the Ethernet clocks (25 MHz, 50 MHz, 62.5 MHz, 125 MHz, 156.25 MHz, 312.5 MHz). See "Output Clocks and Frame Pulses" on page 23 for more details on clock frequency settings.	
D8	apll_clk	0	APLL Output Clock (LVCMOS). When in SONET/SDH mode, this output can be configured to provide any one of the available SONET/SDH clocks upto 77.76 MHz. When in Ethernet mode, this output can be configured to provide any of the Ethernet clocks upto 125 MHz. See "Output Clocks and Frame Pulses" on page 23. The default frequency for this output is 77.76 MHz	
G8	p_clk	0	Programmable Synthesizer - Output Clock (LVCMOS). This output can be configured to provide any frequency with a multiple of 8 kHz up to 100 MHz in addition to 2 kHz. The default frequency for this output is 2.048 MHz.	
G7	p_fp	0	Programmable Synthesizer - Output Frame Pulse (LVCMOS). This output can be configured to provide virtually any style of output frame pulse. The default frequency for this frame pulse output is 8 kHz.	
Contro	ol	1		
G5	rst_b	I	Reset (LVCMOS, Schmitt Trigger). A logic low at this input resets the device. To ensure proper operation, the device must be reset after power-up. Reset should be asserted for a minimum of 300 ns.	
B2	mode	I _u	DPLL Mode Select (LVCMOS, Schmitt Trigger). During reset, the level on this pin determines the default mode of operation for DPLL (Normal=0 or Freerun=1). After reset, the mode of operation can be controlled directly with this pin, or by accessing the dpll_modesel register (0x1F) through the serial interface. This pin is internally pulled up to Vdd.	
В3	diff_en	l _u	Differential Output Enable (LVCMOS, Schmitt Trigger). When set high, the differential LVPECL output driver is enabled. When set low, the differential driver is tristated reducing power consumption. This pin is internally pulled up to Vdd.	

Pin#	Name	I/O Type	Description	
Status		•		
E1	lock	0	Lock Indicator (LVCMOS). This is the lock indicator pin for DPLL. This output goes high when the DPLL's output is frequency and phase locked to the input reference.	
H1	hold	0	Holdover Indicator (LVCMOS). This pin goes high when the DPLL enters the holdover mode.	
Serial	Interface			
C1	sck_scl	I/B	Clock for Serial Interface (LVCMOS). Serial interface clock. When i2c_en = 0, this pin acts as the sck pin for the serial interface. When i2c_en = 1, this pin acts as the scl pin (bidirectional) for the I^2C interface.	
D2	si_sda	I/B	Serial Interface Input (LVCMOS). Serial interface data pin. When $i2c_en = 0$, this pin acts as the si pin for the serial interface. When $i2c_en = 1$, this pin acts as the sda pin (bidirectional) for the I^2C interface.	
D1	so	0	Serial Interface Output (LVCMOS). Serial interface data output. When i2c_en = 0, this pin acts as the so pin for the serial interface. When i2c_en = 1, this pin is unused and should be left unconnected.	
C2	cs_b_asel0	l _u	Chip Select for SPI/Address Select 0 for I ² C (LVCMOS). When i2c_en = 0, this pin acts as the chip select pin (active low) for the serial interface. When i2c_en = 1, this pin acts as the asel0 pin for the I ² C interface.	
E2	int_b	0	Interrupt Pin (LVCMOS). Indicates a change of device status prompting the processor to read the enabled interrupt service registers (ISR). This pin is an open drain, active low and requires an external pulled-up to Vdd.	
H2	i2c_en	I _u	I²C Interface Enable (LVCMOS). If set high, the I ² C interface is enabled, if set low, the SPI interface is enabled. Internally pull-up to Vdd.	
APLL	Loop Filter	•		
A5	apll_filter	Α	External Analog PLL Loop Filter terminal.	
B5	filter_ref0	Α	Analog PLL External Loop Filter Reference.	
C5	filter_ref1	Α	Analog PLL External Loop Filter Reference.	
JTAG :	and Test			
G4	tdo	0	Test Serial Data Out (Output). JTAG serial data is output on this pin on the falling edge of tck. This pin is held in high impedance state when JTAG scan is not enabled.	
G2	tdi	I _u	Test Serial Data In (Input). JTAG serial test instructions and data are shifted in on this pin. This pin is internally pulled up to Vdd. If this pin is not used then it should be left unconnected.	
G3	trst_b	I _u	Test Reset (LVCMOS). Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low on power-up to ensure that the device is in the normal functional state. This pin is internally pulled up to Vdd. If this pin is not used then it should be connected to GND.	

Pin#	Name	I/O Type	Description
H3	tck	I	Test Clock (LVCMOS): Provides the clock to the JTAG test logic. If this pin is not used then it should be pulled down to GND.
F2	tms	l _u	Test Mode Select (LVCMOS). JTAG signal that controls the state transitions of the TAP controller. This pin is internally pulled up to V_{DD} . If this pin is not used then it should be left unconnected.
Master	Clock		
H4	osci	I	Oscillator Master Clock Input (LVCMOS). This input accepts a 20 MHz reference from a clock oscillator (XO) or crystal XTAL. The stability and accuracy of the clock at this input determines the free-run accuracy and the long term holdover stability of the output clocks.
H5	osco	0	Oscillator Master Clock Output (LVCMOS). This pin must be left unconnected when the osci pin is connected to a clock oscillator.
Miscel	laneous		
F5	IC		Internal Connection. Leave unconnected.
H6	IC		Internal Connection. Connect to ground.
H7 D7	NC		No Connection. Leave unconnected.
Power	and Ground		
C3 C8 E8 F6 F8 G6 H8	V _{DD}	P P P P	Positive Supply Voltage. +3.3V _{DC} nominal.
E6 F3	V _{CORE}	P P	Positive Supply Voltage. +1.8V _{DC} nominal.
B7 C4	AV_DD	P P	Positive Analog Supply Voltage. +3.3V _{DC} nominal.
B6 C7 F1	AV _{CORE}	P P P	Positive Analog Supply Voltage. +1.8V _{DC} nominal.
D3 D4 D5 D6 E3 E4 E5 E7 F4	V _{SS}	0000000000	Ground. 0 Volts.

Pin #	Name	I/O Type	Description
A6 A8 C6 G1	AV _{SS}	0000	Analog Ground. 0 Volts.

- I Input
- I_d Input, Internally pulled down
- Iu Input, Internally pulled up
- O Output
- A Analog
- P Power
- G Ground

1.0 Pin Diagram

TOP VIEW

1	1	2	3	4	5	6	7	8
Α	Sync0	Sync1	ref1	Sync2	apll_filter	AV _{SS}	Odiff_p	AV _{SS}
В	ref0	mode	diff_en	ref2	filter_ref0	AV _{CORE}	\bigcirc AV _{DD}	diff_n
С	sck/ scl	cs_b/ asel0	$\bigvee_{V_{DD}}$	\bigcap_{AV_DD}	filter_ref1	$\bigcap_{AV_{SS}}$	AV _{CORE}	V _{DD}
D	so	si/ sda	$\bigcup_{V_{SS}}$	$\bigvee_{V_{SS}}$	O _{VSS}	$\bigvee_{V_{SS}}$	NC	apll_clk
Е	lock	int_b	$\bigvee_{V_{SS}}$	O _{Vss}	O _{VSS}	V _{CORE}	$\bigvee_{V_{SS}}$	V _{DD}
F	AV _{CORE}	tms	V _{CORE}	O V _{SS}	IC	$\bigvee_{V_{DD}}$	O _{VSS}	V _{DD}
G	O AV _{SS}	tdi	trst_b	tdo	rst_b	$\bigvee_{V_{DD}}$	$\bigcup_{p_{-}fp}$	p_clk
н	hold	i2c_en	tck	osci	osco	IC	NC	O V _{DD}

 \wedge

1 - A1 corner is identified with a dot.

2.0 High Level Overview

The ZL30132 OC-192/STM-64 SONET/SDH/10GbE Network Interface Synchronizer is a highly integrated device that provides timing for network interface cards. The DPLL automatically locks to one of three input references and provides a wide variety of synchronized output clocks for synchronizing SONET/SDH, PDH, and Ethernet line cards.

The ZL30132 uses internal state machines to control the mode of operation and reference selection. Once configured, the device operates automatically and requires very little maintenance. Status is provided through the serial port. An interrupt pin becomes active to indicate a change in device status. Some of the status functions (e.g. lock, holdover) are accessible directly using device pins.

This device is ideally suited for systems with network interface cards that are synchronized to a centralized telecom backplane. The ZL30132 synchronizes to backplane clocks and generates a synchronized and jitter attenuated Ethernet/SONET/SDH clock and a PDH clock. A typical application is shown in Figure 2. In this application, the ZL30132 translates a 19.44 MHz clock from the telecom backplane to an Ethernet or SONET/SDH clock rate for the PHY and filters the jitter to ensure compliance with related clock standards. A programmable synthesizer provides PDH clocks with multiples of 8 kHz for generating PDH interface clocks. The ZL30132 allows easy integration of Ethernet line rates with today's telecom backplanes.




Figure 2 - Typical Application of the ZL30132

2.1 DPLL Features

The ZL30132 provides one Digital Phase-Locked Loop (DPLL) for clock and/or frame pulse synchronization. Table 1 shows a feature summary for the DPLL.

Feature	DPLL
Modes of Operation	Free-run, Normal (locked), Holdover
Loop Bandwidth (BW)	User selectable: 0.1 Hz, 14 Hz, 28 $\rm Hz^1$, or wideband (890 Hz / 56 Hz / 14 Hz)
Lock Time	< 60 s for 0.1 Hz, <10 s for all other BW (PSL = 885 ns/s) < 1 s for all other BW (PSL = 7.5 μs/s, 61 μs/s, or unlimited)
Phase Slope Limiting	User selectable: 885 ns/s, 7.5 us/s, 61 us/s, or unlimited.
Pull-in Range	Fixed: 130 ppm
Reference Inputs	Ref0, Ref1, Ref2
Sync Inputs	Sync0, Sync1, Sync2
Input Ref Frequencies	ref0, ref1: 2 kHz, N * 8 kHz up to 77.76 MHz, including 25 MHz, 50 MHz, in addition to 62.5 MHz, 125 MHz., and 155.52 MHz
	ref2: 2 kHz, N * 8 kHz up to 77.76 MHz including 25 MHz and 50 MHz.
Sync Input Frequencies	166.67 Hz, 400 Hz, 1 kHz, 2 kHz, 8 kHz, 64 kHz.
Input Reference Selection/Switching	Automatic (based on programmable priority and revertiveness), or manual
Hitless Ref Switching	Can be enabled or disabled
External Status Pin Indicators	Lock, Holdover

Table 1 - DPLL Features

^{1.} Limited to 0.1 Hz or 14 Hz for 2 kHz references

^{2.} In the wideband mode, the loop bandwidth depends on the frequency of the reference input. For reference frequencies greater than 8 kHz, the loop bandwidth = 890 Hz. For reference frequencies equal to 8 kHz, the loop bandwidth = 56 Hz. The loop bandwidth is equal to 14 Hz for reference frequencies of 2 kHz.

2.2 DPLL Mode Control

The DPLL supports three modes of operation - free-run, normal, and holdover. The mode of operation can be manually set or controlled by an automatic state machine as shown in Figure 3.




Figure 3 - Automatic Mode State Machine

Free-run

The free-run mode occurs immediately after a reset cycle or when the DPLL has never been synchronized to a reference input. In this mode, the frequency accuracy of the output clocks is equal to the frequency accuracy of the external master oscillator.

Lock Acquisition

The input references are continuously monitored for frequency accuracy and phase regularity. If at least one of the input references is qualified by the reference monitors, then the DPLL will begin lock acquisition on that input. Given a stable reference input, the ZL30132 will enter in the Normal (locked) mode.

Normal (locked)

The usual mode of operation for the DPLL is the normal mode where the DPLL phase locks to a selected qualified reference input and generates output clocks and frame pulses with a frequency accuracy equal to the frequency accuracy of the reference input. While in the normal mode, the DPLL's clock and frame pulse outputs comply with the MTIE and TDEV wander generation specifications as described in Telcordia and ITU-T telecommunication standards.

Holdover

When the DPLL operating in the normal mode loses its reference input, and no other qualified references are available, it will enter the holdover mode and continue to generate output clocks based on historical frequency data collected while the DPLL was synchronized. The transition between normal and holdover modes is controlled by the DPLL so that its initial frequency offset is better than 100 ppb. The frequency drift after this transition period is dependant on the frequency drift of the external master oscillator.

2.2.1 DPLL Mode Of Operation

During reset, the level on the **mode** pin determine the default start-up mode of operation for DPLL. Table 2 shows the settings for this pin. When left unconnected, the default mode of operation will be set to manual free-run mode. The selected value is reflected in the *dpll_modesel* register (0x1F).

After reset, the mode of operation can be controlled by software using the *dpll_modesel* register (0x1F), or it can be controlled using the **mode** pin by setting the *dpll_mode_hsw* bit of the *use_hw_ctrl* register (0x01) to 1.

mode	Function
0	Set the default mode of operation to Manual Normal Mode . In this mode, automatic reference switching is disabled and the selected reference is determined by the dpll_refsel register (0x20). If the selected reference fails, the device automatically enters the holdover mode.
1	Set the default state to Manual Freerun Mode . In this mode, automatic reference switching is disabled and the DPLL stays in the free-run mode.

Table 2 - DPLL Default Mode Selection

2.3 Loop Bandwidth

The loop bandwidth determines the amount of jitter or wander filtering that is provided by the DPLL. The loop bandwidth for the DPLL is programmable using the *bandwidth* field of the *dpll_ctrl_0* register (0x1D).

2.4 Hitless Reference Switching

With hitless reference switching enabled, the phase difference between the originally selected reference and the newly selected reference is absorbed by the DPLL preventing a possible non-compliant phase transient at its output. The *hs_en* bit of the *dpll_ctrl_0* register (0x1D) allows this feature to be enabled or disabled. When disabled, the DPLL will align its output to the new reference at a rate of alignment which is dependant on the phase slope limit set in the *dpll_ph_slopelim* field of the *dpll_ctrl_0* register (0x1D).

2.5 Free-run Frequency Offset

When operating in Free Run mode, the accuracy of the output clocks is equal to that of the oscillator connected to the Master Clock Input (OSCi). The ZL30132 allows the user to offset this frequency by +/-149 ppm by using the 28 bit 2's complement value in the free_run_freq_offset registers (page 1, addresses 0x65, 0x66, 0x67, and 0x68). The offset is programmed in steps according to the following equation.

$$LSB = 2^{-40} * (80MHz/65.536MHz) *10^{9}ppb$$

To enable the free run frequency offset, set the freq_offset_en bit of the dpll_ctrl1 register (page 0, address 0x1E, bit 1).

2.6 Reference and Sync Inputs

There are three reference clock inputs (**ref0** to **ref2**) available to the DPLL. The selected reference input is used to synchronize the output clocks. Reference selection can be controlled using the built-in state machine or set in a manual mode.




Figure 4 - Reference and Sync Inputs

Each of the **ref** inputs accept a single-ended LVCMOS clock with a frequency ranging from 2 kHz to 77.76 MHz. Built-in frequency detection circuitry automatically determines the frequency of the reference if its frequency is within the set of pre-defined frequencies as shown in Table 3. Once detected, the resulting frequency of the reference can be read from the detected ref[0:1] registers (0x10 - 0x11).

2 kHz	16.384 MHz
8 kHz	19.44 MHz
64 kHz	38.88 MHz
1.544 MHz	77.76 MHz
2.048 MHz	
6.48 MHz	
8.192 MHz	

Table 3 - Set of Pre-Defined Auto-Detect Clock Frequencies

Two additional custom reference frequencies (Custom A and Custom B) are also programmable using the $custA_mult[1:0]$ and $custB_mult[1:0]$ registers (0x67, 0x68, 0x71, 0x72). These custom frequencies are programmable as 8 kHz * N up to 77.76 MHz (where N = 1 to 9720), or 2 kHz (when N = 0). The $ref_freq_mode_0$ register (0x65) are used to configure each of the reference inputs as auto-detect, custom A, or custom B.

The first two reference inputs (**ref0** and **ref1**) have programmable pre-dividers which allows them to lock to frequencies higher than 77.76 MHz or to non-standard frequencies. By default the pre-dividers divide by 1, but they can be programmed to divide by 1.5, 2, 2.5, 3, 4, 5, 6, 7, and 8 using the *ref0_div* and *ref1_div* bits of the *predivider_ctrl* register (0x7E). For example, an input frequency of 125 MHz can be divided down by 5 using the pre-dividers to create a 25 MHz input reference. The 25 MHz can then be programmed as a custom input frequency. Similarly, a 62.5 MHz input clock can be divided by 2.5 to create 25 MHz. **Note that division by non-integer values (e.g., 1.5, 2.5) is achieved by using both the rising and falling edges of the input reference. This may cause higher jitter levels at the output clocks when the reference input does not have a 50% duty cycle.**

In addition to the reference inputs, the DPLL has three optional frame pulse synchronization inputs (**sync0** to **sync2**) used to align the output frame pulses. The $sync_n$ input is selected with its corresponding ref_n input, where n = 0, 1, 2. Note that the sync input cannot be used to synchronize the DPLL, it only determines the alignment of the frame pulse outputs. An description of output frame pulse alignment is shown in Figure 5.




Figure 5 - Output Frame Pulse Alignment

Each of the **sync** inputs accept a single-ended LVCMOS frame pulse. Since alignment is determined from the rising edge of the frame pulse, there is no duty cycle restriction on this input, but there is a minimum pulse width requirement of 5 ns. Frequency detection for the sync inputs is automatic for the supported frame pulse frequencies shown in Table 4.

166.67 Hz (48x 125 μs frames)
400 Hz
1 kHz
2 kHz
8 kHz
64 kHz

Table 4 - Set of Pre-Defined Auto-Detect Sync Frequencies

2.7 Reference Input Selection

The DPLL can independently select any of the qualified input references for synchronization. Reference selection can be automatic or manual depending on the *dpll_modesel* register (0x1F). For automatic reference selection, the mode selection register must be set to the "Automatic Normal Mode" setting. For manual reference selection, set the mode selection registers to the "Manual Normal Mode".

In the case of automatic reference selection, the selection criteria is based on reference qualification, input priority, and the revertive setting. Only references that are valid can be selected by the automatic state machine. If there are no valid references available, then the DPLL will automatically enter the holdover mode. Each of the references has an assignable priority using *dpll_ref_pri_ctrl* registers (0x24 to 0x25). Any of the references can be prevented from being selected by setting their priority to "1111".

The revert_en bit of the dpll_ctrl_1 register (0x1E) controls the revertive switching option for the DPLL. With revertive switching enabled, the highest priority reference input with a valid reference is always selected. If a reference with a higher priority becomes valid, then a reference switchover to that reference will be initiated. With non-revertive switching, the active reference will always remain selected while it is valid. If this reference becomes invalid, a reference switchover to a valid reference with the highest priority will be initiated. Note that if two or more references have been assigned the same priority, then priority will be given to the lowest reference number (e.g., if ref1 and ref2 have the same assigned priority, then ref1 will have higher priority over ref2).

The revertive feature can also be applied to individual references using the dpll_ref_rev_ctrl register (0x23).

When the *dpll_modesel* register (0x1F) is set to the "Manual Normal Mode", the active reference is selected using the *dpll_refsel* register (0x20). If the defined reference is not valid, then the DPLL will automatically enter the holdover mode.

2.8 Reference Monitoring

All input references (**ref0** to **ref2**) are monitored for frequency accuracy and phase regularity. New references are qualified before they can be selected as a synchronization source, and qualified references are continuously monitored to ensure that they are suitable for synchronization. The process of qualifying a reference depends on four levels of monitoring.

Single Cycle Monitor (SCM)

The SCM block measures the period of each reference clock cycle to detect phase irregularities or a missing clock edge. In general, if the measured period deviates by more than 50% from the nominal period, then an SCM failure (scm_fail) is declared.

Coarse Frequency Monitor (CFM)

The CFM block monitors the reference frequency over a measurement period of 30 μ s so that it can quickly detect large changes in frequency. A CFM failure (cfm_fail) is triggered when the frequency has changed by more than 3% or approximately 30000 ppm.

Guard Soak Timer (GST)

The SCM and the CFM are used to quickly detect failures of the reference clocks. To prevent intermittent failures from triggering a false reference failure, the SCM and the CFM failure indicators are processed by the Guard Soak Timer. The GST block mimics the operation of an analog integrator by accumulating failure events from the CFM and the SCM blocks and applying a selectable rate of decay when no failures are detected. A GST failure (gst_fail) is triggered when the accumulated failures have reached the upper threshold during the disqualification observation window. When there are no CFM or SCM failures, the accumulator decrements until it reaches its lower threshold during the qualification window.




Figure 6 - Behaviour of the Guard Soak Timer during CFM or SCM Failures

Precise Frequency Monitor (PFM)

The PFM is used to keep track of the frequency of the reference clock. It measures its frequency over a 10 second period and indicates a failure when the measured frequency exceeds the out-of-range (OOR) limits configured in the *oor_ctrl[0:1]* registers (0x16, 0x17). To ensure an accurate frequency measurement, the PFM measurement interval is re-initiated if phase or frequency irregularities are detected by the SCM or CFM. The PFM provides a level of hysteresis between the acceptance range and the rejection range to prevent a failure indication from toggling between valid and invalid for references that are on the edge of the acceptance range.

SCM, CFM, PFM, and GST failures are indicated in the ref_mon_fail[0:1] registers (0x05, 0x06). As shown in Figure 7, the SCM, CFM, PFM, and GST indicators are logically ORed together to form a reference failure indicator. An interrupt is triggered when the failure indicator is triggered. The status of the failure indicators can be read in the ref_fail_isr interrupt service register (0x02). A change in the bit status of this register will cause the interrupt pin (int_b) to go low. It is possible to mask this interrupt with the ref_fail_isr_mask register (0x09) which is represented as "mask_isr_n".

It is possible to mask an individual reference monitor from triggering a reference failure by setting the $ref_mon_fail_mask_[3:0]$ registers (0x0C, 0x0D). These are represented by mask_scm_n, mask_cfm_n, mask_gst_n, and mask_pfm_n in Figure 7. In addition, the CFM and SCM reference monitor indicators can be masked from indicating failures to the GST reference monitor using the gst_mask register (0x1A). These are represented as mask_cfm_gst_n and mask_scm_gst_n.




Figure 7 - Reference Monitoring Block Diagram

2.9 Sync Monitoring

Sync inputs (**sync0 to sync2**) are continuously monitored by the Sync Ratio Monitor (SRM). The SRM ensures that the sync inputs are valid by verifying that there is a correct number of reference cycles within the sync period. The status of this monitor is reported in the *sync_fail* bits of the *detected_sync*[0:1] registers (0x14, 0x15).




Figure 8 - Sync Monitoring

2.10 Reference Monitoring for Custom Configurations

As described in section 2.6, "Reference and Sync Inputs", two additional custom reference input frequencies (Custom A, Custom B) are definable allowing a reference input to accept any multiple of 8 kHz up to 77.76 MHz.

Each of the custom configurations also have definable SCM and CFM limits. The SCM limits are programmable using the *custA_scm_low*, *custA_scm_high_lim*, *custB_scm_low*, *custB_scm_high* registers (0x69, 0x6A, 0x73, 0x74). The SCM low and high limits determine the acceptance window for the clock period as shown in Figure 9. Any clock edge that does not fall into the acceptance window will trigger an SCM failure. High and low limits are programmed as multiples of a 300 MHz cycle (3.33 ns).





Figure 9 - Defining SCM Limits for Custom Configurations

Since the SCM is used to identify a missing clock edge, the acceptance window should be set to approximately +/-50% of the nominal period. Using a smaller window may trigger unwanted SCM failures.

For example, if the Custom A frequency was defined as 50 MHz (using registers 0x67, 0x68), its nominal period is 20 ns. To fail the input reference when its period falls below 10 ns (-50% of the nominal period), the $custA_scm_low$ register is programmed to 0x03 (3 x 1/300 MHz = 10 ns). To fail the input reference if its period exceeds 30 ns (+50% of the nominal period), the $custA_scm_high$ register is programmed with 0x09 (9 x 1/300MHz = 30 ns).

For low speed input references less than 1.8 MHz, the SCM counter does not provide enough range to reliably perform its function. Therefore for custom inputs of less than 1.8 MHz the device should set the scm_low_lim and scm_high_lim to 0 and the CFM should be used as the single cycle monitor.

The CFM quickly determines large changes in frequency by verifying that there are N amount of input reference clock cycles within a programmable sample window. The value of N is programmable in the <code>custA_cfm_cycle</code> and the <code>custB_cfm_cycle</code> registers (0x6F, 0x79). The size of the sample window is defined in terms of high and low limits and are programmed as multiples of 80 MHz cycles. These are defined using the <code>custA_cfm_low_0</code>, <code>custA_cfm_low_1</code>, <code>custA_cfm_high_0</code>, <code>custA_cfm_high_1</code>, <code>custB_cfm_low_0</code>, <code>custB_cfm_low_1</code>, <code>custB_cfm_high_1</code> registers (0x6B-0x6E, 0x75-0x78). A divide-by-4 circuit can be enabled to increase the resolution of the sample window. This is recommended when the input reference frequency exceeds 19.44 MHz. The divide-by-4 is enabled using the custA_div and custB_div registers (0x70, 0x7A). Equations for calculating the high and low limits are shown in Figure 10.



For low speed Custom Input Frequencies (<1.8 MHz) the following equations should be used instead:

where **N** and **D** are dependant on the setting of the custom frequency. Recommended values are shown in the following table:

Input Frequency Range	D (Divider)	N (Number of cycles)
38.88 MHz < freq ≤ 77.76 MHz	4	256
19.44 MHz < freq ≤ 38.88 MHz	4	128
8.192 MHz < freq ≤ 19.44 MHz	1	256
2.048 MHz < freq ≤ 8.192 MHz	1	128
1.8MHz < freq ≤ 2.048 MHz	1	32
2 kHz < freq ≤ 1.8 MHz (Recommended CFM limits = +/- 50%	1	1

Example: Custom configuration A is set for 50 MHz (custA_mult13_8 = 0x18, custA_mult13_8 = 0x6A)

The values for D and N are determined using the table above with respect to a 50 MHz input reference.

$$D = 4 (custA_div = 0x01)$$

$$N = 256$$
 (custA_cfm_cycle = 0xFF)

The CFM low and high values are calculated using the equations above:

cfm_low_limit =
$$\frac{4}{51.5 \text{ MHz}}$$
 x 256 x 80 MHz = $1591_{dec} = 0637_{hex}$ (custA_cfm_low15_8 = 0x06) (custA_cfm_low7_0 = 0x37)

cfm_high_limit =
$$\frac{4}{48.5 \text{ MHz}}$$
 x 256 x 80 MHz = $1689_{dec} = 0699_{hex}$ (custA_cfm_high15_8 = 0x06) (custA_cfm_high7_0 = 0x99)

Figure 10 - Custom CFM Configuration for 50 MHz

2.11 Output Clocks and Frame Pulses

The ZL30132 offers a wide variety of outputs including one low-jitter differential LVPECL clock (**diff**), one APLL LVCMOS (**apII_cIk**) output clock, and one programmable LVCMOS (**p_cIk**) output clock. In addition to the clock outputs, one LVCMOS programmable frame pulse (**p_fp**) is also available.




Figure 11 - Output Clock Configuration

The single ended APLL LVCMOS output clock (**apII_clk**) frequency is programmable using the *apII_clk_freq* register (0x52). Valid frequencies are listed in Table 5. The *eth_en* and the f_sel bits are set using the *apII_run* register (0x51).

apll_clk_freq bit settings	apll_clk Output Frequency		
	SONET/SDH Mode	Ethernet Mode - Low Speed	
	eth_en = 0 f_sel = 0	eth_en = 1 f_sel = 1	
0001	Reserved	125 MHz	
0010	77.76 MHz	62.5 MHz	
0011	38.88 MHz	Reserved	
0100	19.44 MHz	Reserved	
0101	9.72 MHz	50 MHz	
0110	Reserved	25 MHz	
0111	Reserved	12.5 MHz	
1010	51.84 MHz	Reserved	
1011	25.92 MHz	Reserved	
1100	12.96 MHz	Reserved	
1101	6.48 MHz	Reserved	

Table 5 - APLL LVCMOS Output Clock Frequencies

The differential output clock (**diff**) frequency is programmable using the *diff_clk_sel* bit of the *diff_sel* register (0x61). When in SONET/SDH mode (eth_en = 0, f_sel_diff = 0), any of the valid SONET/SDH clock frequencies shown in Table 6 can be selected. When in Ethernet mode (eth_en = 1), the APLL can generate two groups of frequencies - low speed (f_sel_diff = 1) or high speed (f_sel_diff = 0). Valid frequencies are listed in Table 6. The frequency group selector (f_sel_diff) is programmable using the apll_run register (0x51). When low speed ethernet

mode and high speed ethernet modes are enabled at the same time (i.e., $(eth_en = 1, fsel = 1)$ and $f_sel_diff = 0)$, please refer to Application Note ZLAN-254 for details on the appropriate device configuration settings.

diff_clk_sel bit settings	diff Output Frequency		
	SONET/SDH Mode	Ethernet Mode - Low Speed	Ethernet Mode - High Speed
	eth_en = 0 f_sel_diff = 0	eth_en = 1 f_sel_diff = 1	eth_en = 1 f_sel_diff = 0
000	19.44 MHz	Reserved	Reserved
001	38.88 MHz	125 MHz	Reserved
010	77.76 MHz	62.5 MHz	Reserved
011	155.52 MHz	Reserved	156.25 MHz
100	311.04 MHz	Reserved	312.5 MHz
101	622.08 MHz	50 MHz	Reserved
110	6.48 MHz	25 MHz	Reserved
111	51.84 MHz	12.5 MHz	Reserved

Table 6 - APLL Differential Output Clock Frequencies

The frequency of the **p_clk** output is programmable from 2 kHz up to 100 MHz where,

$$f_{p_clk} = N \times 8 \text{ kHz}$$

The value of N is a 16-bit word which is programmable using the p_freq_0 and p_freq_1 registers (0x38, 0x39). For an output frequency of 2 kHz, let N = 0.

The frequency of the frame pulses generated from the programmable synthesizer ($\mathbf{p}_{\mathbf{f}}\mathbf{p}$) is configurable using the p_fp_freq register (0x3E). Valid frequencies are listed in Table 7.

p_fp_freq bit settings	p_fp Frequency
000	166.6667 Hz (48x 125 μs frames)
001	400 Hz
010	1 kHz
011	2 kHz
100	4 kHz
101	8 kHz
110	32 kHz
111	64 kHz

Table 7 - Output Frame Pulse Frequencies

The pulse width of the frame pulse is programmable using the p_fp_type bits of the p_fp_type register (0x3F). Valid pulse widths are shown in Table 8.

p_fp_type bit settings	p_fp Pulse Width	Comment
000	One period of a 4.096 MHz clock	These are pre-defined pulse widths that
001	One period of a 8.192 MHz clock	are usable when p_clk is set to a frequency that is a multiple of the E1
010	One period of a 16.384 MHz clock	rate (2.048 MHz). When p_clk is not an
011	One period of a 32.768 MHz clock	E1 multiple, the p_fp_type must be set to '111'
100	One period of a 65.536 MHz clock	
101	Reserved	
110	Reserved	
111	One period of p_clk	The frame pulse width is equal to one period of the p_clk. This setting must be used when the p_clk is not an E1 multiple.

Table 8 - Programmable Synthesizer Frame Pulse Widths

The style (frame pulse or 50% duty cycle clock), alignment (rising or falling edge of its associated clock), and its polarity (positive or negative) is programmable using the p_fp_type register (0x3F).

2.11.1 Output Clock and Frame Pulse Squelching

A clock squelching feature is available which allows forcing an output clock to a specific logic level. The *apll_clk_run* of the *apll_run_*register (0x51) control the ethernet single ended output (**apll_clk**). The programmable clock output can also be forced to a logic low level using the *p_clk_run* bit of the *p_run* register (0x37).

2.11.2 Disabling Output Clocks and Frame Pulses

Unused outputs can be set to a high impedance state to reduce power consumption. The differential outputs can be disabled using the diff_en bit of the $diff_ctrl$ register (0x60). The ethernet output can be disabled using the $apll_clk_en$ of the $apll_enable$ register (0x50). The programmable clock can be disabled using the p_clk_en bit of the p_enable register (0x36). When not in use, the frame pulse output (p_fp) can be disabled using the p_fp_en bit of the p_enable register (0x36).

2.11.3 Disabling Output Synthesizers

In applications where none of the Ethernet APLL clocks are used, the entire APLL can be disabled to conserve power using the apll_en bit of the apll_enable register (0x50). The programmable synthesizer can also be disabled by using the p_en bit of the p_enable register (0x36).

2.12 Configurable Input-to-Output and Output-to-Output Delays

The ZL30117 allows programmable static delay compensation for controlling input-to-output and output-to-output delays of its clocks and frame pulses.




Figure 12 - Phase Delay Adjustments

Both of the SONET/SDH/Ethernet APLL and the Programmable Synthesizer can be configured to lead or lag the selected input reference clock using the DPLL Fine Delay register (0x63). This allows delay adjustments in steps of 119.2 ps definable as an 8-bit two's complement value in the range of -128 to +127. Negative values delay the output clock, positive values advance the output clock. This gives a total delay adjustment in the range of -15.26 ns to +15.14 ns.

In addition to the delay introduced by the DPLL Fine Delay, the SONET/SDH/Ethernet APLL and programmable synthesizer have the ability to add their own fine delay adjustments by programming registers 0x3D and 0x55. These registers are programmed as 8-bit two's complement values representing delays defined in steps of 119.2 ps with a range of -15.26 ns to +15.14 ns.

The single-ended output clocks (**apll_clk**, **p_clk**) can be independently offset by 90, 180, and 270 degrees using the coarse delay registers (0x3A, 0x53).

The differential clock output (**diff**) can be delayed by -1.6 ns, 0 ns, +1.6 ns, or +3.2 ns. This delay is programmable using the *diff_adjust* bit of the *diff_ctrl* register (0x60).

The output frame pulse ($\mathbf{p_fp}$) can be offset using the frame pulse delay registers (0x40 - 0x42). Frame pulses generated from the programmable synthesizer ($\mathbf{p_fp}$) associated with programmable synthesizer clock ($\mathbf{p_clk}$) that are multiples of 2.048 MHz (E1) can be delayed in steps of 1/262.144 MHz (or approx. 3.81 ns). The delay value is programmed as a 16-bit value defined in registers 0x40/0x41. The maximum amount of delay is 125 μ s (= 32767 * 1/262.14 MHz). In addition, the frame pulses can be delayed in steps of 125 μ s (up to 2^6 * 125 μ s = 8 ms) using the 0x42 register.

2.13 Master Clock Interface

The master oscillator determines the DPLL's free-run frequency accuracy and holdover stability. The reference monitor circuitry also uses this frequency as its point of reference (0 ppm) when making frequency measurements. The master clock interface was designed to accept either a free-running clock oscillator (XO) or a crystal (XTAL). Refer to application note ZLAN-68 for a list of recommended clock oscillators.

2.14 Clock Oscillator

When using a clock oscillator as the master timing source, connect the oscillator's output clock to the **osci** pin as shown in Figure 13. The connection to osci should be direct and not AC coupled. The **osco** pin must be left unconnected.




Figure 13 - Clock Oscillator Circuit

2.15 Power Up/Down Sequence

The 3.3 V power rail should be powered before or simultaneously with the 1.8 V power rail to prevent the risk of latch-up. The power-down sequence is less critical, however it should be performed in the reverse order to reduce transient currents that consume power.

2.16 Power Supply Filtering

Jitter levels on the ZL30132 output clocks may increase if the device is exposed to excessive noise on its power pins. For optimal jitter performance, the ZL30132 device should be isolated from noise on power planes connected to its 3.3 V and 1.8 V supply pins. For recommended common layout practices, refer to Zarlink Application Note ZLAN-212.

2.17 Reset Circuit

To ensure proper operation, the device must be reset by holding the rst_b pin low for at least 300 ns after power-up. Following reset, the device will operate under specified default settings.

The reset pin can be controlled with on-board system reset circuitry or by using a stand-alone power-up reset circuit as shown in Figure 14. This circuit provides approximately $60 \mu s$ of reset low time. The rst_b input has schmitt trigger properties to prevent level bouncing.




Figure 14 - Typical Power-Up Reset Circuit

2.18 APLL Filter Components and Recommended Layout

The low jitter APLL in the ZL30132 uses external components to help optimize its loop bandwidth. For optimal jitter performance, the following component values are recommended:




Figure 15 - APLL Filter Component Values

The recommended PCB layout for the external filter components is shown in Figure 16.




Figure 16 - Recommended APLL Filter Layout

2.19 Serial Interface

A host processor controls and receives status from the ZL30132 using either a SPI or an I^2C interface. The type of interface is selected using the **i2c_en** pin. As shown in Figure 17, when i2c_en is set high (or left unconnected) the serial interface is compatible with an I^2C bus and is compatible with SPI when set low.




Figure 17 - Serial Interface Configuration

2.19.1 Serial Peripheral Interface

The serial peripheral interface (SPI) allows read/write access to the registers that are used to configure, read status, and allow manual control of the device.

This interface supports two modes of access: Most Significant Bit (MSB) first transmission or Least Significant Bit (LSB) first transmission. The mode is automatically selected based on the state of **sck_scl** pin when the **cs_b_**asel0 pin is active. If the **sck_scl** pin is low during **cs_b_**asel0 activation, then MSB first timing is selected. If the **sck** scl pin is high during **cs_b** asel0 activation, then LSB first timing is assumed.

The SPI port expects 7-bit addressing and 8-bit data transmission, and is reset when the chip select pin cs_b _asel0 is high. During SPI access, the cs_b _asel0 pin must be held low until the operation is complete. The first bit transmitted during the address phase of a transfer indicates whether a read (1) or a write (0) is being performed. Burst read/write mode is also supported by leaving the chip select signal cs_b _asel0 is low after a read or a write. The address will be automatically incremented after each data byte is read or written.

The SPI supports half-duplex processor mode which means that during a write cycle to the ZL30132, output data from the **so** pin must be ignored. Similarly, the input data on the **si**_sda pin is ignored by the device during a read cycle from the ZL30132.

Functional waveforms for the LSB and MSB first mode, and burst mode are shown in Figure 18, Figure 19 and Figure 20. Timing characteristics are shown in Table 10, Figure 33, and Figure 34.

2.19.2 SPI Functional Waveforms




Figure 18 - LSB First Mode - One Byte Transfer




Figure 19 - MSB First Mode - One Byte Transfer




Figure 20 - Example of a Burst Mode Operation

2.19.3 I²C Interface

The I²C controller supports version 2.1 (January 2000) of the Philips I²C bus specification. The port operates in slave mode with 7-bit addressing, and can operate in Standard (100 kbits/s) and Fast (400 kbits/s) mode. Burst mode is supported in both standard and fast modes.

Data is transferred MSB first and occurs in 1 byte blocks. As shown in Figure 21, a **write** command consists of a 7-bit device (slave) address, a 7-bit register address (0x00 - 0x7F), and 8-bits of data.




Figure 21 - I²C Data Write Protocol

A **read** is performed in two stages. A data write is used to set the register address, then a data read is performed to retrieve the data from the set address. This is shown in Figure 22.




Figure 22 - I²C Data Write Protocol

The **7-bit device (slave) address** of the ZL30132 contains a 6 bit fixed address plus a variable bit which is set with the **asel0** pin. This allows two ZL30132s to share the same I²C bus. The address configuration is shown in Figure 23.




Figure 23 - ZL30132 I²C 7-bit Slave Address

The ZL30132 also supports burst mode which allows multiple data write or read operations with a single specified address. This is shown in Figure 24 (write) and Figure 25 (read). The first data byte is written/read from the specified address, and subsequent data bytes are written/read using an automatically incremented address. The maximum auto incremented address of a burst operation is 0x7F. Any operations beyond this limit will be ignored. In other words, the auto incremented address does not wrap around to 0x00 after reaching 0x7F.




Figure 24 - I²C Data Write Burst Mode




Figure 25 - I²C Data Read Burst Mode

The timing specification for the I²C interface is shown in Figure 35 and Table 11.

3.0 Software Configuration

The ZL30132 is mainly controlled by accessing software registers through the serial interface (SPI or I²C). The device can be configured to operate in a highly automated manner which minimizes its interaction with the system's processor, or it can operate in a manual mode where the system processor controls most of the operation of the device.

3.1 Interrupts

The device has several status registers to indicate its current state of operation. The interrupt pin (int_b) becomes active (low) when a critical change in status occurs. Examples of critical events that would trigger an interrupt are:

- Reference or sync input failures
- Changes in mode of operation (lock, holdover)
- · Reference input switchovers

Most of the interrupt register bits behave like "sticky bits" which means that once they are triggered, they will stay triggered even if the condition that caused the interrupt is removed. When a register containing sticky bits is read, the sticky bits are automatically cleared.

3.2 Extended Page Registers

The memory map is organized over 16 pages. Addressable locations are shown in Figure 26. Most of the general configuration and status registers are located in page 0, but some are located in the extended page area of the memory map. Extended page register addresses are identified with a two digit prefix in this document (e.g., **08**_0x6E). Register addresses with no prefix (e.g. 0x6F) are located in page zero.

The page location is defined in the *page_pointer* register (0x64). By default this register is set to 00 so that access to page zero registers can easily be made. To access extended pages of the memory map, the page pointer must be first set to the desired page location. For example, to access register 08_0x6E, write 0x08 to register 0x64, then read or write to register 0x6E. It is recommended that the page pointer is set back to 0x00 once access to an extended page location is complete.




Figure 26 - Memory Map Organization

3.3 Multi-byte Register Values

The ZL30132 register map is based on 8-bit register access, so register values that require more than 8 bits must be spread out over multiple registers and accessed in 8-bit segments. When accessing multi-byte register values, it is important that the registers are accessed in the proper order. The 8-bit register containing the least significant byte (LSB) must be accessed first, and the register containing the most significant byte (MSB) must be accessed last. An example of a multi-byte register is shown in Figure 27. When reading a multi-byte value, the value across all of its registers remains stable until the MSB is read. When writing a multi-byte value, the value is latched when the MSB is written.




Figure 27 - Accessing Multi-byte Register Values

The following table provides a summary of the registers available for status updates and configuration of the device.

Page_Addr (Hex)	Register Name	Description	Туре
Miscellaneous Registers			
0x00	id_reg	Chip and version identification	R
0x01	use_hw_ctrl	Allows some functions of the device to be controlled by hardware pins	R/W
		Interrupts	
0x02	ref_fail_isr	Reference failure interrupt service register	R
0x03	dpll_isr	DPLL interrupt service register	StickyR
0x04	Reserved		
0x05	ref_mon_fail_0	Ref0 and ref1 failure indications	Sticky R
0x06	ref_mon_fail_1	Ref2 failure indications	Sticky R
0x07 - 0x08	Reserved		
0x09	ref_fail_isr_mask	Reference failure interrupt service register mask	R/W
0x0A	dpll_isr_mask	DPLL interrupt service register mask	R/W
0x0B	Reserved		
0x0C	ref_mon_fail_mask_0	Control register to mask each failure indicator for ref0 and ref1	R/W
0x0D	ref_mon_fail_mask_1	Control register to mask each failure indicator for ref2	R/W
0x0E - 0x0F	Reserved		
	Referer	nce Monitor Setup	
0x10	detected_ref_0	Ref0 and ref1 auto-detected frequency value status register	R
0x11	detected_ref_1	Ref2 auto-detected frequency value status register	R
0x12 - 0x13	Reserved		
0x14	detected_sync_0	Sync0 and sync1 auto-detected frequency value and sync failure status register	R
0x15	detected_sync_1	Sync2 auto-detected frequency value and sync failure status register	R

Table 9 - Register Map

Page_Addr (Hex)	Register Name	Description	Туре
0x16	oor_ctrl_0	Control register for the ref0 and ref1 out of range limit	R/W
0x17	oor_ctrl_1	Control register for the ref2 out of range limit	R/W
0x18 - 0x19	Reserved		
0x1A	gst_mask_0	Control register to mask the inputs to the guard soak timer for ref0 to ref2	R/W
0x1B	Reserved		
0x1C	gst_qualif_time	Control register for the guard soak timer qualification time and disqualification time for the references	R/W
	DPLL Con	trol Registers	
0x1D	dpll_ctrl_0	Control register for the DPLL filter control; phase slope limit, bandwidth and hitless switching	R/W
0x1E	dpll_ctrl_1	Holdover update time, filter_out_en, freq_offset_en, revert enable	R/W
0x1F	dpll_modesel	Control register for the DPLL mode of operation	R/W
0x20	dpll_refsel	DPLL reference selection or reference selection status	R/W
0x21	dpll_ref_fail_mask	Control register to mask each failure indicator (SCM, CFM, PFM and GST) used for automatic reference switching and automatic holdover	R/W
0x22	dpll_wait_to_restore	Control register to indicate the time to restore a previous failed reference	R/W
0x23	dpll_ref_rev_ctrl	Control register for the ref0 and ref1 enable revertive signals	R/W
0x24	dpll_ref_pri_ctrl_0	Control register for the ref0 and ref1 priority values	R/W
0x25	dpll_ref_pri_ctrl_1	Control register for the ref2 priority values	R/W
0x26 - 0x27	Reserved		
0x28	dpll_hold_lock_fail	DPLL lock and holdover status register	R
0x29 - 0x35	Reserved		

Table 9 - Register Map (continued)

Page_Addr (Hex)	Register Name	Description	Туре		
	Programmable Synthesizer Configuration Registers				
0x36	p_enable	Control register to enable the p_clk and p_fp outputs of the programmable synthesizer	R/W		
0x37	p_run	Control register to enable/disable p_clk, p_fp	R/W		
0x38	p_clk_freq_0	Configuration bits 7:0 used to set the frequency for p_clk	R/W		
0x39	p_clk_freq_1	Configuration bits 13:8 used to set the frequency for p_clk	R/W		
0x3A	p_clk_offset90	Control register for the p0_clk0 phase position coarse tuning	R/W		
0x3B - 0x3C	Reserved				
0x3D	p_offset_fine	Control register for the output/output phase alignment fine tuning for the p_clk path	R/W		
0x3E	p_fp_freq	Control register to select the p_fp frame pulse frequency	R/W		
0x3F	p_fp_type	Control register to select p_fp type	R/W		
0x40	p_fp_offset_0	Bits [7:0] of the programmable frame pulse phase offset in multiples of 1/262.14 MHz	0x40		
0x41	p_fp_offset_1	Bits [15:8] of the programmable frame pulse phase offset in multiples of 1/262.14 MHz	0x41		
0x42	p_fp_offset_2	Bits [21:16] of the programmable frame pulse phase offset in multiples of 8 kHz cycles	0x42		
0x43 - 0x4F	Reserved				
0x50	apll_enable	Control register to enable eth_clk and the APLL block	R/W		
0x51	apll_run	Control register to generate apll_clk. Also used for enabling ethernet output clocks.	R/W		
0x52	apll_clk_freq	Control register for the apll_clk frequency selection	R/W		
0x53	apll_clk_offset90	Control register for the apll_clk phase position coarse tuning	R/W		
0x54	Reserved				
0x55	apll_offset_fine	Control register for the apll path	R/W		

Table 9 - Register Map (continued)

Page_Addr (Hex)	Register Name	Description	Туре
0x56 - 0x5F	Reserved		
	Differential Ou	tput Configuration	
0x60	diff_clk_ctrl	Control register to enable diff_clk	R/W
0x61	diff_clk_sel	Control register to select the diff_clk frequency	R/W
0x62	Reserved		
0x63	dpll_offset	Control register for the input/output phase alignment fine tuning for the DPLL	R/W
	Page Po	inter Control	
0x64	page_pointer	Use to acess extended page addresses	R/W
	Custom Input Fre	quency Configuration	
0x65	ref_freq_mode_0	Control register to set whether to use auto detect, CustomA or CustomB for ref0, ref1, ref2	R/W
0x66	Reserved	Reserved	
0x67	custA_mult_0	Control register for the [7:0] bits of the custom configuration A. This is the N integer for the N*8kHz reference monitoring.	R/W
0x68	custA_mult_1	Control register for the [13:8] bits of the custom configuration A. This is the N integer for the N*8kHz reference monitoring.	R/W
0x69	custA_scm_low	Control register for the custom configuration A: single cycle SCM low limiter	R/W
0x6A	custA_scm_high	Control register for the custom configuration A: single cycle SCM high limiter	R/W
0x6B	custA_cfm_low_0	Control register for the custom configuration A: The [7:0] bits of the single cycle CFM low limit	R/W
0x6C	custA_cfm_low_1	Control register for the custom configuration A: The [15:0] bits of the single cycle CFM low limit	R/W
0x6D	custA_cfm_hi_0	Control register for the custom configuration A: The [7:0] bits of the single cycle CFM high limit	R/W

Table 9 - Register Map (continued)

Page_Addr (Hex)	Register Name	Description	Туре
0x6E	custA_cfm_hi_1	Control register for the custom configuration A: The [15:0] bits of the single cycle CFM high limiter	R/W
0x6F	custA_cfm_cycle	Control register for the custom configuration A: CFM reference monitoring cycles - 1	R/W
0x70	custA_div	Control register for the custom configuration A: enable the use of ref_div4 for the CFM and PFM inputs	R/W
0x71	custB_mult_0	Control register for the [7:0] bits of the custom configuration B. This is the 8 k integer for the N*8kHz reference monitoring.	R/W
0x72	custB_mult_1	Control register for the [13:8] bits of the custom configuration B. This is the 8 k integerfortheN*8kHzreferencemonitoring.	R/W
0x73	custB_scm_low	Control register for the custom configuration B: single cycle SCM low limiter	R/W
0x74	custB_scm_high	Control register for the custom configuration B: single cycle SCM high limiter	R/W
0x75	custB_cfm_low_0	Control register for the custom configuration B: The [7:0] bits of the single cycle CFM low limiter.	R/W
0x76	custB_cfm_low_1	Control register for the custom configuration B: The [15:0] bits of the single cycle CFM low limiter.	R/W
0x77	custB_cfm_hi_0	Control register for the custom configuration B: The [7:0] bits of the single cycle CFM high limiter.	R/W
0x78	custB_cfm_hi_1	Control register for the custom configuration B: The [15:0] bits of the single cycle CFM high limiter.	R/W
0x79	custB_cfm_cycle	Control register for the custom configuration B: CFM reference monitoring cycles - 1	R/W
0x7A	custB_div	Control register for the custom configuration B: enable the use of ref_div4 for the CFM and PFM inputs	R/W
0x7B to 0x7D	Reserved		

Table 9 - Register Map (continued)

Page_Addr (Hex)	Register Name	Description	Туре
	Input Reference	Pre-Divider Control	
0x7E	predivider_control	Controls pre-dividers for ref0 and ref1	R/W
0x7F	Reserved		
	Extende	d Page Area	
01_0x00 to 01_0x64	Reserved		
	Custom Input Frequency Configuration		
01_0x65	free_run_freq_offset0	Set programmable Free-run frequency offset	R/W
01_0x66	free_run_freq_offset1	Set programmable Free-run frequency offset	R/W
01_0x67	free_run_freq_offse2	Set programmable Free-run frequency offset	R/W
01_0x68	free_run_freq_offset3	Set programmable Free-run frequency offset	R/W
01_0x69 to 0F_0x7F	Reserved		

Table 9 - Register Map (continued)

4.0 Detailed Register Map

Page_Address: **0x00**Register Name: **id_reg**Default Value: **See description**

Bit Field	Function Name	Description
4:0	chip_id	Chip Identification = 10010
6:5	chip_revision	Chip revision number.
7	reset_ready	Reset ready indication. When this bit is set to 1 the reset cycle has completed. Note that it is recommended not to read or write to any other registers until this bit is set to 1. It takes 5 ms after the reset for this bit to go high.

Page_Address: 0x01

Register Name: use_hw_ctrl

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
0	reserved	Leave as default
1	dpll_mode_hsw	This bit determines how the mode selection for DPLL is controlled. When set to 0, the mode selection is s/w controlled using the modesel bits of the dpll_modesel register (0x1F). When set to 1, the mode selection is h/w controlled using the mode pin.
7:2	reserved	Leave as default

Address: 0x02

Register Name: ref_fail_isr

Default Value: 0xFF

Type: R

Bit Field	Function Name	Description
0	ref0_fail	This bit is set to 1 when ref0 has a failure
1	ref1_fail	This bit is set to 1 when ref1 has a failure
2	ref2_fail	This bit is set to 1 when ref2 has a failure
7:3	Reserved	Leave as default

Address: 0x03

Register Name: dpll_isr Default Value: 0x70 Type: R Sticky

Bit Field	Function Name	Description
0	locked	This bit is set to high when DPLL achieves lock. The bit is cleared automatically when this register is read.
1	lost_lock	This bit is set to high when DPLL loses lock. The bit is cleared automatically when this register is read.
2	holdover	This bit is set to high when DPLL enters holdover. The bit is cleared automatically when this register is read.

Address: 0x03

Register Name: **dpll_isr** Default Value: 0x70 Type: R Sticky

Bit Field	Function Name	Description
3	ref_changed	This bit is set to high when DPLL makes a reference switch. The bit is cleared automatically when this register is read.
6:4	sync_fail[2:0]	This bit is set to high when a failure of the sync[i] is detected. The bit is cleared automatically when this register is read.
7	reserved	Leave as default

Address: 0x05

Register Name: ref_mon_fail_0
Default Value: See description

Type: Sticky R

Bit Field	Function Name	Description
0	ref0_scm_failed	SCM failure indication
1	ref0_cfm_failed	CFM failure indication
2	ref0_gst_failed	GST failure indication
3	ref0_pfm_failed	PFM failure indication
4	ref1_scm_failed	SCM failure indication
5	ref1_cfm_failed	CFM failure indication
6	ref1_gst_failed	GST failure indication
7	ref1_pfm_failed	PFM failure indication

Address: 0x06

Register Name: ref_mon_fail_1
Default Value: See description

Type: R Sticky

Bit Field	Function Name	Description
0	ref2_scm_failed	SCM failure indication (1 indicates a failure)
1	ref2_cfm_failed	CFM failure indication (1 indicates a failure)
2	ref2_gst_failed	GST failure indication (1 indicates a failure)
3	ref2_pfm_failed	PFM failure indication (1 indicates a failure)
7:4	Reserved	Leave as default

Address: 0x09

Register Name: ref_fail_isr_mask

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	ref_fail_isr_mask	Reference failure interrupt service register mask. Masking a bit to zero will disable interrupt generation. xxxxxxxx0: masks ref0 failure xxxxxxx0x: masks ref1 failure xxxxxx0xx: masks ref2 failure

Address: 0x0A

Register Name: dpll_isr_mask

Default Value: 0x00

Bit Field	Function Name	Description
6:0	dpll_isr_mask	DPLL interrupt service register mask. Enabling a mask bit to one will allow interrupt generation xxxxxxx0: masks locked condition xxxxxx0x: masks lost_lock condition xxxxxx0xx: masks holdover condition xxxxx0xx: masks ref_changed condition xx00xxxx: masks sync_fail[1:0] failure

Address: 0x0A

Register Name: dpll_isr_mask

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7	Reserved	Leave as default

Address: 0x0C

Register Name: ref_mon_fail_mask_0

Default Value: 0xFF

Type: R/W

Bit Field	Function Name	Description
3:0	ref0_mon_fail_mask	Control register to mask each failure indicator for ref0 xxx0: mask ref SCM failure xx0x: mask ref CFM failure x0xx: mask ref GST failure 0xxx: mask ref PFM failure
7:4	ref1_mon_fail_mask	Control register to mask each failure indicator for ref1 xxx0: mask ref SCM failure xx0x: mask ref CFM failure x0xx: mask ref GST failure 0xxx: mask ref PFM failure

Address: 0x0D

Register Name: ref_mon_fail_mask_1

Default Value: 0xFF

Bit Field	Function Name	Description
3:0	ref2_mon_fail_mask	Control register to mask each failure indicator for ref2 xxx0: mask ref SCM failure xx0x: mask ref CFM failure x0xx: mask ref GST failure 0xxx: mask ref PFM failure
7:4	Reserved	Leave as default

Address: 0x10

Register Name: **detected_ref_0**Default Value: **See description**

Type: R

Bit Field	Function Name	Description
3:0	ref0_frq_detected	ref0 auto-detected frequency value 0000: -> 2 kHz 0001: -> 8 kHz 0010: -> 64 kHz 0011: -> 1.544 MHz 0100: -> 2.048 MHz 0101: -> 6.48 MHz 0110: -> 8.192 MHz 0111: -> 16.384 MHz 1000: -> 19.44 MHz 1001: -> 38.88 MHz 1010: -> 77.76 MHz 1111:-> Not yet detected
7:4	ref1_frq_detected	ref1 auto-detected frequency value 0000: -> 2 kHz 0001: -> 8 kHz 0010: -> 64 kHz 0011: -> 1.544 MHz 0100: -> 2.048 MHz 0101: -> 6.48 MHz 0110: -> 8.192 MHz 0111: -> 16.384 MHz 1000: -> 19.44 MHz 1001: -> 38.88 MHz 1010: -> 77.76 MHz 1111: -> Not yet detected

Address: 0x11

Register Name: **detected_ref_1**Default Value: **See description**

Type: R

Bit Field	Function Name	Description
3:0	ref2_frq_detected	ref2 auto-detected frequency value 0000: -> 2 kHz 0001: -> 8 kHz 0010: -> 64 kHz 0011: -> 1.544 MHz 0100: -> 2.048 MHz 0101: -> 6.48 MHz 0110: -> 8.192 MHz 0111: -> 16.384 MHz 1000: -> 19.44 MHz 1001: -> 38.88 MHz 1010: -> 77.76 MHz 1111: -> Not yet detected
7:4	Reserved	Leave as default

Address: 0x14

Register Name: **detected_sync_0**Default Value: **See description**

Type: R

Bit Field	Function Name	Description
2:0	sync0_frq_detected	sync0 frequency value 000 -> 166.67 Hz 001 -> 400 Hz 010 -> 1 kHz 011 -> 2 kHz 101 -> 8 khz 111 -> 64 kHz Otherwise: not yet detected
3	sync0_fail	sync0 fail status. A value of 1 indicates a failure.

Address: 0x14

Register Name: **detected_sync_0**Default Value: **See description**

Type: R

Bit Field	Function Name	Description
6:4	sync1_frq_detected	sync1 frequency value 000 -> 166.67 Hz 001 -> 400 Hz 010-> 1 kHz 011 -> 2 kHz 101 -> 8 kHz 111 -> 64 kHz Otherwise: not yet detected
7	sync1_fail	sync1 valid status. A value of 1 indicates a failure

Address: 0x15

Register Name: **detected_sync_1**Default Value: **See description**

Type: R

Bit Field	Function Name	Description
2:0	sync2_frq_detected	sync2 frequency value 000 -> 166.67 Hz 001 -> 400 Hz 010 -> 1 kHz 011 -> 2 kHz 101 -> 8 khz 111 -> 64 kHz Otherwise: not yet detected
3	sync2_fail	sync2 fail status. A value of 1 indicates a failure.
7:4	Reserved	Leave as default

Address: 0x16

Register Name: oor_ctrl_0

Default Value:0x33

Type: R/W

Bit Field	Function Name	Description
2:0	ref0_oor_sel	out of range limit selection 000: -> 9.2-12 (+/-ppm) 001: -> 40-52 (+/-ppm) 010 -> 100-130 (+/-ppm) 011: -> 64-83 (+/-ppm) 100: -> 13.8-18 (+/-ppm) 101: -> 24.6-32 (+/-ppm) 110: -> 36.6-47.5 (+/-ppm) 111: -> 52-67.5 (+/-ppm)
3	Reserved	Leave as default
6:4	ref1_oor_sel	out of range limit selection 000: -> 9.2-12 (+/-ppm) 001: -> 40-52 (+/-ppm) 010 -> 100-130 (+/-ppm) 011: -> 64-83 (+/-ppm) 100: -> 13.8-18 (+/-ppm) 101: -> 24.6-32 (+/-ppm) 110: -> 36.6-47.5 (+/-ppm) 111: -> 52-67.5 (+/-ppm)
7	Reserved	Leave as default

Address: 0x17

Register Name: oor_ctrl_1

Default Value:0x33

Bit Field	Function Name	Description
2:0	ref2_oor_sel	out of range limit selection 000: -> 9.2-12 (+/-ppm) 001: -> 40-52 (+/-ppm) 010 -> 100-130 (+/-ppm) 011: -> 64-83 (+/-ppm) 100: -> 13.8-18 (+/-ppm) 101: -> 24.6-32 (+/-ppm) 110: -> 36.6-47.5 (+/-ppm) 111: -> 52-67.5 (+/-ppm)
7:3	Reserved	Leave as default

Address: 0x1A

Register Name: gst_mask_0

Default Value:0xFF

Type: R/W

Bit Field	Function Name	Description
1:0	ref0_gst_mask	ref0 individual bits to inhibit CFM and SCM inputs to the guard soak timer. SCM is the LSB.
3:2	ref1_gst_mask	ref1 individual bits to inhibit CFM and SCM inputs to the guard soak timer. SCM is the LSB.
5:4	ref2_gst_mask	ref2 individual bits to inhibit CFM and SCM inputs to the guard soak timer. SCM is the LSB.
7:6	Reserved	Leave as default

Address: 0x1C

Register Name: gst_qualif_time

Default Value: 0x15

Bit Field	Function Name	Description
3:0	time_to_disqualify	Guard_soak_timer control bits to disqualify the reference 0000: -> minimum delay possible 0001: -> 0.5 ms 0010: -> 1 ms 0011: -> 5 ms 0100: -> 10 ms 0101: -> 50 ms 0110: -> 100 ms 0111: -> 500 ms 1000: -> 1 s 1001: -> 2 s 1010: -> 2.5 s 1011: -> 4 s 1100: -> 8 s 1101: -> 16 s 1111: -> 64 s
5:4	time_to_qualify	Timer control bits to qualify the reference. 00: -> 2 times the time to disqualify 01: -> 4 times the time to disqualify 10: -> 16 times the time to disqualify 11: -> 32 times the time to disqualify
7:6	Reserved	Leave as default

Address: 0x1D

Register Name: dpll_ctrl_0
Default Value: See description

Type: R/W

Bit Field	Function Name	Description
0	hs_en	Controls hitless reference switching. When set to 0, the DPLL builds-out the phase difference between the current and the new reference to minimize the phase transient at the output. When set to 1, the output realigns itself with the new input phase.
		The default value for this register bit = 0 (hitless switching)
3:1	bandwidth	 011: 14 Hz 100: 28 Hz (limited to 14 Hz for 2 kHz references) 101: 890 Hz (limited to 14 Hz and 56 Hz for 2 kHz and 8 kHz references respectively) (default) 111: 0.1 Hz All other settings are reserved.
5:4	dpll_ph_slopelim	available phase slope limits 00: 885 ns/s 01: 7.5 μs/s 10: 61 μs/s 11: unlimited (default)
7:6	reserved	Leave as default = 01

Address: 0x1E

Register Name: dpll_ctrl_1
Default Value: See description

Bit Field	Function Name	Description
0	revert_en	This signal enables revertive reference switching: 0: non-revertive (default) 1: revertive
1	freq_offset_en	Enables the Free-run frequency offset for the DPLL (see Page 1, Address 0x65 - 0x68 to program offset value) 0: Free-run frequency offset disabled (default) 1: Free-run frequency offset enabled
7:2	reserved	Leave as default = 110001

Address: 0x1F

Register Name: **dpll_modesel**Default Value: See description

Type: R/W

Bit Field	Function Name	Description
1:0	modesel	 DPLL mode of operation 00: Manual Normal Mode. In this mode, automatic reference switching is disabled and the selected reference is determined by the dpll_refsel register (0x20). If the selected reference fails, the device enters holdover mode. 01: Manual Holdover Mode. In this mode, automatic reference switching is disabled and DPLL stays in the holdover mode. 10: Manual Freerun Mode. In this mode, automatic reference switching is disabled and DPLL stays in the free-run mode. 11: Automatic Normal Mode. In this mode, automatic reference switching is enabled so that DPLL automatically selects the highest priority qualified reference. If that reference fails, an automatic reference switchover to the next highest priority qualified reference is initiated. If there are no suitable references for selection, DPLL will enter the holdover mode. The default value of this register depends on the mode pin.
7:2	reserved	Leave as default =000000

Address: 0x20

Register Name: dpll_refsel

Default Value: 0x00

Type: R in Automatic Normal Mode, R/W in Manual Normal Mode

Bit Field	Function Name	Description
3:0	refsel	In Automatic Normal Mode (see register 0x1F), this register indicates the currently selected reference. In Manual Normal Mode (see register 0x1F), this register is used to manually select the active reference. 0000: ref 0 0001: ref 1 0010: ref 2 0011 to 1111: reserved
7:4	reserved	Leave as default

Address: 0x21

Register Name: dpll_ref_fail_mask

Default Values: 0x3C

Bit Field	Function Name	Description
3:0	ref_sw_mask	Mask for failure indicators (SCM, CFM, PFM and GST) used for automatic reference switching bit 0: SCM bit 1: CFM bit 2: GST bit 3: PFM 0: failure bit is masked (disabled) 1: failure bit is un-masked (enabled)
7:4	ref_hold_mask	Mask for failure indicators (SCM, CFM, GST and PFM) used for automatic holdover. bit 4: SCM bit 5: CFM bit 6: GST bit 7: PFM 0: failure bit is masked (disabled) 1: failure bit is un-masked (enabled)

Address: 0x22

Register Name: dpll_wait_to_restore

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
3:0	wait_to_restore	Defines how long a previous failed reference must be fault free before it is considered as available for synchronization: 0000: 0 min 0001: 1 min 0010: 2 min 0011: 3 min 0100: 4 min 0101: 5 min 0110: 6 min 0111: 7 min 1000: 8 min 1001: 9 min 1010: 10 min 1011: 11 min 1100: 12 min 1101: 13 min 1110: 14 min 1111: 15 min
7:4	Reserved	Leave as default

Address: 0x23

Register Name: dpll_ref_rev_ctrl

Default Value: 0x00

Bit Field	Function Name	Description
2:0	ref_rev_ctrl	Revertive enable bits for ref0 to ref2. Bit 0 is used for ref0, bit 1 is used for ref1, etc 0: non-revertive 1: reveritve
7:3	Reserved	Leave as default

Address: 0x24

Register Name: dpll_ref_pri_ctrl_0

Default Value: 0x10

Type: R/W

Bit Field	Function Name	Description
3:0	ref0_priority	This selects the ref0 priority when in Automatic Normal Mode. 0000: ref0 has the highest priority 0001: ref0 has the 2nd highest priority 0010: ref0 has the 3rd highest priority 0011 - 1110: do not use 1111: ref0 is disabled
7:4	ref1_priority	This selects the ref1 priority when in Automatic Normal Mode. 0000: ref1 has the highest priority 0001: ref1 has the 2nd highest priority 0010: ref1 has the 3rd highest priority 0011 - 1110: do not use 1111: ref1 is disabled

Address: 0x25

Register Name: dpll_ref_pri_ctrl_1

Default Value: 0x32

Bit Field	Function Name	Description
3:0	ref2_priority	This selects the ref2 priority when in Automatic Normal Mode. 0000: ref2 has the highest priority 0001: ref2 has the 2nd highest priority 0010: ref2 has the 3rd highest priority 0011 - 1110 do not use 1111: ref2 is disabled
7:4	Reserved	Leave as default

Address: 0x28

Register Name: dpll_hold_lock_fail

Default Value: See description

Type: R

Bit Field	Function Name	Description
0	holdover	This bit goes high whenever the PLL goes into holdover mode
1	lock	This bit goes high when the PLL is locked to the input reference
2	cur_ref_fail	This bit goes high when the currently selected reference (see refsel register) has a failure.
7:3	Reserved	Leave as default

Address: 0x36

Register Name: **p_enable**

Default Value: 0x8F

Bit Field	Function Name	Description
0	p_clk_en	1: enable p_clk 0: p_clk is set to HiZ
1	Reserved	Leave as default
2	p_fp_en	1: enable p_fp 0: p_fp is set to HiZ
6:3	Reserved	Leave as default
7	p_en	enable the programmable synthesizer disable the programmable synthesizer

Address: 0x37

Register Name: **p_run**Default Value: 0x0F

Type: R/W

Bit Field	Function Name	Description
0	p_clk_run	1: generate p_clk 0: p_clk is set low
1	Reserved	Leave as default
2	p_fp_run	1: generate p_fp 0: p_fp is set low
7:3	Reserved	Leave as default

Address: 0x38

Register Name: p_clk_freq_0

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	p_clk_freq7_0	Sets the frequency of the p_clk output programmed as N*8kHz. N is defined as a 14-bit value. This register defines bits 7:0.

Address: 0x39

Register Name: p_clk_freq_1

Default Value: 0x01

Bit Field	Function Name	Description
5:0	p_clk_freq13_8	Sets the frequency of the p_clk output programmed as N*8kHz. N is defined as a 14-bit value. This register defines bits 13:8.
7:6	Reserved	Leave as default

Address: 0x3A

Register Name: p_clk_offset90

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
1:0	p_clk_offset90	p_clk phase position coarse tuning 00: 00 degrees 01: 90 degrees 10: 180 degrees 11: 270 degrees
7:2	Reserved	Not used

Address: 0x3D

Register Name: p_offset_fine

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	p_offset_fine	Phase alignment fine tuning for the programmable synthesizer. Defined as an 8-bit two's complement value in 119.2 ps steps.

Address: 0x3E

Register Name: p_fp_freq

Default Value: 0x05

Bit Field	Function Name	Description
2:0	p_fp_freq	These signals select p_fp frame pulse frequency 000: 166.67 Hz 001: 400 Hz 010: 1 kHz 011: 2 kHz 100: 4 kHz 101: 8 kHz 111: 64 kHz

Address: 0x3E

Register Name: p_fp_freq

Default Value: 0x05

Type: R/W

Bit Field	Function Name	Description
7:3	Reserved	Leave as default

Address: 0x3F

Register Name: p_fp_type

Default Value: 0x83

Bit Field	Function Name	Description
0	p_fp_style	Clock style (50% duty cycle) frame pulse synchronizes to any of the available E1 family of output frequencies
1	p_fp_sync_edge	0: pulsed on rising edge of synchronization clock 1: pulsed on falling edge of synchronization clock
3:2	Reserved	Leave as default
6:4	p_fp_type	Determines the pulse width of p_fp 000 -> pulse = one period of a 4.096 MHz clock 001 -> pulse = one period of a 8.192 MHz clock 010 -> pulse = one period of a 16.384 MHz clock 011 -> pulse = one period of a 32.768 MHz clock 100 -> pulse = one period of a 65.536 MHz clock 101 -> reserved 111 -> reserved 111 -> frame pulse width is one cycle of p_clk Note: the settings from 000 to 100 are pre-defined pulse widths when the p_clk frequency is a multiple of the E1 rate (2.048 MHz). When p_clk is not a multiple of E1, the 111 setting must be selected.
7	p_fp_polarity	0: positive polarity 1: negative polarity

Address: 0x40

Register Name: p_fp_offset_0

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	p_fp_fine_offset7_0	Bits [7:0] of the programmable frame pulse phase offset. When the p_clk clock is an E1 multiple, the offset is defined in multiples of a 262.144 MHz period. This register is part of a 22-bit multi-byte register.

Address: 0x41

Register Name: p_fp_offset_1

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	p_fp_fine_offset15_8	Bits [15:8] of the programmable frame pulse phase offset. When the p_clk clock is an E1 multiple, the offset is defined in multiples of a 262.144 MHz period. This register is part of a 22-bit multi-byte register.

Address: 0x42

Register Name: p_fp_offset_2

Default Value: 0x00

Bit Field	Function Name	Description
5:0	p_fp_coarse_offset21_16	Bits [21:16] of the programmable frame pulse phase offset. This bit field programs the offset in multiples of 8 kHz cycles. This register is part of a 22-bit multi-byte register.
7:6	Reserved	Leave as default

Address: 0x50

Register Name: apll_enable

Default Value: 0x8F

Type: R/W

Bit Field	Function Name	Description
0	apll_clk_en	1: enable apll_clk 0: apll_clk is set to HiZ
6:1	Reserved	Leave as default
7	apll_en	1: enable the APLL 0: disable the APLL

Address: 0x51

Register Name: apll_run Default Value: 0x0F

Bit Field	Function Name	Description
0	apll_clk_run	1: generate apll_clk 0: apll_clk is set low
3:1	Reserved	Leave as default
4	f_sel	Along with eth_en bit selects if the apll_clk output generates SONET/SDH or Ethernet frequencies 0: SONET/SDH clocks 1: Ethernet clocks
5	f_sel_diff	Selects low-speed or high-speed frequency group for diff output 0: Selects the high-speed frequency group 1: Selects the low-speed frequency group
6	eth_en	Select if the APLL generates SONET/SDH or Ethernet frequencies 0: SONET/SDH clocks 1: Ethernet clocks
7	Reserved	Leave as default

Address: 0x52

Register Name: apll_clk_freq

Default Value: 0x42

Type: R/W

Bit Field	Function Name	Description
3:0	apll_clk_freq	Sets the frequency of the apll_clk clock output. Refer to Table 5, "APLL LVCMOS Output Clock Frequencies" on page 23 for list of available frequencies
7:4	Reserved	Leave as default

Address: 0x53

Register Name: apll_clk_offset90

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
1:0	apll_clk_offset90	apll_clk phase position coarse tuning 00: 00 degrees 01: 90 degrees 10: 180 degrees 11: 270 degrees
7:2	Reserved	Leave as default

Address: 0x55

Register Name: apll_offset_fine

Default Value: 0x00

Bit Field	Function Name	Description
7:0	apll_offset_fine	Phase alignment fine tuning for the APLL clock path. The delay is defined as an 8-bit two's complement value in 119.2 ps steps.

Address: 0x60

Register Name: diff_clk_ctrl

Default Value: 0xA3

Type: R/W

Bit Field	Function Name	Description
0	Reserved	Leave as default
1	diff_en	1: enable diff 0: diff is set to HiZ
2	Reserved	Leave as default
3	Reserved	Leave as default
5:4	Reserved	Leave as default
7:6	diff_clk_adjust	Adjusts alignment of differential output to the CMOS outputs in steps of 1.6 ns. A lower value advances the differential output, a higher value delays it. The default value aligns for conditions as specified in the data sheet

Address: 0x61

Register Name: diff_clk_sel

Default Value: 0x55

Bit Field	Function Name	Description
3:0	Reserved	Leave as default
6:4	diff_clk_sel	Selects the output frequency for diff. Refer to Table 6, "APLL Differential Output Clock Frequencies" on page 24 for specific frequency settings.
7	Reserved	Leave as default

Address: 0x63

Register Name: dpll_offset_fine

Default Value: 0xE5

Type: R/W

Bit Field	Function Name	Description
7:0	dpll_offset_fine	Phase alignment fine tuning for both the APLL and Programmable Synthesizers in steps of 119.2 ps. Programmed as an 8-bit two's complement value.

Address: 0x64

Register Name: page_pointer

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	page_pointer	Use to access extended page addresses
		00 - General registers 01 - Free-run frequency offset registers 02 - 0F - Reserved

Address: 0x65

Register Name: ref_freq_mode_0

Default Value: 0x00

•		
Bit Field	Function Name	Description
1:0	ref0_freq_mode	0: Auto_Frequency detect 1: CustomA configuration 2: CustomB configuration 3: Reserved
3:2	ref1_freq_mode	0: Auto_Frequency detect 1: CustomA configuration 2: CustomB configuration 3: Reserved

Address: 0x65

Register Name: ref_freq_mode_0

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
5:4	ref2_freq_mode	0: Auto_Frequency detect 1: CustomA configuration 2: CustomB configuration 3: Reserved
7:6	Reserved	Leave as default

Address: 0x64

Register Name: page_pointer

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	page_pointer	Use to access extended page addresses
		00 - General registers 01 - Free-run frequency offset registers 02 - 0F - Reserved

Address: 0x67

Register Name: custA_mult_0

Default Value: 0x00

Bit Field	Function Name	Description
7:0	custA_mult7_0	Bits 7:0 of a 14-bit value that defines the input reference Custom A frequency. This defined as a multiple of 8 kHz. See section 2.6, "Reference and Sync Inputs" for detail on this register settings.

Address: 0x68

Register Name: custA_mult_1

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
5:0	custA_mult13_8	Bits 13:8 of a 14-bit value that defines the input reference Custom A frequency. This defined as a multiple of 8 kHz. See section 2.6, "Reference and Sync Inputs" for detail on this register settings.
7:6	Reserved	Leave as default

Address: 0x69

Register Name: custA_scm_low

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	custA_scm_low_lim	Defines the SCM low limit for the Custom A frequency. See section 2.10, "Reference Monitoring for Custom Configurations" for more details.

Address: 0x6A

Register Name: custA_scm_high

Default Value: 0x00

Bit Field	Function Name	Description
7:0	custA_scm_high_lim	Defines the SCM high limit for the Custom A frequency. See section 2.10, "Reference Monitoring for Custom Configurations" for more details.

Address: 0x6B

Register Name: custA_cfm_low_0

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	custA_cfm_low7_0	Bits 7:0 of a 16-bit value that defines the CFM low limit for the Custom A frequency. See section 2.10, "Reference Monitoring for Custom Configurations" for more details.

Address: 0x6C

Register Name: custA_cfm_low_1

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	custA_cfm_low15_8	Bits 15:8 of a 16-bit value that defines the CFM low limit for the Custom A frequency. See section 2.10, "Reference Monitoring for Custom Configurations" for more details.

Address: 0x6D

Register Name: custA_cfm_hi_0

Default Value: 0x00

Bit Field	Function Name	Description
7:0	custA_cfm_hi7_0	Bits 7:0 of a 16-bit value that defines the CFM high limit for the Custom A frequency. See section 2.10, "Reference Monitoring for Custom Configurations" for more details.

Address: 0x6E

Register Name: custA_cfm_hi_1

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	custA_cfm_hi15_8	Bits 15:8 of a 16-bit value that defines the CFM high limit for the Custom A frequency. See section 2.10, "Reference Monitoring for Custom Configurations" for more details.

Address: 0x6F

Register Name: custA_cfm_cycle

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	custA_cfm_cycle	Defines the number of cycles that are monitored in the given sample window for custom configuration A. Set as CFM reference monitoring cycles - 1. See section 2.10, "Reference Monitoring for Custom Configurations" for more details.

Address: 0x70

Register Name: custA_div

Default Value: 0x00

Bit Field	Function Name	Description
0	custA_div	When enabled (set to 1) the CFM divides the reference input frequency by 4 to increase the measurement window. This is recommended when the reference frequency is greater than 19.44 MHz. See section 2.10, "Reference Monitoring for Custom Configurations" for more details.
7:1	Reserved	Leave as default

Address: 0x71

Register Name: custB_mult_0

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	custB_mult7_0	Bits 7:0 of a 14-bit value that defines the input reference Custom B frequency. This defined as a multiple of 8 kHz. See section 2.6, "Reference and Sync Inputs" for detail on this register settings.

Address: 0x72

Register Name: custB_mult_1

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
5:0	custB_mult13_8	Bits 13:8 of a 14-bit value that defines the input reference Custom B frequency. This defined as a multiple of 8 kHz. See section 2.6, "Reference and Sync Inputs" for detail on this register settings.
7:6	Reserved	Leave as default

Address: 0x73

Register Name: custB_scm_low

Default Value: 0x00

Bit Field	Function Name	Description
7:0	custB_scm_low_lim	Defines the SCM low limit for the Custom B frequency. See section 2.10, "Reference Monitoring for Custom Configurations" for more details.

Address: 0x74

Register Name: custB_scm_high

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	custB_scm_high_lim	Defines the SCM high limit for the Custom B frequency. See section 2.10, "Reference Monitoring for Custom Configurations" for more details.

Address: 0x75

Register Name: custB_cfm_low_0

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	custB_cfm_low7_0	Bits 7:0 of a 16-bit value that defines the CFM low limit for the Custom B frequency. See section 2.10, "Reference Monitoring for Custom Configurations" for more details.

Address: 0x76

Register Name: custB_cfm_low_1

Default Value: 0x00

Bit Field	Function Name	Description
7:0	custB_cfm_low15_8	Bits 15:8 of a 16-bit value that defines the CFM low limit for the Custom B frequency. See section 2.10, "Reference Monitoring for Custom Configurations" for more details.

Address: 0x77

Register Name: custB_cfm_hi_0

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	custB_cfm_hi7_0	Bits 7:0 of a 16-bit value that defines the CFM high limit for the Custom B frequency. See section 2.10, "Reference Monitoring for Custom Configurations" for more details.

Address: 0x78

Register Name: custB_cfm_hi_1

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	custB_cfm_hi15_8	Bits 15:8 of a 16-bit value that defines the CFM high limit for the Custom B frequency. See section 2.10, "Reference Monitoring for Custom Configurations" for more details.

Address: 0x79

Register Name: custB_cfm_cycle

Default Value: 0x00

Bit Field	Function Name	Description
7:0	custB_cfm_cycle	Defines the number of cycles that are monitored in the given sample window for custom configuration B. Set as CFM reference monitoring cycles - 1. See section 2.10, "Reference Monitoring for Custom Configurations" for more details.

Address: 0x7A

Register Name: custB_div

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
0	custB_div	When enabled (set to 1) the CFM divides the reference input frequency by 4 to increase the measurement window. This is recommended when the reference frequency is greater than 19.44 MHz. See section 2.10, "Reference Monitoring for Custom Configurations" for more details.
7:1	Reserved	Leave as default

Address: 0x7E

Register Name: predivider_ctrl

Default Value: 0x00

Bit Field	Function Name	Description
3:0	ref0_div	Reference 0 frequency divide ratio 0000: Divide by 1 0001: Divide by 2 0010: Divide by 3 0011: Divide by 4 0100: Divide by 5 0101: Divide by 6 0110: Divide by 7 0111: Divide by 8 1010: Divide by 1.5. 1100: Divide by 2.5. 1101 - 1111: reserved Note: Output jitter generation may be higher when using divide by 1.5 and 2.5 ratios

Address: 0x7E

Register Name: predivider_ctrl

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:4	ref1_div	Reference 1 frequency divide ratio 0000: Divide by 1 0001: Divide by 2 0010: Divide by 3 0011: Divide by 4 0100: Divide by 5 0101: Divide by 6 0110: Divide by 7 0111: Divide by 8 1010: Divide by 1.5. 1100: Divide by 2.5. 1101 - 1111: reserved Note: Output jitter generation may be higher when using divide by 1.5 and 2.5 ratios

Address: 01_**0x65**

Register Name: free_run_freq_offset0

Default Value: 0x00

Bit Field	Function Name	Description
7:0	free_run_freq_offset0	Bits[7:0] of the 28bit 2's complement Free-run frequency offset value. Programmable in steps of (2 ⁻⁴⁰ *80MHz/65.536MHz)*10 ⁹ ppb.

Address: 01_**0x66**

Register Name: free_run_freq_offset1

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	free_run_freq_offset1	Bits[15:8] of the 28bit 2's complement Free-run frequency offset value. Programmable in steps of (2 ⁻⁴⁰ *80MHz/65.536MHz)*10 ⁹ ppb.

Address: 01_**0x67**

Register Name: free_run_freq_offset2

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
7:0	free_run_freq_offset2	Bits[23:16] of the 28bit 2's complement Free-run frequency offset value. Programmable in steps of (2 ⁻⁴⁰ *80MHz/65.536MHz)*10 ⁹ ppb.

Address: 01_**0x68**

Register Name: free_run_freq_offset3

Default Value: 0x00

Type: R/W

Bit Field	Function Name	Description
3:0	free_run_freq_offset3	Bits[28:25] of the 28bit 2's complement Free-run frequency offset value. Programmable in steps of (2 ⁻⁴⁰ *80MHz/65.536MHz)*10 ⁹ ppb.
7:4	Reserved	Leave as Default.

AC and DC Electrical Characteristics 5.0

DC Electrical Characteristics - Absolute Maximum Ratings*

	Parameter	Symbol	Min.	Max.	Units
1	Supply voltage	$V_{DD,}$ AV_{DD}	-0.5	4.6	V
2	Core supply voltage	V _{CORE,} AV _{CORE}	-0.5	2.5	V
3	Voltage on any digital pin	V _{PIN}	-0.5	6	V
4	Voltage on osci and osco pin	Vosc	-0.3	V _{DD} + 0.3	V
5	Storage temperature	T _{ST}	-55	125	°C

^{*} Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.
* Voltages are with respect to ground (GND) unless otherwise stated

Recommended Operating Conditions*

	Characteristics	Sym.	Min.	Тур.	Max.	Units
1	Supply voltage	$V_{DD,}$ AV_{DD}	3.1	3.3	3.5	V
2	Core supply voltage	V _{CORE} , AV _{CORE}	1.7	1.8	1.9	V
3	Operating temperature	T _A	-40	25	85	°C

^{*} Voltages are with respect to ground (GND) unless otherwise stated

DC Electrical Characteristics*

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Notes
1	1.8 V Core Supply Current	I _{1.8_CORE}		121	159	mA	osci = 20 MHz, All outputs disabled.
2	I/O Supply Current (Differential Outputs)	I _{DIFF}		37	46	mA	All differential outputs operating at max frequency and biased with a 200 Ohm resistor to ground
3	I/O Supply Current (CMOS Outputs)	I _{CMOS}		51	72	mA	All CMOS outputs operating at max frequency and loaded with 15 pF
4	Total Power Dissipation	$P_{T_{D}}$		508	715	mW	All outputs operating at max frequency and loaded with 15 pF
5	CMOS high-level input voltage	V_{IH}	0.7*V _{DD}			V	Applies to osci pin
6	CMOS low-level input voltage	V_{IL}			0.3*V _{DD}	V	
7	Input leakage current	I _{IL}	-15		15	μΑ	V _I = V _{DD} or 0 V
8	Input leakage current low for pull-up pads	I _{IL—PU}	-121		-23	μΑ	V _I = 0 V
9	Input leakage current high for pull-down pads	I _{IL—PD}	23		121	μA	$V_I = V_{DD}$
10	Schmitt trigger Low to High threshold point	V _{t+}	1.35		1.85	V	All CMOS inputs are schmitt level
11	Schmitt trigger High to Low threshold point	V _t -	0.80		1.15	V	triggered
12	CMOS high-level output voltage	V _{OH}	2.4			V	I _{OH} = 8mA on clk & fp output. I _{OH} = 4mA other outputs
13	CMOS low-level output voltage	V _{OL}			0.4	V	I _{OL} = 8mA on clk & fp output. I _{OL} = 4mA other outputs
14	LVPECL: High-level output voltage	V _{OH_LVPE}	V _{DD} - 1.08	V _{DD} - 0.96	V _{DD} - 0.88	V	
15	LVPECL: Low-level output voltage	V _{OL_LVPE} CL	V _{DD} - 1.81	V _{DD} - 1.71	V _{DD} - 1.62	V	
16	LVPECL: Differential output voltage	V _{OD_LVPE} CL	0.6	0.8	0.93	V	

^{*} Supply voltage and operating temperature are as per Recommended Operating Conditions. * Voltages are with respect to ground (GND) unless otherwise stated.

AC Electrical Characteristics* - Input Timing For Sync References (See Figure 28).

	Characteristics	Symbol	Min.	Max.	Units	Notes
1	sync0/1/2 lead time	t _{SYNC_LD}		0	ns	
2	sync0/1/2 lag time	t _{SYNC_LG}	0	t _{REFP} - 4	ns	t _{REFP} = minimum period of ref0/1/2 clock
3	sync0/1/2 pulse width high or low	t _{SYNC_W}	5		ns	

^{*} Supply voltage and operating temperature are as per Recommended Operating Conditions.




Figure 28 - Sync Input Timing

AC Electrical Characteristics* - Input To Output Timing For Ref<2:0> References (See Figure 29).

	Characteristics	Symbol	Min.	Max.	Units
1	LVCMOS Clock Output (p_clk, apll_clk)	t _D	-1.0	+4.0	ns
2	LVPECL Differential Clock Output (diff)	t _D	-0.5	+5.5	ns

^{*} Input to output timing is measured over the specified operating voltage and temperature ranges using the same input and output spot frequencies of 2 kHz, 8 kHz, 1.544 MHz, 2.048 MHz, 6.48 MHz, 8.192 MHz, 16.384 MHz, 19.44 MHz, 38.88 MHz, and 77.76 MHz.




Figure 29 - Input To Output Timing

AC Electrical Characteristics - Output Clock Duty Cycle¹ (See Figure 30).

	Characteristics	Symbol	Min.	Max.	Units	Notes
1	LVCMOS Output Duty Cycle ²	t _{SYM}	45	55	%	$2 \text{ kHz} < f_{\text{clk}} \le 125 \text{ MHz}$
			40	60	%	50 MHz
2	LVPECL Output Duty Cycle ³	t _{SYM}	45	55	%	$2 \text{ kHz} < f_{\text{clk}} \le 622 \text{ MHz}$
			40	60	%	50 MHz

- 1. Duty cycle is measured over the specified operating voltage and temperature ranges at specified spot frequencies.
- 2. Measured on spot frequencies of 1.544 MHz, 2.048 MHz, 3.088 MHz, 4.096 MHz, 6.312 MHz, 8.192 MHz, 8.448 MHz, 16.384 MHz, 25 MHz, 32.768 MHz, 34.368 MHz, 44.736 MHz, 65.536 MHz, 125 MHz.
- 3. Measured on spot frequencies of 6.48 MHz, 19.44 MHz, 25 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 125 MHz, 155.52 MHz, 311.04 MHz, 622.08 MHz.




Figure 30 - Output Duty Cycle

AC Electrical Characteristics* - Output Clock and Frame Pulse Fall and Rise Times¹ (See Figure 31).

	Characteristics	Symbol	Min.	Max.	Units	C _{LOAD}
1	Output Rise Time	t _{rise}	2.3	4.5	ns	30 pF
2	Output Rise Time	t _{rise}	2.0	3.9	ns	25 pF
3	Output Rise Time	t _{rise}	1.6	3.2	ns	20 pF
4	Output Rise Time	t _{rise}	1.3	2.6	ns	15 pF
5	Output Rise Time	t _{rise}	1.0	1.9	ns	10 pF
6	Output Rise Time	t _{rise}	0.6	1.3	ns	5 pF
7	Output Fall Time	t _{fall}	2.1	5.2	ns	30 pF
8	Output Fall Time	t _{fall}	1.8	4.5	ns	25 pF
9	Output Fall Time	t _{fall}	1.5	3.7	ns	20 pF
10	Output Fall Time	t _{fall}	1.2	3.0	ns	15 pF
11	Output Fall Time	t _{fall}	0.9	2.3	ns	10 pF
12	Output Fall Time	t _{fall}	0.6	1.5	ns	5 pF

^{1.} Output fall and rise times are specified over the operating voltage and temperature ranges at 10 MHz.




Figure 31 - Output Clock Fall and Rise Times

AC Electrical Characteristics* - E1 Output Frame Pulse Timing (See Figure 32).

	Pulse Width Setting	fp _{pulse}	e_width	t _{de}	Units	
	r disc Width Setting	Min.	Max.	Min.	Max.	Units
1	One period of a 4.096 MHz clock	242	246	-2	2	ns
2	One period of a 8.192 MHz clock	120	124	-2	2	ns
3	One period of a 16.384 MHz clock	59	62	-2	2	ns
4	One period of a 32.768 MHz clock	29	32	-2	2	ns
5	One period of a 65.536 MHz clock	13.3	17.3	-2	2	ns

^{*} All measurements taken over the specified operating voltage and temperature range




Figure 32 - E1 Output Frame Pulse Timing

AC Electrical Characteristics - Serial Peripheral Interface Timing

Specification	Name	Min.	Max.	Units
sck period	tcyc	124		ns
sck pulse width low	tclkl	62		ns
sck pulse width high	tclkh	62		ns
si setup (write) from sck rising	trxs	10		ns
si hold (write) from sck rising	trxh	10		ns
so delay (read) from sck falling	txd		25	ns
cs_b setup from sck falling (LSB first)	tcssi	20		ns
cs_b setup from sck rising (MSB first)	tcssm	20		ns
cs_b hold from sck falling (MSB first)	tcshm	10		ns
cs_b hold from sck rising (LSB first)	tcshi	10		ns
cs_b to output high impedance	tohz		60	ns

Table 10 - Serial Peripheral Interface Timing




Figure 33 - Serial Peripheral Interface Timing - LSB First Mode




Figure 34 - Serial Peripheral Interface Timing - MSB First Mode

AC Electrical Characteristics - I²C Timing

Specification	Name	Min.	Тур.	Max.	Units	Note
SCL clock frequency	f _{SCL}	0		400	kHz	
Hold time START condition	t _{HD:STA}	0.6			us	
Low period SCL	t _{LOW}	1.3			us	
Hi period SCL	t _{HIGH}	0.6			us	
Setup time START condition	t _{SU:STA}	0.6			us	
Data hold time	t _{HD:DAT}	0		0.9	us	
Data setup time	t _{SU:DAT}	100			ns	
Rise time	t _r				ns	Determined by pull-up resistor
Fall time	t _f	20 + 0.1C _b		250	ns	
Setup time STOP condition	t _{SU:STO}	0.6			us	
Bus free time between STOP/START	t _{BUF}	1.3			us	
Pulse width of spikes which must be suppressed by the input filter	t _{SP}	0		50	ns	
Max capacitance for each I/O pin				10	pF	

Table 11 - I²C Serial Microport Timing




Figure 35 - I²C Serial Microport Timing

Performance Characteristics - Output Jitter Generation On Differential LVPECL Output (diff). All other outputs disabled.

Interface	Output	Jitter	GR-253 Jitter Requirement		Jitte	er Genera	tion
	Frequency	Measurement Filter			Typ ¹	Max ²	Units
OC-3	19.44 MHz	12 kHz to 1.3 MHz	0.01 UI _{RMS}	64.30	1.3	1.7	ps _{RMS}
			0.1 UI _{P-P}	643.00	14.6	17.5	ps _{P-P}
	77.76 MHz	12 kHz to 1.3 MHz	0.01 UI _{RMS}	64.30	0.7	0.9	ps _{RMS}
			0.1 UI _{P-P}	643.00	8.7	10.7	ps _{P-P}
	155.52 MHz	12 kHz to 1.3 MHz	0.01 UI _{RMS}	64.30	0.7	0.9	ps _{RMS}
			0.1 UI _{P-P}	643.00	8.8	10.9	ps _{P-P}
OC-12	77.76 MHz	12 kHz to 5 MHz	0.01 UI _{RMS}	16.08	0.7	1.1	ps _{RMS}
			0.1 UI _{P-P}	160.80	9.0	11.0	ps _{P-P}
	155.52 MHz	12 kHz to 5 MHz	0.01 UI _{RMS}	16.08	0.7	0.9	ps _{RMS}
			0.1 UI _{P-P}	160.80	9.0	11.1	ps _{P-P}
	622.08 MHz	12 kHz to 5 MHz	0.01 Ulrms	4.020	0.7	0.9	ps _{RMS}
			0.1 UI _{P-P}	40.20	8.5	10.6	ps _{P-P}
OC-48	155.52 MHz	12 kHz to 20 MHz	0.01 Ulrms	4.020	0.8	1.0	ps _{RMS}
			0.1 UI _{P-P}	40.20	9.5	11.6	ps _{P-P}
	622.08 MHz	12 kHz to 20 MHz	0.01 Ulrms	4.020	0.7	0.9	ps _{RMS}
			0.1 UI _{P-P}	40.20	8.6	10.7	ps _{P-P}
OC-192	622.08 MHz	50 kHz to 80 MHz	0.01 Ulrms	1.00	0.7	0.9	ps _{RMS}
			0.1 UI _{P-P}	10.00	6.9	8.7	ps _{P-P}
		20 kHz to 80 MHz	0.3 UI _{P-P}	30.14	8.2	10.3	ps _{P-P}
		4 MHz to 80 MHz	0.1 UI _{P-P}	10.00	1.8	2.5	ps _{P-P}

Interface	Output	Jitter	GR-253 Jitter Requirement	Jitter Generation			
	Frequency	Measurement Filter		Typ ¹	Max ²	Units	
Ethernet	12.5 MHz	637 kHz to Nyquist ³		0.4	0.6	ps _{RMS}	
Clock Rates				4.8	6.4	ps _{P-P}	
raico		12 kHz to Nyquist		1.0	1.3	ps _{RMS}	
				11.5	14.7	ps _{P-P}	
	25 MHz	637 kHz to Nyquist ³		1.0	1.5	ps _{RMS}	
				8.0	11.1	ps _{P-P}	
		12 kHz to 10 MHz		1.3	1.8	ps _{RMS}	
				12.6	16.4	ps _{P-P}	
	50 MHz	637 kHz to Nyquist ³		1.2	1.8	ps _{RMS}	
				8.9	12.9	ps _{P-P}	
		12 kHz to 20 MHz		1.4	2.0	ps _{RMS}	
				12.5	16.8	ps _{P-P}	
	62.5 MHz	637 kHz to Nyquist ³		0.7	0.9	ps _{RMS}	
				6.5	8.7	ps _{P-P}	
		12 kHz to 20 MHz		1.1	1.4	ps _{RMS}	
				11.1	14.1	ps _{P-P}	
	125 MHz	637 kHz to Nyquist ³		0.4	0.6	ps _{RMS}	
				4.0	5.3	ps _{P-P}	
		12 kHz to 20 MHz		0.8	1.0	ps _{RMS}	
				9.4	11.7	ps _{P-P}	
	156.25 MHz	637 kHz to Nyquist ³		0.5	0.7	ps _{RMS}	
				4.6	6.2	ps _{P-P}	
		12 kHz to 20 MHz		0.8	1.0	ps _{RMS}	
				9.5	11.6	ps _{P-P}	
	312.5 MHz	637 kHz to Nyquist ³		0.5	0.7	ps _{RMS}	
				4.3	5.7	ps _{P-P}	
		12 kHz to 20 MHz		0.8	1.0	ps _{RMS}	
				8.8	11.0	ps _{P-P}	

Typical jitter specifications are measured with one of the SONET/SDH differential outputs enabled and all other outputs disabled when operating under nominal voltages of 1.8 V and 3.3 V and at an ambient temperature of 25°C.

 $^{^2}$ Maximum jitter specifications takes into account process variations and is measured over the entire operating temperature range and voltage range with one of the SONET/SDH differential outputs enabled and all other outputs disabled.

³ Nyquist limits the upper limit of the measurement frequency band to half the generated output frequency (e.g. 125 MHz is measured from 637 kHz to 62.5 MHz)

Performance Characteristics - Output Jitter Generation On Differential LVPECL Outputs (diff). All other outputs enabled.

Interface	Output	Jitter	GR-253 Jitter Requirement		Jitte	er Genera	ition
	Frequency	Measurement Filter			Typ ¹	Max ²	Units
OC-3	19.44 MHz	12 kHz to 1.3 MHz	0.01 UI _{RMS}	64.30	1.6	2.3	ps _{RMS}
			0.1 UI _{P-P}	643.00	15.4	19.7	ps _{P-P}
	77.76 MHz	12 kHz to 1.3 MHz	0.01 UI _{RMS}	64.30	0.8	1.3	ps _{RMS}
			0.1 UI _{P-P}	643.00	9.2	12.4	ps _{P-P}
	155.52 MHz	12 kHz to 1.3 MHz	0.01 UI _{RMS}	64.30	0.8	1.3	ps _{RMS}
			0.1 UI _{P-P}	643.00	9.3	12.7	ps _{P-P}
OC-12	77.76 MHz	12 kHz to 5 MHz	0.01 UI _{RMS}	16.08	0.9	1.5	ps _{RMS}
			0.1 UI _{P-P}	160.80	9.6	13.3	ps _{P-P}
	155.52 MHz	12 kHz to 5 MHz	0.01 UI _{RMS}	16.08	0.9	1.4	ps _{RMS}
			0.1 UI _{P-P}	160.80	9.6	13.3	ps _{P-P}
	622.08 MHz	12 kHz to 5 MHz	0.01 Ulrms	4.020	0.8	1.4	ps _{RMS}
			0.1 UI _{P-P}	40.20	9.1	12.9	ps _{P-P}
OC-48	155.52 MHz	12 kHz to 20 MHz	0.01 Ulrms	4.020	1.0	1.5	ps _{RMS}
			0.1 UI _{P-P}	40.20	10.1	13.7	ps _{P-P}
	622.08 MHz	12 kHz to 20 MHz	0.01 Ulrms	4.020	0.8	1.4	ps _{RMS}
			0.1 UI _{P-P}	40.20	9.2	13.0	ps _{P-P}
OC-192	622.08 MHz	50 kHz to 80 MHz	0.01 Ulrms	1.00	0.7	1.0	ps _{RMS}
			0.1 UI _{P-P}	10.00	7.3	9.2	ps _{P-P}
		20 kHz to 80 MHz	0.3 UI _{P-P}	30.14	8.6	10.7	ps _{P-P}
		4 MHz to 80 MHz	0.1 UI _{P-P}	10.00	2.1	3.2	ps _{P-P}

Interface	Output	Jitter	GR-253 Jitter Requirement	Jitter Generation		
	Frequency	Measurement Filter		Typ ¹	Max ²	Units
Ethernet	12.5 MHz	637 kHz to Nyquist ³		0.4	0.6	ps _{RMS}
Clock Rates				4.9	6.5	ps _{P-P}
raico		12 kHz to Nyquist		1.0	1.3	ps _{RMS}
				11.7	14.7	ps _{P-P}
	25 MHz	637 kHz to Nyquist ³		1.1	1.5	ps _{RMS}
				8.5	11.4	ps _{P-P}
		12 kHz to 10 MHz		1.4	1.9	ps _{RMS}
				13.0	16.7	ps _{P-P}
	50 MHz	637 kHz to Nyquist ³		1.3	1.8	ps _{RMS}
				9.2	13.2	ps _{P-P}
		12 kHz to 20 MHz		1.5	2.0	ps _{RMS}
				12.9	17.1	ps _{P-P}
	62.5 MHz	637 kHz to Nyquist ³		1.0	1.5	ps _{RMS}
				7.4	10.1	ps _{P-P}
		12 kHz to 20 MHz		1.3	1.7	ps _{RMS}
				11.9	15.0	ps _{P-P}
	125 MHz	637 kHz to Nyquist ³		0.4	0.6	ps _{RMS}
				4.1	5.4	ps _{P-P}
		12 kHz to 20 MHz		0.8	1.0	ps _{RMS}
				9.5	11.7	ps _{P-P}
	156.25 MHz	637 kHz to Nyquist ³		0.6	0.8	ps _{RMS}
				5.0	6.5	ps _{P-P}
		12 kHz to 20 MHz		0.9	1.1	ps _{RMS}
				9.7	11.8	ps _{P-P}
	312.5 MHz	637 kHz to Nyquist ³		1.3	2.6	ps _{RMS}
				6.4	10.5	ps _{P-P}
		12 kHz to 20 MHz		0.8	1.0	ps _{RMS}
				9.1	11.2	ps _{P-P}

 $^{^{1}}$ Typical jitter specifications are measured under the power-up default configuration when operating under nominal voltages of 1.8 V and 3.3 V and at an ambient temperature of 25° C.

² Maximum jitter specifications takes into account process variations and is measured over the entire operating temperature range and voltage range with the fb_clk output disabled and all other outputs enabled while generating any of the frequencies available from the SONET/SDH synthesizer and any of the programmable frequencies on the programmable outputs up to 65.536 MHz.

Performance Characteristics - Output Jitter Generation On Differential LVPECL Outputs (diff). All other outputs enabled.

Interface	Output	-		G.813 Jitter Requirement		Jitter Generation		
	Frequency	Measurement Filter			Typ ¹	Max ²	Units	
Option 1								
STM-1	19.44 MHz	65 kHz to 1.3 MHz	0.1 UI _{P-P}	643	13.9	17.8	ps _{P-P}	
		500 Hz to 1.3 MHz	0.5 UI _{P-P}	3215	16.3	20.6	ps _{P-P}	
	77.76 MHz	65 kHz to 1.3 MHz	0.1 UI _{P-P}	643	6.8	9.7	ps _{P-P}	
		500 Hz to 1.3 MHz	0.5 UI _{P-P}	3215	10.3	13.6	ps _{P-P}	
	155.52 MHz	65 kHz to 1.3 MHz	0.1 UI _{P-P}	643	6.8	9.8	ps _{P-P}	
		500 Hz to 1.3 MHz	0.5 UI _{P-P}	3215	10.5	13.9	ps _{P-P}	
STM-4	77.76 MHz	250 kHz to 5 MHz	0.1 UI _{P-P}	161	4.8	8.4	ps _{P-P}	
		1 kHz to 5 MHz	0.5 UI _{P-P}	804	10.5	14.2	ps _{P-P}	
	155.52 MHz	250 kHz to 5 MHz	0.1 UI _{P-P}	161	4.4	5.6	ps _{P-P}	
		1 kHz to 5 MHz	0.5 UI _{P-P}	804	10.5	14.3	ps _{P-P}	
	622.08 MHz	250 kHz to 5 MHz	0.1 UI _{P-P}	161	3.9	5.0	ps _{P-P}	
		1 kHz to 5 MHz	0.5 UI _{P-P}	804	10.0	13.9	ps _{P-P}	
STM-16	155.52 MHz	1 MHz to 20 MHz	0.1 UI _{P-P}	40.2	4.0	5.4	ps _{P-P}	
		5 kHz to 20 MHz	0.5 UI _{P-P}	201	10.6	14.3	ps _{P-P}	
	622.08 MHz	1 MHz to 20 MHz	0.1 UI _{P-P}	40.2	2.4	4.4	ps _{P-P}	
		5 kHz to 20 MHz	0.5 UI _{P-P}	201	9.7	13.6	ps _{P-P}	
STM-64	622.08 MHz	4 MHz to 80 MHz	0.1 UI _{P-P}	10	2.1	3.2	ps _{P-P}	
		20 kHz to 80 MHz	0.5 UI _{P-P}	50.2	8.7	10.7	ps _{P-P}	
Option 2								
STM-1	77.76 MHz	12 kHz to 1.3 MHz	0.1 UI _{P-P}	643	9.1	12.4	ps _{P-P}	
	155.52 MHz	12 kHz to 1.3 MHz	0.1 UI _{P-P}	643	9.3	12.7	ps _{P-P}	
STM-4	77.76 MHz	12 kHz to 5 MHz	0.1 UI _{P-P}	161	9.6	13.3	ps _{P-P}	
	155.52 MHz	12 kHz to 5 MHz	0.1 UI _{P-P}	161	9.6	13.3	ps _{P-P}	
	622.08 MHz	12 kHz to 5 MHz	0.1 UI _{P-P}	161	9.1	12.9	ps _{P-P}	
STM-16	155.52 MHz	12 kHz to 20 MHz	0.1 UI _{P-P}	40.2	10.1	13.7	ps _{P-P}	
	622.08 MHz	12 kHz to 20 MHz	0.1 UI _{P-P}	40.2	9.2	13.0	ps _{P-P}	
STM-64	622.08 MHz	4 MHz to 80 MHz	0.1 UI _{P-P}	10	2.1	3.2	ps _{P-P}	
		20 kHz to 80 MHz	0.3 UI _{P-P}	30.1	8.6	10.7	ps _{P-P}	

¹ Typical jitter specifications are measured under the power-up default configuration when operating under nominal voltages of 1.8 V and 3.3 V and at an ambient temperature of 25°C.

² Maximum jitter specifications takes into account process variations and is measured over the entire operating temperature range and voltage range with the fb_clk output disabled and all other outputs enabled while generating any of the frequencies available from the SONET/SDH synthesizer and any of the programmable frequencies on the programmable outputs up to 65.536 MHz.

Performance Characteristics - Measured Output Jitter On APLL CMOS Output (apII_clk). All other outputs enabled.

Output Frequency	Jitter Measurement Filter	Jitte	er Genera	ition
		Typ ¹	Max ²	Units
SONET/SDH	12 kHz to 5 MHz	2.3	3.1	ps _{RMS}
6.48 MHz, 19.44 MHz, 38.88 MHz, 51.84 MHz,		22.8	28.7	ps _{P-P}
77.76 MHz	unfiltered	3.2	4.3	ps _{RMS}
		33.1	42.0	ps _{P-P}
Ethernet	637 kHz to Nyquist	1.7	2.9	ps _{RMS}
25 MHz		11.8	19.6	ps _{P-P}
	12 kHz to 10 MHz	1.8	2.9	ps _{RMS}
		15.2	22.8	ps _{P-P}
Ethernet	637 kHz to Nyquist	0.6	1.0	ps _{RMS}
125 MHz		5.0	8.9	ps _{P-P}
	12 kHz to 20 MHz	0.9	1.4	ps _{RMS}
		10.4	14.2	ps _{P-P}

Typical jitter specifications are measured when operating at nominal voltages of 1.8 V and 3.3 V and at an ambient temperature of 25°C.

Performance Characteristics - Measured Output Jitter On Programmable CMOS Output (p_clk).

Output Frequency	Jitter Measurement Filter	Jitte	er Genera	tion
		Typ ¹	Max ²	Units
8 kHz to 100 MHz	unfiltered	18.0	24.0	ps _{RMS}

Typical jitter specifications are measured when operating at nominal voltages of 1.8 V and 3.3 V and at an ambient temperature of 25°C.


6.0 Thermal Characteristics

Parameter	Symbol	Test Condition	Value	Unit
Junction to Ambient Thermal Resistance	θ_{ja}	Still Air	31.6	°C/W
Junction to Case Thermal Resistance	$\theta_{\sf ic}$	Still Air	10.3	°C/W

Table 12 - Thermal Data

 $^{^2}$ Maximum jitter specifications takes into account process variations and is measured over the entire operating temperature range and voltage range with all outputs enabled.

² Maximum jitter specifications takes into account process variations and is measured over the entire operating temperature range and voltage range with all outputs enabled.





For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I₂C components conveys a license under the Philips I₂C Patent rights to use these components in and I₂C System, provided that the system conforms to the I₂C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo and the Legerity logo and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Zarlink Semiconductor Inc.

TECHNICAL DOCUMENTATION - NOT FOR RESALE

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

ZL30132GGG2