The documentation and process conversion measures necessary to comply with this revision shall be completed by 23 March 2007.

INCH-POUND MIL-PRF-19500/474F 23 January 2007 SUPERSEDING MIL-PRF-19500/474E 3 November 1997

#### \* PERFORMANCE SPECIFICATION SHEET

#### SEMICONDUCTOR DEVICE, SILICON, MULTIPLE DIODE ARRAYS, TYPES 1N5768, 1N5770, 1N5772, 1N5774, 1N6100, 1N6101, 1N6496, 1N6506, 1N6507, 1N6508, 1N6509, 1N6510, AND 1N6511, JAN, JANTX, JANTXV, AND JANS

This specification is approved for use by all Departments and Agencies of the Department of Defense.

\* The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

#### 1. SCOPE

1.1 <u>Scope</u>. This specification covers the performance requirements for silicon, multiple diode arrays. Four levels of product assurance are provided for each device type as specified in MIL-PRF-19500.

1.2 <u>Physical dimensions</u>. See figures 1, 2, 3, 4, 5, 6, 7, and 8.

Туре	V <sub>BR(R)</sub> <u>1/ 2</u> /	I <u>O 1/ 3</u> / T <sub>A</sub> = +25°C	<sup>I</sup> FSM <u>1</u> / t <sub>p</sub> = 1/120 s	P <sub>T</sub> T <sub>A</sub> = +25°C	Тј	TSTG
	<u>V dc</u>	<u>mA dc</u>	<u>mA dc</u>	mW	<u>°C</u>	<u>°C</u>
1N5768 1N5770 1N5772 1N5774 1N6496 1N6506 1N6507 1N6508 1N6509 1N6100 1N6101 1N6510 1N6511	60 60 60 60 60 60 60 60 75 75 75 75 75	300 300 300 300 300 300 300 300 300 300	500 500 500 500 500 500 500 500 500 500	500 <u>4</u> / 500 <u>4</u> / 500 <u>4</u> / 500 <u>4</u> / 600 <u>5</u> / 600 <u>5</u> / 600 <u>5</u> / 500 <u>4</u> / 600 <u>5</u> / 500 <u>4</u> / 600 <u>5</u> / 500 <u>4</u> / 600 <u>5</u> /	-65 to +175	-65 to +200

\* 1.3 <u>Maximum ratings.</u> Unless otherwise specified  $T_{\Delta}$  = +25°C.

1/ Each diode.

2/ Pulsed: PW = 100 ms maximum; duty cycle  $\leq$  20 percent.

3/ Derate at 2.0 mA/°C above +25°C.

4/ Derate at 3.33 mW/°C above +25°C.

 $\overline{5}$ / Derate at 4.0 mW/°C above +25°C.


Comments, suggestions, or questions on this document should be addressed to Defense Supply Center, Columbus, ATTN: DSCC-VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to <u>semiconductor@dscc.dla.mil</u>. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at <u>http://assist.daps.dla.mil</u>.

Туре	١F	∣ (1) ∵ = nA dc	١F	<u>2_1</u> / ∵= nA dc	I <sub>F</sub> V <sub>R</sub> = 4	81 10 V dc	C	મે	١F	fr = nA dc	I <sub>F</sub> = 200 n R <sub>L</sub> =	rr I <sub>R</sub> = nA dc 100 Ω 0 mA dc
	V	dc	V	dc	μA	dc	р	F	n	S	n	S
	<u>Min</u>	<u>Max</u>	<u>Min</u>	<u>Max</u>	<u>Min</u>	<u>Max</u>	<u>Min</u>	<u>Max</u>	<u>Min</u>	<u>Max</u>	<u>Min</u>	<u>Max</u>
1N5768 1N5770 1N5772 1N5774 1N6496 1N6506 1N6507 1N6508 1N6509		1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0		1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5		0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1		4 8 8 8 4 8 8 8 8		40 40 40 40 40 40 40 40 40		20 20 20 20 20 20 20 20 20 20

# 1.4 Primary electrical characteristics, each diode.

Туре	١F	F1 = mA dc	I <sub>R2</sub> V <sub>R</sub> = 20 V dc		C	C <sub>t</sub>		<sup>t</sup> fr IF = 100 mA dc		$t_{rr}$ $I_F = I_R =$ 10 mA dc $R_L = 100 \Omega$ $I_{rr} = 1 mA dc$	
	V	dc	nA	dc	р	F	n	IS	n	IS	
	<u>Min</u>	<u>Max</u>	<u>Min</u>	<u>Max</u>	<u>Min</u>	<u>Max</u>	<u>Min</u>	<u>Max</u>	<u>Min</u>	<u>Max</u>	
1N6100 1N6101 1N6510 1N6511		1.0 1.0 1.0 1.0		25 25 25 25		4 4 4 4		15 15 15 15		5 5 5 5	

(1) Pulsed: PW = 300  $\mu$ s ± 50  $\mu$ s, duty cycle ≤ 2 percent, 90  $\mu$ s after leading edge of pulse.




CONFIG. 1 CONFIG. 2

Symbol	Inc	hes	Millim	neters	Notes	Symbol	Inc	hes	Millim	neters	Notes
	Min	Max	Min	Max			Min	Max	Min	Max	
BL		.290		7.37	3	LO1	.005		0.13		7, 8
BW	.235	.260	5.97	6.60		LO2	.005	.050	0.13	1.27	2
BW1	.125		3.18			LS	.050	BSC	1.27	BSC	4, 6
BW2	.030		0.76			LT	.003	.006	0.08	0.15	5
СН	.030	.095	0.76	2.41		LU		.280		7.11	3
LL	.240	.370	6.10	9.40		LW	.010	.019	0.25	0.48	5
LO		.045		1.14	7	TL	.008	.015	0.20	0.38	1

NOTES:

- Index area: A notch or a pin 1 identification mark shall be located adjacent to pin 1 and shall be within the shaded area shown. The manufacturer's identification shall not be used as a pin 1 identification mark. Alternatively, a tab (dimension TL) may be used to identify pin 1. This tab may be located on either side as shown. If a pin 1 identification mark is used in addition to this tab, the minimum limit of dimension TL does not apply.
- Dimension LO<sub>2</sub> shall be measured at the point of exit of the lead from the body. Dimension LO<sub>2</sub> shall be .0085 inch (0.216 mm) minimum when lead finish A is solder.
- 3. These dimensions allow for off-center lid, meniscus, and glass overrun.
- 4. The basic pin spacing is .050 inch (1.27 mm) between centerlines. Each pin centerline shall be located within ±.005 inch (0.13 mm) of its exact longitudinal position relative to pins 1 and 10.
- 5. All leads: Dimensions are pre-solder dip.
- 6. Eight spaces.
- 7. Applies to all four corners (lead numbers 1, 5, 6, and 10).
- 8. Dimension LO may be .000 inch (0.00 mm) if lead numbers 1, 5, 6, and 10 bend toward the cavity of the package within one lead width from the point of entry of the lead into the body. For all bottom-brazed or side-brazed configurations, dimension LO shall be measured from the edge of the furthest extension of the metal pad or lead.
- 9. Optional configuration. If this configuration is used, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
- 10. Dimensions are in inches. Millimeters are given for general information only.
  - \* FIGURE 1. Physical dimensions for types 1N5768, 1N5770, and 1N5772.




Symbol	Inc	hes	Millim	neters	Notes
	Min	Max	Min	Max	
BL		.280		7.11	4
BW	.235	.260	5.97	6.60	
CH	.030	.095	0.76	2.41	
LL	.250	.370	6.35	9.40	
LO <sub>2</sub>	.010	.040	0.25	1.02	3
LO	.005		0.13		8
LO3	.004		0.10		9
LS	.050	BSC	1.27	BSC	6
LT	.003	.006	0.08	0.15	5
LU		.280		7.11	4
LW	.010	.019	0.25	0.48	5
TL	.008	.015	0.20	0.38	1

#### NOTES:

This package is inactive and shall be replaced with the package on figure 3.

- Index area: A notch or a pin 1 identification mark shall be located adjacent to pin 1 and shall be within the shaded area shown. The manufacturer's identification shall not be used as a pin 1 identification mark. Alternatively, a tab (dimensions TL) may be used to identify pin 1. This tab may be located on either side as shown. If a pin 1 identification mark is used in addition to this tab, the minimum limit of dimension TL does not apply.
- 2. Dimension LO<sub>2</sub> shall be measured at the point of exit of the lead from the body. Dimension LO<sub>2</sub> shall be .0085 inch (0.216 mm) minimum when lead finish A is applied.
- 3. These dimensions allow for off-center lid, meniscus, and glass overrun.
- 4. The basic pin spacing is .050 inch (1.27 mm) between centerlines. Each pin centerline shall be located within ±.005 inch (0.13 mm) of its exact longitudinal position relative to pins 1 and 14.
- 5. All leads: Increase maximum limit by .003 inch (0.08 mm) measured at the center of the flat, when lead finish A is applied. Dimensions given are pre-solder dip.
- 6. Twelve places.
- 7. Applies to all four corners (lead numbers 2, 6, 9, and 13).
- 8. Dimensions LO may be .000 inch (0.00 mm) if lead numbers 2, 6, 9, and 13 bend toward the cavity of the package within one lead width from the point of entry of the lead into the body.
- 9. Applies to lead numbers 1, 7, 8, and 14.
- 10. Lead configuration is optional within dimension BW except dimensions LT and LW apply.
- 11. Dimensions are in inches. Millimeters are given for general information only.

\* FIGURE 2. Physical dimensions for types 1N5774 and 1N6100.




Symbol	Inc	hes	Millim	neters	Notes
	Min	Max	Min	Max	
BL		.390		9.91	3
BW	.235	.260	5.97	6.60	
BW1	.125		3.18		
BW2	.030		0.76		
СН	.045	.095	1.14	2.41	
LL	.250	.370	6.35	9.40	
LO	.005		0.13		7, 8
LO2	.026	.045	0.66	1.14	2
LS	.050 BSC		1.27	1.27 BSC	
LT	.003	.006	0.08	0.15	5
LU		.280		7.11	3
LW	.010	.019	0.25	0.48	5

#### NOTES

- 1. Index area: A notch or a pin 1 identification mark shall be located adjacent to pin 1 and shall be within the shaded area shown. The manufacturer's identification shall not be used as a pin 1 identification mark.
- 2. Dimension LO<sub>2</sub> shall be measured at the point of exit of the lead from the body. Dimension LO<sub>2</sub> minimum shall be reduced by .0015 inch (0.038 mm) maximum when lead finish is solder.
- 3. These dimensions allow for off-center lid, meniscus, and glass overrun.
- 4. The basic pin spacing is .050 inch (1.27 mm) between centerlines. Each pin centerline shall be located within ±.005 inch (0.13 mm) of its exact longitudinal position relative to pins 1 and 14.
- 5. All leads: Dimensions are pre-solder dip.
- 6. Twelve spaces.
- 7. Applies to all four corners.
- 8. Dimensions LO may be .000 inch (0.00 mm) if lead numbers 1, 7, 8, and 14 bend toward the cavity of the package within one lead width from the point of entry of the lead into the body.
- 9. If this configuration is used, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
- 10. Lead configuration is optional within dimension BW except dimensions LW and LT apply.
- 11. Dimensions are in inches. Millimeters are given for general information only.

\* FIGURE 3. Alternate physical dimensions for types 1N5774 and 1N6100.




Symbol	Inc	hes	Millim	neters	Notes
	Min	Max	Min	Max	
BH		.200		5.08	
BL		.785		19.94	4
BW	.220	.310	5.59	7.87	4
BW1	.290	.320	7.37	8.13	7
LL	.100	.200	2.54	5.08	
LL1	.150		3.81		
LO	.005		0.13		6
LO1		.098		2.49	6
LO <sub>2</sub>	.015	.060	0.38	1.52	3
LS	.100	BSC	2.54	BSC	5, 9
LT	.008	.015	0.20	0.38	8
LW	.014	.023	0.36	0.58	8
LW <sub>1</sub>	.020	.070	0.51	1.78	2, 8
α	0°	15°	0°	15°	

#### NOTES:

- 1. Index area: A notch or a pin 1 identification mark shall be located adjacent to pin 1 and shall be within the shaded area shown. The manufacturer's identification shall not be used as a pin 1 identification mark.
- 2. The minimum limit for dimension LW<sub>1</sub> may be .023 inch (0.58 mm) for lead numbers 1, 7, 8, and 14 only.
- 3. Dimension LO<sub>2</sub> shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus, and glass overrun.
- 5. The basic pin spacing is .100 inch (2.54 mm) between centerlines. Each pin centerline shall be located within ±.010 inch (0.25 mm) of its exact longitudinal position relative to pins 1 and 14.
- 6. Applies to all four corners (lead numbers 1, 7, 8, and 14).
- 7. Lead center when  $\alpha$  is 0 degrees. BW<sub>1</sub> shall be measured at the centerline of the leads.
- 8. All leads: Dimensions are pre-solder dip. Pointed or round lead ends are allowed.
- 9. Twelve spaces.
- 10. Dimensions are in inches. Millimeters are given for general information only.

FIGURE 4. Physical dimensions for types 1N6506, 1N6507, 1N6508, 1N6509 and 1N6511.




Symbol	Inc	hes	Millim	eters	Notes
	Min	Max	Min	Max	
BH		.200		5.08	
BL		.785		19.94	4
BW	.220	.310	5.59	7.87	4
BW <sub>1</sub>	.290	.320	7.37	8.13	7
LL	.100	.200	2.54	5.08	
LL <sub>1</sub>	.150		3.81		
LO	.005		0.13		6
LO <sub>1</sub>		.098		2.49	6
LO <sub>2</sub>	.015	.060	0.38	1.52	3
LS	.100	BSC	2.54	BSC	5, 9
LT	.008	.015	0.20	0.38	8
LW	.014	.023	0.36	0.58	8
LW <sub>1</sub>	.030	.070	0.76	1.78	2, 8
α	0°	15°	0°	15°	


#### NOTES:

- 1. Index area: A notch or a pin 1 identification mark shall be located adjacent to pin 1 and shall be within the shaded area shown. The manufacturer's identification shall not be used as a pin 1 identification mark.
- 2. The minimum limit for dimension LW<sub>1</sub> may be .020 inch (0.51 mm) for lead numbers 1, 8, 9, and 16 only.
- 3. Dimension  $LO_2$  shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus, and glass overrun.
- 5. The basic pin spacing is .100 inch (2.54 mm) between centerlines. Each pin centerline shall be located within ±.010 inch (0.25 mm) of its exact longitudinal position relative to pins 1 and 16.
- 6. Applies to all four corners (lead numbers 1, 8, 9, and 16).
- 7. Lead center when  $\alpha$  is 0 degrees. BW<sub>1</sub> shall be measured at the centerline of the leads.
- 8. All leads: Dimensions are pre-solder dip. Pointed or round lead ends are allowed.
- 9. Fourteen spaces.
- 10. Dimensions are in inches. Millimeters are given for general information only.

FIGURE 5. Physical dimensions for type 1N6101.




Symbol	Inc	hes	Millim	neters	Notes	
	Min	Max	Min	Max		
BL	.255	.278	6.48	7.06		
BL <sub>1</sub>		.288		7.32	2	
BW	.194	.200	4.93	5.08		
CH	.045	.095	1.14	2.41		
LL	.265	.290	6.73	7.37		
LL1	.724	.780	18.39	19.81		
LO <sub>2</sub>	.020	.025	0.51	0.64	4	
LS	.030	) TP	0.76	0.76 TP		
LT	.004	.006	0.10	0.15	6	
LU		.210		5.33	2	
LW	.010	.019	0.25	0.48	6	



#### NOTES:

- 1. Index area: A notch or a pin 1 identification mark shall be located adjacent to pin 1 and shall be within the shaded area limited by pin 3 and package centerline. The manufacturer's identification shall not be used as a pin 1 identification mark.
- 2. This dimension allows for off-center lid, meniscus, and glass overrun.
- 3. The true position pin spacing is located within ±.005 inch (0.13 mm) of its true longitudinal position relative to pins 1 and 20.
- 4. Dimension LO<sub>2</sub> shall be measured at the point of exit of the lead from the body.
- 5. Eighteen spaces.
- 6. All leads: Dimensions are pre-solder dip.
- 7. Dimensions are in inches. Millimeters are given for general information only.

\* FIGURE 6. Physical dimensions for type 1N6496.



CONFIG.

2

Symbol	Inc	hes	Millim	neters	Notes	
	Min	Max	Min	Max		
BL	.370	.400	9.40	10.16		
BL1		.020		0.51	2	
BW	.245	.260	6.22	6.60		
BW1		.015		0.38		
BW2	0.030		0.76			
СН	.045	.095	1.14	2.41		
LL	.250	.370	6.35	9.40		
LL <sub>1</sub>		.015		0.38		
LO2	.025	.040	0.64	1.02	4	
LS	.050	BSC	1.27	1.27 BSC		
LT	.003	.008	0.08	0.20	7	
LW	.015	.019	0.38	0.48	7	


### NOTES:

1. This package is inactive and shall be replaced with the package on figure 8.


NOTE 9

- 2. Index area: A notch or a pin 1 identification mark shall be located adjacent to pin 1 and shall be within the shaded area limited by pin 3 and package centerline. The manufacturer's identification shall not be used as a pin 1 identification mark.
- 3. This dimension allows for off-center lid, meniscus, and glass overrun.
- 4. The true position pin spacing is located within ±.005 inch (0.13 mm) of its true longitudinal position relative to pins 1 and 16.
- 5. Dimension LO<sub>2</sub> shall be measured at the point of exit of the lead from the body.
- 6. Fourteen spaces.
- 7. All leads: Dimensions are pre-solder dip.
- 8. Dimensions are in inches. Millimeters are given for general information only.
- 9. If this configuration is used, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.

\* FIGURE 7. Physical dimensions for type 1N6510.



Symbol	Inc	hes	Millim	neters	Notes	
	Min	Max	Min	Max		
BL	.370	.400	9.40	10.16		
BW	.235	.260	5.97	6.60		
BW <sub>1</sub>	.125		3.18			
BW2	.030		0.76			
СН	.045	.095	1.52	2.41		
LL	.250	.370	6.35	9.40		
LO	.005		0.13			
LO2	.005	.050	0.13	1.27	2	
LS	.050	BSC	1.27	1.27 BSC		
LT	.003	.006	0.08	0.15	6	
LW	.015	.019	0.38	0.48	6	



#### NOTES:

- 1. Index area: A notch or a pin 1 identification mark shall be located adjacent to pin 1 and shall be within the shaded area limited by pin 3 and package centerline. The manufacturer's identification shall not be used as a pin 1 identification mark.
- 2. This dimension allows for off-center lid, meniscus, and glass overrun.
- 3. The true position pin spacing is located within ±.005 inch (0.13 mm) of its true longitudinal position relative to pins 1 and 14.
- 4. Dimension LO<sub>2</sub> shall be measured at the point of exit of the lead from the body.
- 5. Twelve places.
- 6. All leads: Dimensions are pre-solder dip.
- 7. Dimensions are in inches.
- 8. Millimeters are given for general information only.
- 9. If this configuration is used, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.

\* FIGURE 8. Physical dimensions for type 1N6510.

#### 2. APPLICABLE DOCUMENTS

2.1 <u>General</u>. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

#### 2.2 Government documents.

2.2.1 <u>Specifications, standards, and handbooks</u>. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

#### DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 - Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750	-	Test Methods for Semiconductor Devices.
MIL-STD-883	-	Microcircuits.

(Copies of these documents are available online at <u>http://assist.daps.dla.mil/quicksearch/</u> or <u>http://assist.daps.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

\* 2.2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

ASTM F30 - Standard Specification for Iron-Nickel Sealing Alloys

(Application for copies should be addressed to ASTM International, PO Box C700, 100 Barr Harbor West, Conshohocken, PA 19428-2959 Website is <u>http://www.astm.org</u>.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

\* 3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.

\* 3.2 <u>Qualification</u>. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list (QML) before contract award (see 4.2 and 6.3).

3.3 <u>Abbreviations, symbols, and definitions</u>. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500 and as follows.

- V<sub>fr</sub> Forward recovery voltage. Specified maximum forward voltage used to determine forward recovery time.
- IRX Reverse current for each diode of test section.
- V<sub>FX</sub> Forward voltage for each diode of test section.
- Isolation current between any two interconnect pins of adjacent parallel sets of diodes with all other pins open circuited.

\* 3.4 <u>Interface and physical dimension</u>. The interface and physical dimension shall be as specified in MIL-PRF-19500, and figures 1, 2, 3, 4, 5, 6, 7, and 8. Schematic diagrams are specified in figure 9. No organic or polymeric materials shall be used.

\* 3.4.1 <u>Lead material and finish</u>. Lead material shall be Kovar, F-15 alloy, or alloy 42 as specified in ASTM F-30. Lead finish shall be gold-plated or solderable in accordance with MIL-PRF-19500. Where a choice of lead material of finish is desired, it shall be specified in the contract or order (see 6.2).

3.4.2 <u>Die mounting</u>. Pure glass shall not be used for die mounting. Metal glass die mounting is acceptable with qualifying activity approval for die with area greater than 1,000 square mils.

3.5 Marking. Devices shall be marked as specified in MIL-PRF-19500.

3.6 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I.

3.7 <u>Electrical test requirements</u>. The electrical test requirements shall be as specified in table I herein.

3.8 <u>Workmanship</u>. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

#### 4. VERIFICATION

4.1 <u>Classification of inspections</u>. The inspection requirements specified herein are classified as follows:

- a. Qualification inspection (see 4.2).
- b. Screening (see 4.3).
- c. Conformance inspection (see 4.4).

4.2 <u>Qualification inspection</u>. Qualification inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.2.1 <u>Group E qualification</u>. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not require the performance of table II tests, the tests specified in table II herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.

4.3 <u>Screening (JANS, JANTXV, and JANTX levels)</u>. Screening shall be in accordance with table E-IV of MIL-PRF-19500 and as specified herein. Specified electrical measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen	Measurements				
(see table E-IV of	JANS level	JANTX and JANTXV levels			
MIL-PRF-19500)					
1	Method 2010 of MIL-STD-883,	Method 2010 of MIL-STD-883,			
	condition B.	condition B (JANTXV only).			
7	Optional	Optional			
9	Not applicable	Not applicable			
11	I <sub>R1</sub> and V <sub>F1</sub>	I <sub>R1</sub> and V <sub>F1</sub>			
12	See 4.3.1.	See 4.3.1.			
13	Subgroups 2 and 3 of table I herein;	Subgroup 2 of table I herein;			
	$\Delta I_{R1}$ = 100 percent of initial reading	$\Delta I_{R1}$ = 100 percent of initial reading or			
	or 10 nA dc, whichever is greater.	± 25 nA dc, whichever is greater.			
	$\Delta V_{F1} = \pm 25 \text{ mV} \text{ dc of initial reading.}$	$\Delta V_{F1} = \pm 30 \text{ mV} \text{ dc of initial reading.}$			
14	Required	Required			

4.3.1 <u>Power burn-in conditions</u>. Power burn-in conditions are as follows (see 4.5.7):  $T_A = +150^{\circ}C$ . Time = 72 hours minimum.  $V_R = 50 \text{ V}$  dc for 1N5768, 1N5770, 1N5772, 1N5774, 1N6496, 1N6506, 1N6507, 1N6508, and 1N6509.  $V_R = 60 \text{ V}$  dc for 1N6100, 1N6101, 1N6510, and 1N6511.

4.4 <u>Conformance inspection</u>. Conformance inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.4.1 <u>Group A inspection</u>. Group A inspection shall be conducted in accordance with table E-V of MIL-PRF-19500, table I herein, and as specified herein. Electrical measurements (end-points) shall be in accordance with table I, subgroup 2 herein.

4.4.2 <u>Group B inspection</u>. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIa (JANS) and table E-VIb (JAN, JANTX, JANTXV) of MIL-PRF-19500 and as specified herein. Electrical measurements (end-points) and delta requirements shall be in accordance with table I, subgroup 2 herein.

#### 4.4.2.1 Group B inspection, table E-VIa (JANS) of MIL-PRF-19500.

<u>Subgroup</u>	<u>Method</u>	Conditions
B7	1027	$T_A$ = +150°C each diode DC blocking, $V_R$ = 50 V dc.

4.4.2.2 Group B inspection, table E-VIb (JANTX and JANTXV) of MIL-PRF-19500.

<u>Subgroup</u>	Method	<u>Conditions</u>
B3	1027	DC blocking; $T_A$ = +150°C; $V_R$ = 50 V dc.
B4	2037	Test condition A

4.4.3 <u>Group C inspection</u>. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500 and as specified herein. Electrical measurements (end-points) shall be in accordance with table I, subgroup 2 herein.

4.4.3.1 Group C inspection, table E-VII of MIL-PRF-19500.

<u>Subgroup</u>	Method	Conditions
C2	1056	Test condition A
C6	1026	T <sub>A</sub> = +150°C; V <sub>R</sub> = 50 V dc.

4.4.4 <u>Group E inspection</u>. Group E inspection shall be conducted in accordance with the tests and conditions specified for subgroup testing in table E-IX of MIL-PRF-19500, and table II herein. Electrical measurements (endpoints) shall be in accordance with table I, subgroup 2 herein.

4.5 <u>Methods of inspection</u>. Methods of inspection shall be as specified in the appropriate tables and as follows.

4.5.1 <u>Measurement of reverse current for 1N5772, 1N5774, 1N6496 1N6508, and 1N6509</u>. For 1N5772, 1N5774, 1N6496, 1N6508, and 1N6509, the reverse current shall be measured using a circuit which bypasses the shunt resistance through the other diodes not under test, around the current meter. Care should be taken to assure that the voltage drop across the current meter is less than 10 millivolts.

4.5.2 Forward voltage. This parameter shall be measured 90 microseconds after the leading edge of the pulse.

4.5.3 <u>Peak forward voltage</u>. During this test, the maximum shunt capacitance across the diode shall be 19 pF and the equipment bandwidth shall be 80 MHz minimum.

4.5.4 <u>Pin-to-pin capacitance</u>. This parameter is the total pin-to-pin capacitance across each individual diode and may not necessarily represent actual diode capacitance since they are all connected together at either the anode or cathode and these connections represent additional capacitance.

4.5.5 <u>Reverse current (IRX)</u> and forward voltage ( $V_{FX}$ ). Each common anode section and each common cathode section shall be tested separately. Each diode in the test section shall be measured individually after the array has reached thermal equilibrium.

4.5.6 <u>Isolation current (IR)</u>; bridging current(IRbr). These devices shall be subjected to the isolation current/bridging current tests as specified:

- a. For types 1N5772, 1N5774, 1N6496, 1N6508, and 1N6509, the bridging current shall be measured by supplying the forcing function to every other interconnect pin and measuring the remaining interconnect pins (excluding common anode and common cathode pins), I<sub>Rbr</sub>. Repeat the test, reversing the polarity of the forcing function.
- b. For types 1N6100, 1N6101, 1N6511, and 1N6510, the bridging current shall be measured by applying the forcing function to every other diode (anode and cathode simultaneously) and measuring the remaining diodes (anode and cathode simultaneously), I<sub>Rbr</sub>. Repeat the test, reversing the polarity of the forcing function.
- c. For types 1N5774, 1N6496, and 1N6509, the isolation current shall be measured between the individual circuits by applying the forcing function to the anode and cathode of one circuit and measuring to the anode and cathode of other circuit, I<sub>Ri</sub>. Repeat the test, reversing the polarity of the forcing function.
- d. For types 1N5768 and 1N6506, the forcing function shall be applied to every other anode and measured on the remaining anodes, I<sub>Rbr</sub>. Repeat the test, reversing the polarity of the forcing function.
- e. For types 1N5770 and 1N6509, the forcing function shall be applied to every other cathode and measured on the remaining cathodes, I<sub>Rbr</sub>. Repeat the test, reversing the polarity of the forcing function.

\* 4.5.7 <u>Free air power burn-in and life tests</u>. The use of a current limiting or ballast resistor is permitted provided that each device under test still sees the full  $P_t$  (minimum) and that the minimum applied voltage, where applicable, is maintained throughout the burn-in period. Method 3100 of MIL-STD-750 shall be used to measure T<sub>J</sub>.

TABLE I.	Group A	inspection.
----------	---------	-------------

Inspection <u>1</u> /	MIL-STD-750			Limit		Unit
	Method	Conditions	Symbol	Min	Max	
Subgroup 1						
Visual and mechanical Inspection	2071					
Subgroup 2						
Breakdown voltage	4021		V(BR)			
1N5768, 1N5770, 1N5772 1N5774, 1N6496, 1N6506 1N6507, 1N6508, 1N6509		$I_R = 10 \ \mu A \ dc;$ PW = 100 ms maximum duty cycle $\leq$ 20 percent		60		V dc
1N6100, 1N6101, 1N6510 1N6511		I <sub>R</sub> = 5 μA dc; PW = 100 ms maximum; duty cycle ≤ 20 percent		75		V dc
Reverse current	4016	DC method (see 4.5.1)				
All types		$V_R = 40 V dc$	IR1		.1	µA dc
1N6100, 1N6101, 1N6510 1N6511		V <sub>R</sub> = 20 V dc	I <sub>R2</sub>		25	nA dc
Forward voltage	4011	PW = 300 $\mu$ s ± 50 $\mu$ s; duty cycle ≤ 2 percent (see 4.5.2)				
All types		I <sub>F</sub> = 100 mA dc	V <sub>F1</sub>		1.0	V dc
1N5768, 1N5770, 1N5772 1N5774, 1N6496, 1N6506 1N6507, 1N6508, 1N6509		IF = 500 mA dc	VF2		1.5	V dc
Subgroup 3						
High temperature operation:		T <sub>A</sub> = +150°C				
Reverse current	4016	DC method; V <sub>R</sub> = 40 V dc				
Low temperature operation:		T <sub>A</sub> = -55°C	I <sub>R3</sub>		50	µA dc
Forward voltage	4011	IF = 10 mA dc	V <sub>F3</sub>		1	V dc
See footnote at end of table						

See footnote at end of table.

# TABLE I. Group A inspection - Continued.

Inspection <u>1</u> /	MIL-STD-750			Limit		Unit
	Method	Conditions	Symbol	Min	Max	
Subgroup 4						
Forward recovery voltage (peak)	4026	$\label{eq:PW} \begin{split} PW &\geq 150 \text{ ns}; \ R_S = 50\Omega; \ t_f = 10 \text{ ns}; \\ duty cycle &\leq 2 \text{ percent} \ (\text{see } 4.5.3) \end{split}$	VF4			
1N5768, 1N5770, 1N5772, 1N5774, 1N6496, 1N6506, 1N6507, 1N6508, 1N6509		I <sub>F</sub> = 500 mA			5	V (pk)
1N6100, 1N6101, 1N6510, 1N6511		IF = 100 mA			5	V (pk)
Capacitance (pin-to-pin)	4001	$V_R = 0 V dc; f = 1 MHz (see 4.5.4)$	Ct			
1N5770, 1N5772, 1N5774, 1N6496, 1N6507, 1N6508, 1N6509					8	pF
1N5768, 1N6100, 1N6101, 1N5605, 1N6510, 1N6511					4	pF
Forward recovery time	4026	$\label{eq:PW} \begin{array}{l} PW \geq 150 \text{ ns; } R_{S} = 50 \Omega \text{; duty cycle} \leq \\ \text{2 percent, } t_{f} = 10 \text{ ns; } V_{ff} = 1.1 \text{ V dc} \end{array}$	tfr			
1N5768, 1N5770, 1N5772, 1N5774, 1N6496, 1N6506, 1N6507, 1N6508, 1N6509		IF = 500 mA dc			40	ns
1N6100, 1N6101, 1N6510, 1N6511		IF = 100 mA dc			15	ns
Reverse recovery time						
1N5768, 1N5770, 1N5772 1N5774, 1N6496, 1N6506 1N6507, 1N6508, 1N6509	4031	Condition B; $I_F = I_R = 200 \text{ mA}$ ; $R_L = 100 \Omega$ ; $I_{rr} = 20 \text{ mA}$	trr		20	ns
1N6100, 1N6101, 1N6510 1N6511		Condition B; $I_F = I_R = 10 \text{ mA}$ ; R <sub>L</sub> = 100 $\Omega$ ; $I_{rr} = 1 \text{ mA}$			10	ns
Forward voltage (match) 1N6100, 1N6101, 1N6510 1N6511	4011	IF = 10 mA	V <sub>F5</sub>		5	mV

See footnote at end of table.

Inspection <u>1</u> /	MIL-STD-750			Limit		Unit
	Method	Conditions	Symbol	Min	Max	
Subgroup 5						
Not applicable <u>Subgroup 6</u>						
Surge current	4066	$I_{FSM} = 500 \text{ mA(pk)}; 10 \text{ surges at}$ one per minute; $t_p = 1/120 \text{ s};$ choose four diodes from each array in cycles.				
Electrical measurements		See table. I, subgroup 2				
Subgroup 7						
Reverse current (except omit for the following devices.)	4016	DC method; $V_R = 40 V dc$ ; $I_F = 25 mA dc$ for each of the other diodes in the test section (see 4.5.5).	I <sub>RX</sub>		10	µA dc
1N6100, 1N6101, 1N6510, 1N6511						
Forward voltage (except omit for the following devices.)	4011	$I_F = 25 \text{ mA dc}; I_F = 25 \text{ mA dc for}$ each of the other diodes in the test section (see 4.5.5)	VFX		1.0	V dc
1N6100, 1N6101, 1N6510 1N6511						
Bridging current (all devices)	4016	DC method; V <sub>R</sub> = +40 V dc and -40 V dc (see 4.5.6.a through 4.5.6.d)	lRbr		0.8	μA dc
Isolation current	4016	DC method; V <sub>R</sub> = +40 V dc and -40 V dc (see 4.5.6.c)	I <sub>Ri</sub>			
1N5774 1N6496 1N6509					0.8	μA dc

# TABLE I. Group A inspection - Continued.

1/ For sampling plan, see MIL-PRF-19500.

Inspection		MIL-STD-750	Qualification inspection
	Method	Conditions	
Subgroup 1			n = 45, c = 0
Temperature cycling	1051	500 cycles, -65°C to +175°C	
Hermetic seal	1071		
Fine leak			
Gross leak			
Electrical measurement		See table I, subgroup 2.	
Subgroup 2			
Intermittent operating life	1037	10,000 cycles.	
Electrical measurements		See table I, subgroup 2.	
Subgroups 4, 5, 6, 7, 8 and 9			
Not applicable			

# TABLE II. Group E inspection (all quality levels) for qualification and requalification only.




FIGURE 9. Schematics.




FIGURE 9. <u>Schematics</u> - continued.

#### 5. PACKAGING

\* 5.1 <u>Packaging</u>. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

#### 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

- 6.1 Intended use. The notes specified in MIL-PRF-19500 are applicable to this specification.
- \* 6.2 <u>Acquisition requirements</u>. Acquisition documents should specify the following:
  - a. Title, number, and date of this specification.
  - b. Packaging requirements (see 5.1).
  - c. Lead finish (see 3.4.1).
  - d. Product assurance level and type designator.
  - e. Destructive physical analysis when requested.

\* 6.3 <u>Qualification</u>. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML-19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from Defense Supply Center, Columbus, ATTN: DSCC/VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil.

\* 6.6 <u>Changes from previous issue</u>. The margins of this specification are marked with asterisks to indicate where changes from the previous issue were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians: Army - CR Navy - EC Air Force - 11 NASA - NA DLA - CC

Review activities:

Preparing activity: DLA - CC

(Project 5961-2006-066)

Army - AR, AV, MI, SM Navy - AS, MC Air Force - 99

\* NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at <a href="http://assist.daps.dla.mil">http://assist.daps.dla.mil</a>.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

JANTXV1N6511 JANTXV1N6100 JANTX1N6511 JAN1N6100 JANTX1N6510