### Features

- Fast Read Access Time 120 ns
- Automatic Page Write Operation
  - Internal Address and Data Latches for 128 Bytes
  - Internal Control Timer
- Fast Write Cycle Time
  - Page Write Cycle Time 10 ms Maximum
  - 1 to 128-byte Page Write Operation
- Low Power Dissipation
  - 50 mA Active Current
  - 10 mA CMOS Standby Current
- <u>Hardware and Software Data Protection</u>
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology
  - Endurance: 5.10<sup>4</sup> Read/Modify Write Cycles @ Ground Level
  - Data Retention: 10 Years
- Operating Range: 4.5V to 5.5V, -55 to +125°C
- CMOS and TTL Compatible Inputs and Outputs
- No Single Event Latch-up below a LET Threshold of 80 MeV/mg/cm<sup>2</sup>
- Tested up to a Total Dose of (according to MIL STD 883 Method 1019):
  - 10 kRads (Si) Read-only Mode when Biased
  - 30 kRads (Si) Read-only Mode when Unbiased
- JEDEC Approved byte-Wide Pinout
  - 435 Mils Wide 32-Pin Flat Pack Package

# Description

The AT28C010-12DK is a high-performance Electrically Erasable and Programmable Read-Only Memory. Its one megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 120 ns with power dissipation of just 275 mW. When the device is deselected, the CMOS standby current is less than 10 mA.

The AT28C010-12DK is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 128-byte page register to allow writing of up to 128 bytes simultaneously. During a write cycle, the address and 1 to 128 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA POLLING of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28C010 has additional features to ensure high quality in manufacturing. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 128 bytes of EEPROM for device identification or tracking.



Space 1-MBit (128K x 8) Paged Parallel EEPROMs

# AT28C010-12DK








## **Pin Configuration**

Pin Name	Function
A0 - A16	Addresses
CE	Chip Enable
ŌE	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect



		-					
	Top View						
	$\bigcirc$		1				
A16 🗆	1	32	⊐ vcc				
A15 🗆	2	31	D NC				
A12 🗆	3	30	D WE				
A7 🗆	4	29	🗆 A14				
A6 🗆	5	28	🗆 A13				
NC 🗆	6	27	🗆 A8				
A5 🗆	7	26	🗆 A9				
A4 🗆	8	25	🗆 A11				
A3 🗆	9	24					
A2 🗆	10	23	🗆 A10				
A1 🗆	11	22					
A0 🗆	12	21	1/07				
I/O0 🗆	13	20	1/06				
I/O1 🗆	14	19	1/05				
I/O2 🗆	15	18	1/04				
GND 🗆	16	17	□ I/O3				

### **Block Diagram**



### Device Operation

- **READ:** The AT28C010-12DK is accessed like a Static RAM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention in their system.
- **BYTE WRITE:** A low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high initiates a write cycle. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . Once a byte write has been started it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of  $t_{WC}$ , a read operation will effectively be a polling operation.
- **PAGE WRITE:** The page write operation of the AT28C010-12DK allows 1 to 128 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 127 additional bytes. Each successive byte must be written within 150  $\mu$ s (t<sub>BLC</sub>) of the previous byte. If the t<sub>BLC</sub> limit is exceeded the AT28C010-12DK will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A7 A16 inputs. For each WE high to low transition during the page write operation, A7 A16 must be the same.
- The A0 to A6 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.
- **DATA POLLING:** The AT28C010-12DK features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.
- TOGGLE BIT: In addition to DATA Polling the AT28C010-12DK provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.
- DATA PROTECTION: If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.
   For more information see the application note: http://www.atmel.com/dyn/resources/prod\_documents/DOC0544.PDF
- HARDWARE PROTECTION: Hardware features protect against inadvertent writes to the AT28C010-12DK in the following ways: (a) V<sub>DD</sub> sense if V<sub>DD</sub> is below 3.8V (typical) the write function is inhibited; (b) V<sub>DD</sub> power-on delay once V<sub>DD</sub> has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a write: (c) write inhibit holding any one of OE low, CE high or WE high inhibits write cycles; (d) noise filter pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a write cycle.

**SOFTWARE DATA PROTECTION:** A software controlled data protection feature has been implemented on the AT28C010-12DK. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C010-12DK is shipped from Atmel with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific bytes of data are written to three specific addresses (refer to Software Data Protection





Algorithm). After writing the 3-byte command sequence and after  $t_{WC}$  the entire AT28C010-12DK will be protected against inadvertent write operations. It should be noted, that once protected the host may still perform a byte or page write to the AT28C010-12DK. This is done by preceding the data to be written by the same 3-byte command sequence used to enable SDP.

- Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the AT28C010-12DK during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation.
- After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of t<sub>WC</sub>, read operations will effectively be polling operations.
- **DEVICE IDENTIFICATION:** An extra 128 bytes of EEPROM memory are available to the user for device identification. By raising A9 to 12V ± 0.5V and using address locations 1FF80H to 1FFFFH the bytes may be written to or read from in the same manner as the regular memory array.
- **OPTIONAL CHIP ERASE MODE:** The entire device can be erased using a 6-byte software code. Please see Software Chip Erase application note for details.

#### **DC and AC Operating Range**

	AT28C010-12DK-12
Operating Temperature (Case)	-55°C to +125°C
V <sub>DD</sub> Power Supply	5V ± 10%

### **Operating Modes**

Mode	CE	OE	WE	I/O
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>
Write <sup>(1)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>
Standby	V <sub>IH</sub>	Х	Х	High Z
Write Inhibit	Х	Х	V <sub>IH</sub>	$D_{OUT}$ or High Z
Write Inhibit	V <sub>IH</sub>	Х	Х	High Z
Write Inhibit	х	V <sub>IL</sub>	Х	$D_{OUT}$ or High Z
Write Inhibit	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	No operation
Software Chip Clear	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>
Software Write Protect	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>
High Voltage Chip Clear	V <sub>IL</sub>	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IH</sub>
Output Disable	Х	V <sub>IH</sub>	Х	High Z

 $V_{IH}$  = High Logic, "1" state,  $V_{IL}$  = Low Logic "0" state.

X = logic "don't care" state, High Z = high impedance state.

 $V_{H}$  = Chip clear voltage,  $D_{OUT}$  = Data out, and  $D_{IN}$  = Data in.

Notes: 1. Refer to AC Programming Waveforms





## **Electrical Characteristics**

#### **Absolute Maximum Ratings\***

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground	0.6V to +6.25V
All Output Voltages with Respect to Ground	0.6V to V <sub>DD</sub> + 0.6V
Voltage on OE and A9 with Respect to Ground	0.6V to +13.5V


\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **DC Characteristics**

Symbol	Parameter	Condition	Min	Max	Units
I <sub>IL</sub> , I <sub>IH</sub>	Low Level Input Current	$V_{IN} = 0V$ to $V_{DD} + 1V$	-10	10	mA
I <sub>OZL</sub> , I <sub>OZH</sub>	Output Leakage Current	$V_{I/O} = 0V$ to $V_{DD}$	-10	10	mA
I <sub>CC3</sub>	V <sub>DD</sub> Standby Current CMOS	$\overline{\text{CE}}$ = V <sub>DD</sub> - 0.3V to V <sub>DD</sub> + 1V		10	mA
I <sub>CC2</sub>	V <sub>DD</sub> Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V <sub>DD</sub> + 1V		10	mA
I <sub>CC1</sub>	V <sub>DD</sub> Active Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA		50	mA
V <sub>IL</sub>	Input Low Voltage			0.8	V
V <sub>IH</sub>	Input High Voltage		2.0		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.45	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 mA	2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	I <sub>OH</sub> = -100 mA; V <sub>DD</sub> = 4.5V	4,2		V

### **AC Read Characteristics**

### AC Read Waveforms<sup>(1)(2)(3)(4)</sup>





- Notes: 1. CE may be delayed up to T<sub>AVQV</sub> T<sub>ELQV</sub> after the address transition without impact on T<sub>AVQV</sub>.
  2. OE may be delayed up to T<sub>ELQV</sub> T<sub>OLQV</sub> after the falling edge of CE without impact on T<sub>ELQV</sub> or by T<sub>AVQV</sub> T<sub>OLQV</sub> after an address change without impact in T<sub>AVQV</sub>.
  - 3.  $T_{EHQZ}$  is specified from OE or CE wichever occurs first (CL = 5 pF).
  - 4. This parameter is characterized and is not 100% tested.
  - 5. If CE is de-asserted, it must remain de-asserted for at least 50ns during read operations otherwise incorrect data may be read.





#### Input Test Waveforms and Measurement Level





### Pin Capacitance $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

**Output Test Load** 

Symbol	Тур	Мах	Units	Conditions
C <sub>IN</sub>	4	10	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V


Note: 1. This parameter is 100% characterized and is not 100% tested.

#### **AC Write Characteristics**


Symbol	Parameter	Min	Max	Units
T <sub>AVEL</sub> , T <sub>AVWL</sub> , T <sub>OHWL</sub> , T <sub>OHEL</sub> ,	Address, OE Set-up Time	0		ns
T <sub>ELAX</sub> , T <sub>WLAX</sub>	Address Hold Time	50		ns
T <sub>WLEL</sub> , T <sub>ELWL</sub>	Chip Select Set-up Time	0		ns
T <sub>EHWH</sub> , T <sub>WHEH</sub>	Chip Select Hold Time	0		ns
T <sub>ELEH</sub> , T <sub>WLWHI</sub>	Write Pulse Width ( $\overline{WE}$ or $\overline{CE}$ )	100		ns
T <sub>DVEH</sub> , T <sub>DVWH</sub>	Data Set-up Time	50		ns
T <sub>EHDX</sub> , T <sub>WHDX</sub> , T <sub>WHOL</sub> , T <sub>EHOL</sub>	Data, OE Hold Time	0		ns
T <sub>WPH</sub>	Write Pulse Width High	50		ns

### AC Write Waveforms

### WE Controlled



**CE** Controlled








### **Page Mode Characteristics**


Symbol	Parameter	Min	Max	Units
T <sub>WHWL1</sub>	Write Cycle Time		10	ms
T <sub>AVWL</sub> , T <sub>OHWL</sub>	Address Set-up Time, $\overline{\text{OE}}$ Set up time	0		ns
T <sub>WLAX</sub>	Address Hold Time	50		ns
T <sub>DVWH</sub>	Data Set-up Time	50		ns
T <sub>WHDX</sub> , T <sub>WHOL</sub>	Data Hold Time, $\overline{OE}$ Hold time	0		ns
T <sub>WLWH1</sub>	Write Pulse Width	100		ns
T <sub>WHWL2</sub>	Byte Load Cycle Time		150	ms
T <sub>WPH</sub>	Write Pulse Width High	50		ns

### Page Mode Write Waveforms <sup>(1)(2)</sup>





- Notes: 1. A7 through A16 must specify the page address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ).
  - 2.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.

#### Chip Erase Waveforms



### **Software Data**






Notes: 1. Data Format: I/O7 - I/O0 (Hex);

- Address Format: A14 A0 (Hex).
- 2. Write Protect state will be activated at end of write even if no other data is loaded.
- 3. 1 to 128 bytes of data are loaded.






#### Figure 2. Protection Disable Algorithm<sup>(1)</sup>



- Notes: 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
  - 2. Write Protect state will be activated at end of write even if no other data is loaded.
  - 3. Write Protect state will be deactivated at end of write period even if no other data if loaded.
  - 4. 1 to 128 bytes of data are loaded.

# Software Protected Program Cycle Waveform<sup>(1)(2)(3)</sup>



- Notes: 1. A0 A14 must conform to the addressing sequence for the first 3 bytes as shown above.
  After the command sequence has been issued and a page write operation follows, the page address inputs (A7 A16) must be the same for each high to low transition of WE (or CE).
  - 3.  $\overline{\text{OE}}$  must be high only when  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are both low.






# Data Polling Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
T <sub>WHDX</sub>	Data Hold Time	10			ns
T <sub>WHOL</sub>	OE Hold Time	10			ns
T <sub>OLQV</sub>	OE Access Time <sup>(2)</sup>				ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

## Data Polling Waveforms




### Toggle Bit Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Мах	Units
T <sub>WHDX</sub>	Data Hold Time	10			ns
T <sub>WHOL</sub>	OE Hold Time	10			ns
T <sub>OLQV</sub>	OE Access Time <sup>(2)</sup>				ns
T <sub>OEHP</sub>	OE High Pulse	150			ns
T <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

# Toggle Bit Waveforms<sup>(1)(2)(3)</sup>



Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

2. Beginning and ending state of I/O6 will vary.

3. Any addres location may be used but the address should not vary.






# **Ordering Information**

t <sub>ACC</sub> (ns)	I <sub>CC</sub> (mA)		Ordering Code	Package	Packing
	Active	Standby			
			AT28C010-12DK-E		Engineering Samples
120	50	10	AT28C010-12DK-MQ	FP32.4	Military Level B
			AT28C010-12DK-SV		Space Level B

## **Packaging Information**

FP32.435

32F, 32-Lead, Non-Windowed, Ceramic Bottom Brazed Flat Package (Flatpack) Dimensions in Inches and Millimeters MIL-STD-1835 F-18 CONFIG B JEDEC OUTLINE MO-115



	мм		INCH	
	Min	Max	Min	Max
A	1.78	2. 72	. 070	. 107
b	0.38	0.48	. 015	. 019
С	0.076	0.15	. 003	.007
D	20.62	21.03	. 81 2	. 828
E	10.92	11.18	. 430	. 440
E5	8.46	8. 82	. 333	. 347
ĸ	0.20	0.38	. 008	. 015
k1	0.63 BSC		.025 BSC	
е	1.27 BSC		.050 BSC	
L	6.65	8. 20	. 262	. 323
Q	0.66		. 026	
S	0.13		. 005	.045
N	32		32	





### **Document Revision History**

**Changes from Rev. C to Rev. D** Page 7 : updated to be in compliance with military version of the datasheet which implements a condition on the CE Pulse High Time to avoid bad output data when a very fast read enable is used by application.

Changes from Rev. D to Rev. E

Page 1 :

- "Preliminary" status suppressed
- Endurance : Read Cycles replaced by Read/Modify Write Cycles @ Ground Level



#### Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site www.atmel.com *Technical Support* Enter Product Line E-mail Sales Contact www.atmel.com/contacts

*Literature Requests* www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### Microchip:

<u>AT28C010-12DM/883</u> <u>AT28C010-12EM/883</u> <u>AT28C010-12FM/883</u> <u>AT28C010-12UM/883</u> <u>AT28C010-15DM/883</u> <u>AT28C010-15EM/883</u> <u>AT28C010-15FM/883</u> <u>AT28C010-15UM/883</u> <u>AT28C010-20DM/883</u> <u>AT28C010-20EM/883</u> <u>AT28C010-20FM/883</u> <u>AT28C010-20UM/883</u> <u>AT28C010-25DM/883</u> <u>AT28C010-25FM/883</u> <u>AT28C010E-12JU</u> <u>AT28C010-12JU</u> <u>AT28C010-12TU</u> <u>AT28C010-15JU</u> <u>AT28C010-15TU</u> <u>AT28C010E-12TU</u> <u>AT28C010E-15JU</u> <u>AT28C010E-15TU</u> <u>AT28C010E-12JU-T</u> <u>AT28C010-15JU-T</u> <u>AT28C010E-12JU-235</u> <u>AT28C010E-12JU-235</u> <u>AT28C010E-12JU-7</u> <u>AT28C010E-15JU-235</u> <u>AT28C010E-15JU-7</u> <u>AT28C010E-15TU-7</u> <u>AT28C010E</u>