## Features

- Fast read access time 55ns
- Low-power CMOS operation
  - 100µA max standby
  - 40mA max active at 5MHz
- JEDEC standard packages
  - 40-lead PDIP
  - 44-lead PLCC
- Direct upgrade from 512Kbit, 1Mbit, and 2Mbit Atmel<sup>®</sup> AT27C516, AT27C1024, and AT27C2048) EPROMs
- 5V ± 10% supply
- High-reliability CMOS technology
  - 2,000V ESD protection
  - 200mA latchup immunity
- Rapid programming algorithm 50µs/word (typical)
- CMOS- and TTL-compatible inputs and outputs
- Integrated product identification code
- Industrial temperature range
- Green (Pb/halide-free) packaging option

## 1. Description

The Atmel AT27C4096 is a low-power, high-performance, 4,194,304-bit, one-time programmable, read-only memory (OTP EPROM) organized as 256K by 16 bits. It requires a single 5V power supply in normal read mode operation. Any word can be accessed in less than 55ns, eliminating the need for speed reducing WAIT states. The x16 organization makes this part ideal for high-performance, 16- and 32-bit microprocessor systems.

In read mode, the AT27C4096 typically consumes 15mA. Standby mode supply current is typically less than 10 $\mu\text{A}$ 

The AT27C4096 is available in industry-standard, JEDEC-approved, one-time programmable (OTP) PDIP and PLCC packages. The device features two-line control ( $\overline{CE}$ ,  $\overline{OE}$ ) to eliminate bus contention in high speed systems.

With high-density 256K word storage capability, the AT27C4096 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

The AT27C4096 has additional features that ensure high quality and efficient production use. The rapid programming algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50µs/word. The Integrated product identification code electronically identifies the device and manufacturer. This feature is used by industry-standard programming equipment to select the proper programming algorithms and voltages.



4Mb (256K x 16) One-time Programmable, Read-only Memory

Atmel AT27C4096








## 2. Pin configurations

	-	
Pin name	Function	
A0 - A17	Addresses	
00 - 015	Outputs	
CE	Chip enable	
ŌĒ	Output enable	
NC	No connect	
Note: Both GND pins must be		

connected



### 3. System considerations

Switching between active and standby conditions via the chip enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device nonconformance. At a minimum, a  $0.1\mu$ F, high-frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V<sub>CC</sub> and ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a  $4.7\mu$ F bulk electrolytic capacitor should be utilized, again connected between the V<sub>CC</sub> and ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.




Figure 3-1. Block diagram

## 4. Absolute maximum ratings\*

Note: 1 Maximum voltage is -0.6V DC which may under
$V_{PP}$ supply voltage with respect to ground2.0V to +14.0V <sup>(1)</sup>
Voltage on A9 with respect to ground2.0V to +14.0V <sup>(1)</sup>
Voltage on any pin with respect to ground2.0V to +7.0V <sup>(1)</sup>
Storage temperature
Temperature under bias55°C to +125°C

- \*NOTICE: Stresses beyond those listed under "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Note: 1. Maximum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is  $V_{CC}$  + 0.75V DC, which may overshoot to +7.0V for pulses of less than 20ns.

## 5. DC and AC characterisitcs

Table 5-1.	Operating modes
------------	-----------------

Mode/Pin	CE	ŌĒ	Ai	V <sub>PP</sub>	Outputs
Read	V <sub>IL</sub>	V <sub>IL</sub>	Ai	X <sup>(1)</sup>	D <sub>OUT</sub>
Output disable	Х	V <sub>IH</sub>	X	Х	High Z
Standby	V <sub>IH</sub>	Х	Х	X <sup>(5)</sup>	High Z
Rapid program <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	Ai	V <sub>PP</sub>	D <sub>IN</sub>
PGM verify	V <sub>IH</sub>	V <sub>IL</sub>	Ai	V <sub>PP</sub>	D <sub>OUT</sub>
PGM inhibit	V <sub>IH</sub>	V <sub>IH</sub>	X	V <sub>PP</sub>	High Z
Product identification <sup>(4)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	$A9 = V_{H}^{(3)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A17 = V_{IL}$	V <sub>cc</sub>	Identification code

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

- 2. Refer to the Programming characteristics.
- 3.  $V_{H} = 12.0 \pm 0.5 V.$
- 4. Two identifier words may be selected. All Ai inputs are held low  $(V_{IL})$ , except A9, which is set to  $V_{H'}$  and A0, which is toggled low  $(V_{IL})$  to select the manufacturer's identification word and high  $(V_{IH})$  to select the device code word.
- 5. Standby  $V_{CC}$  current ( $I_{SB}$ ) is specified with  $V_{PP} = V_{CC}$ .  $V_{CC} > V_{PP}$  will cause a slight increase in  $I_{SB}$ .

Table 5-2.	DC and AC operating conditions for read operation	
	be and we operating conditions for read operation	

	Atmel AT27C4096 -55 -90			
Industrial operating temperature (case)	-40°C - 85°C	-40°C - 85°C		
V <sub>CC</sub> power supply	5V± 10%	5V ± 10%		





Symbol	Parameter	Condition	Min	Max	Units
ILI	Input load current	$V_{IN} = 0V$ to $V_{CC}$		± 1	μΑ
ILO	Output leakage current	$V_{OUT} = 0V$ to $V_{CC}$		± 5	μΑ
I <sub>PP1</sub> (2)	V <sub>PP</sub> <sup>(1)</sup> read/standby current	V <sub>PP</sub> = V <sub>CC</sub>		10	μA
I <sub>SB</sub> V <sub>CC</sub> <sup>(1)</sup> standby current	$I_{SB1}$ (CMOS) CE = V <sub>CC</sub> ± 0.3V		100	μΑ	
	$I_{SB2}$ (TTL) CE = 2.0 to V <sub>CC</sub> + 0.5V		1	mA	
I <sub>cc</sub>	V <sub>CC</sub> active current	f = 5MHz, $I_{OUT}$ = 0mA, $\overline{CE}$ = $V_{IL}$		40	mA
V <sub>IL</sub>	Input low voltage		-0.6	0.8	V
V <sub>IH</sub>	Input high voltage		2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -400μA	2.4		V

Table 5-3. DC and operating characteristics for read operation

Notes: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$ , and removed simultaneously with or after  $V_{PP}$ .


2.  $V_{PP}$  may be connected directly to  $V_{CC}$ , except during programming. The supply current would then be the sum of  $I_{CC}$  and  $I_{PP}$ .

Table 5-4. AC characteristics for read operation

			Atmel AT27C4096				
			-:	55	-90		
Symbol	Parameter	Condition	Min	Max	Min	Max	Units
t <sub>ACC</sub> <sup>(1)</sup>	Address to output delay	$\overline{CE} = \overline{OE} = V_{IL}$		55		90	ns
t <sub>CE</sub> <sup>(1)</sup>	CE to output delay	$\overline{OE} = V_{IL}$		55		90	ns
t <sub>OE</sub> <sup>(1)</sup>	OE to output delay	$\overline{CE} = V_{IL}$		20		35	ns
t <sub>DF</sub> <sup>(1)</sup>	OE or CE high to output float, whichever occurred first			20		20	ns
t <sub>OH</sub> <sup>(1)</sup>	Output hold from address, CE whichever occurred first	or <del>OE</del> ,	7		0		ns

Note: 1. See the AC waveforms for read operation diagram.


Figure 5-1. AC waveforms for read operation<sup>(1)</sup>




Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.

- 2.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{CE}}$   $t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{CE}}$ .
- 3.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}}$   $t_{\text{OE}}$  after the address is valid without impact on  $t_{\text{ACC}}$
- 4. This parameter is only sampled, and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.
- Figure 5-2. Input test waveforms and measurement levels


For -55 devices only:



 $t_{\rm R},\,t_{\rm F}<~5{
m ns}$  ( 10% to 90% )



 $t_{\rm R^\prime}\,t_{\rm F}<20 ns$  ( 10% to 90% )



Note: CL = 100pF including jig capacitance.






## Table 5-5. Pin capacitance

### $f = 1MHz, T = 25^{\circ}C^{(1)}$

Symbol	Тур	Max	Units	Conditions
C <sub>IN</sub>	4	10	pF	$V_{IN} = OV$
C <sub>OUT</sub>	8	12	pF	$V_{OUT} = 0V$

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled, and is not 100% tested.



### Figure 5-4. Programming waveforms<sup>(1)</sup>

Notes: 1. The input timing reference is 0.8V for  $V_{\rm IL}$  and 2.0V for  $V_{\rm IH}$ 

- 2.  $t_{OE}$  and  $t_{DEP}$  are characteristics of the device, but must be accommodated by the programmer.
- 3. When programming the Atmel AT27C4096, a 0.1 $\mu$ F capacitor is required across V<sub>pp</sub> and ground to suppress spurious voltage transients.

Table 5-6. DC programming characteristics  $T_A = 25 \pm 5^{\circ}\text{C}, \, V_{CC} = 6.5 \pm 0.25 \text{V}, \, V_{PP} = 13.0 \pm 0.25 \text{V}$ 

			Limits		
Symbol	Parameter	Test conditions	Min	Max	Units
ILI	Input load current	$V_{\rm IN} = V_{\rm IL}, V_{\rm IH}$		±10	μA
V <sub>IL</sub>	Input low level		-0.6	0.8	V
V <sub>IH</sub>	Input high level		2.0	V <sub>CC</sub> + 0.7	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -400μA	2.4		V
I <sub>CC2</sub>	V <sub>CC</sub> supply current (program and verify)			50	mA
I <sub>PP2</sub>	V <sub>PP</sub> supply current	$\overline{CE} = V_{IL}$		30	mA
V <sub>ID</sub>	A9 product identification voltage		11.5	12.5	V

Table 5-7. AC programming characteristics

			Limits		
Symbol	Parameter	Test conditions <sup>(1)</sup>	Min	Max	Units
t <sub>AS</sub>	Address setup time		2		μs
t <sub>OES</sub>	OE setup time		2		μs
t <sub>DS</sub>	Data setup time	<ul> <li>Input rise and fall times :</li> <li>(10% to 90%) 20ns</li> </ul>	2		μs
t <sub>AH</sub>	Address hold time		0		μs
t <sub>DH</sub>	Data hold time	Input pulse levels	2		μs
t <sub>DFP</sub>	OE high to output float delay <sup>(2)</sup>	0.45V to 2.4V	0	130	ns
t <sub>VPS</sub>	V <sub>PP</sub> setup time	Input timing reference level: 0.8V to 2.0V Output timing reference level 0.8V to 2.0V	2		μs
t <sub>VCS</sub>	V <sub>CC</sub> setup time		2		μs
t <sub>PW</sub>	CE program pulse width <sup>(3)</sup>		47.5	52.5	μs
t <sub>OE</sub>	Data valid from $\overline{OE}$			150	ns
t <sub>PRT</sub>	V <sub>PP</sub> pulse rise time during programming		50		ns

Notes: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$  and removed simultaneously with or after  $V_{PP}$ .

2. This parameter is only sampled, and is not 100% tested. Output float is defined as the point where data is no longer driven. See timing diagram.

3. Program pulse width tolerance is  $50\mu s \pm 5\%$ .

Table 5-8.	The Atmel AT27C4096 intergrated product identification code
------------	---


		Pins									
Codes	A0	015-08	07	O6	O5	04	O3	02	01	00	Hex data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device type	1	0	1	1	1	1	0	1	0	0	00F4




MEL

## 6. Rapid programming algorithm

A 50 $\mu$ s  $\overline{CE}$  pulse width is used to program. The address is set to the first location. V<sub>CC</sub> is raised to 6.5V and V<sub>PP</sub> is raised to 13.0V. Each address is first programmed with one 50 $\mu$ s  $\overline{CE}$  pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50 $\mu$ s pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. V<sub>PP</sub> is then lowered to 5.0V and V<sub>CC</sub> to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.





## 7. Ordering information

## Green Package (Pb/halide-free)

	I <sub>CC</sub> (mA)					
t <sub>ACC</sub> (ns)	Active	Standby	Atmel ordering code	Package	Lead finish	Operation range
55	40	0.1	AT27C4096-55JU	44J	Matte tin	Industrial (-40°C to 85°C)
90	40	0.1	AT27C4096-90JU AT27C4096-90PU	44J 40P6	Matte tin	Industrial (-40°C to 85°C)


Package type					
44J	44-lead, plastic, J-leaded chip carrier (PLCC)				
40P6	40-lead, 0.600" wide, plastic, dual inline package (PDIP)				






## 8. Packaging information

44J – PLCC



## 40P6 - PDIP







## 9. Revision history

Doc. rev.	Date	Comments
0311J	04/2011	Remove VSOP package Add lead finish to ordering information
03111	12/2007	



#### Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA Tel: (+1) (408) 441-0311 Fax: (+1) (408) 487-2600 www.atmel.com Atmel Asia Limited Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369

#### Atmel Munich GmbH

Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN **Tel:** (+81) (3) 3523-3551 **Fax:** (+81) (3) 3523-7581

© 2011 Atmel Corporation. All rights reserved. / Rev.: 0311J-EPROM-4/11

Atmel<sup>®</sup>, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No Icense, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR SALES LOCATED ON THE ATMEL MEDSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINCEMENTS. IN NO EVENTS SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products are not intended. Authorized, or warranted for use as orogenoents in intended to support or sustain life.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

 AT27C4096-90JC
 AT27C4096-90JI
 AT27C4096-90PC
 AT27C4096-70PC
 AT27C4096-70JC
 AT27C4096-12PI

 AT27C4096-12JC
 AT27C4096-12JI
 AT27C4096-55PI
 AT27C4096-90PI
 AT27C4096-55JI
 AT27C4096-55VI

 AT27C4096-90VI
 AT27C4096-90VI
 AT27C4096-90VI
 AT27C4096-55VI
 AT27C4096-55VI