

# ZL40272

# Low-Skew, Low Additive Jitter, 12 Output HCSL/LVDS/ LVPECL Fanout Buffer with Per-Output Enable Control

#### Features

- 3-to-1 input Multiplexer: Two Inputs Accept Any Differential (LVPECL, HCSL, LVDS, SSTL, CML, LVCMOS) or a Single-Ended Signal and the Third Input Accepts a Crystal or a Single-Ended Signal
- Twelve Differential HCSL/LVDS/LVPECL Outputs
- Ultra-Low Additive Jitter: 24 fs (Integration Band: 12 kHz to 20 MHz at 625 MHz Clock Frequency)
- Supports Clock Frequencies from 0 GHz to 1.5 GHz
- Supports 2.5V or 3.3V Power Supplies on HCSL/ LVDS/LVPECL Outputs
- Embedded Low Drop Out (LDO) Voltage Regulator Provides Superior Power Supply Noise Rejection
- Maximum Output to Output Skew of 50 ps
- Device Controlled via I<sup>2</sup>C or Hardware Control Pins
- · Factory Configurable Default Settings via OTP
- Transparent for Spread Spectrum Clock

#### Applications

- PCIe Gen1/2/3/4/5 Clock Distribution
- Wired Communications: OTN, SONET/SDH, GE, 10 GE, FC, and 10G FC
- General Purpose Clock Distribution
- Low Jitter Clock Trees
- Logic Translation
- Clock and Data Signal Restoration
- Wireless Communications
- High Performance Microprocessor Clock Distribution
- Test Equipment




FIGURE 0-1:

Functional Block Diagram.

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

- To determine if an errata sheet exists for a particular device, please check with one of the following:
- Microchip's Worldwide Web site; <a href="http://www.microchip.com">http://www.microchip.com</a>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

# TABLE OF CONTENTS

1.0 "Pin Description and Configuration"	6
2.0 "Functional Description"	11
2.1 "Clock Inputs"	
2.2 "Clock Outputs"	
2.3 "Crystal Oscillator Input"	13
2.4 "Termination of Unused Inputs and Outputs"	14
2.5 "Power Consumption"	14
2.6 "Power Supply Filtering"	15
2.7 "Power Supplies and Power-Up Sequence"	15
2.8 "Host Interface"	15
2.9 "I2C Bus Byte Read/Write"	17
2.10 "I2C Bus Burst Read/Write"	18
2.11 "Typical Phase Noise Characteristics"	19
3.0 "Register Map"	21
4.0 "Electrical Characteristics"	27
5.0 "Package Outline"	
5.1 "Package Marking Information"	47
Appendix A: "Data Sheet Revision History"	50
"Product Identification System"	51

# List of Figures

FIGURE 0-1: "Functional Block Diagram."	
FIGURE 1-1: "56-Lead 8 mm x 8 mm QFN."	
FIGURE 2-1: "Input Driven by a Single-Ended Output for vcm_sel = 0 and 1."	
FIGURE 2-2: "Input Driven by DC-Coupled LVPECL Output for vcm_sel = 0."	11
FIGURE 2-3: "Input Driven by DC-Coupled LVPECL Output for vcm_sel = 0 (Alternative Termination)."	12
FIGURE 2-4: "Input Driven by AC-Coupled LVPECL Output for vcm_sel = 0 and 1."	12
FIGURE 2-5: "Input Driven by HCSL Output for vcm_sel = 1."	
FIGURE 2-6: "Input Driven by LVDS Output for vcm_sel = 0."	
FIGURE 2-7: "Input Driven by AC-Coupled LVDS for vcm_sel = 0 and 1."	
FIGURE 2-8: "Input Driven by an SSTL Output for vcm_sel = 1."	13
FIGURE 2-9: "Driving a Load via Transformer."	13
FIGURE 2-10: "Crystal Oscillator Circuit in Hardware Controlled Mode."	14
FIGURE 2-11: "Power Supply Filtering."	
FIGURE 2-12: "Output Disable."	
FIGURE 2-13: "Output Enable."	
FIGURE 2-14: "I2C Bus Slave Interface."	
FIGURE 2-15: "I2C Bus Byte Read."	
FIGURE 2-16: "I2C Bus Byte Write."	
FIGURE 2-17: "I2C Bus Burst Read."	
FIGURE 2-18: "I2C Bus Burst Write."	
FIGURE 2-19: "100 MHz HCSL Output Phase Noise."	
FIGURE 2-20: "156.25 MHz LVDS Output Phase Noise."	
FIGURE 2-21: "625 MHz LVPECL Output Phase Noise."	
FIGURE 2-22: "Phase Noise with 156.25 MHz Crystal."	
FIGURE 4-1: "Single-Ended Measurement Points for Absolute Cross Point and Swing."	
FIGURE 4-2: "Single-Ended Measurement Points for Delta Cross Point."	
FIGURE 4-3: "Single-Ended Measurement Points for Rise and Fall Time Matching."	39
FIGURE 4-4: "Differential Measurement Points for Rise and Fall Time."	
FIGURE 4-5: "Differential Measurement Points for Ringback."	
FIGURE 4-6: "PCIe Test Circuit."	
FIGURE 4-7: "I2C Bus Timing."	45

# **List of Tables**

TABLE 1-1: "Pin Descriptions"	7
TABLE 2-1: "Input Clock Selection"	
TABLE 2-2: "Output Type Selection"	
TABLE 2-3: "I2C Bus Address Table"	
TABLE 3-1: "Register Map"	
TABLE 3-2: "0x00 XTALBG - XTAL Buffer Gain"	21
TABLE 3-3: "0x01 XTALDL - XTAL Drive Level"	
TABLE 3-4: "0x02 XTALLC - XTAL Load Capacitance"	
TABLE 3-5: "0x03 XTALNR - XTAL Normal Run"	
TABLE 3-6: "0x04 OUTLOWALL - Output Low All"	
TABLE 3-7: "0x05 INSEL - Input Select Register"	23
TABLE 3-8: "0x07 DRVTYPE0 - Output Type Select (Outputs 0 to 3)"	24
TABLE 3-9: "0x08 DRVTYPE1 - Output Type Select (Outputs 4 to 7)"	
TABLE 3-10: "0x09 DRVTYPE2 - Output Type Select (outputs 8 to 11)"	
TABLE 3-11: "0x0A OUTLOW0 - Output Drive Low (Outputs 0 to 7)"	
TABLE 3-12: "0x0B OUTLOW1 - Output Drive Low (Outputs 8 to 11)"	
TABLE 3-13: "0x0C COMMODSEL - Common Mode Select"	
TABLE 3-14: "0x0E DEVADDR - I2C Bus Slave Device Address"	
TABLE 3-15: "0x11 DEVID - Device Identification"	
TABLE 4-1: "Absolute Maximum Ratings"	27
TABLE 4-2: "Recommended Operating Conditions"	27
TABLE 4-3: "Current Consumption"	27
TABLE 4-4: "Input Characteristics"	
TABLE 4-5: "Crystal Oscillator Characteristics"	
TABLE 4-6: "Power Supply Rejection Ratio for VDD = VDDO = 3.3V"	
TABLE 4-7: "Power Supply Rejection Ratio for VDD = VDDO = 2.5V"	
TABLE 4-8: "LVPECL Output Characteristics for VDDO = 3.3V"	
TABLE 4-9: "LVPECL Output Characteristics for VDDO = 2.5V"	
TABLE 4-10: "LVDS Outputs for VDDO = 3.3V"	
TABLE 4-11: "LVDS Outputs for VDDO = 2.5V"	
TABLE 4-12: "HCSL Outputs (PCIe electrical characteristics) for vddo = 3.3v"	
TABLE 4-13: "HCSL (PCIe) jitter performance for vddo = 3.3v"	35
TABLE 4-14: "HCSL Outputs (PCIe electrical characteristics) for vddo = 2.5v"	
TABLE 4-15: "HCSL (PCIe) jitter performance for vddo = 2.5v"	
TABLE 4-16: "LVPECL Output Phase Noise with 25 MHz XTAL"	40
TABLE 4-17: "LVDS Output Phase Noise with 25 MHz XTAL"	41
TABLE 4-18: "HCSL Output Phase Noise with 25 MHz XTAL"	41
TABLE 4-19: "LVPECL Output Phase Noise with 125 MHz XTAL"	
TABLE 4-20: "LVDS Output Phase Noise with 125 MHz XTAL"	42
TABLE 4-21: "HCSL Output Phase Noise with 125 MHz XTAL"	43
TABLE 4-22: "LVPECL Output Phase Noise with 156.25 MHz XTAL"	
TABLE 4-23: "LVDS Output Phase Noise with 156.25 MHz XTAL"	
TABLE 4-24: "HCSL Output Phase Noise with 156.25 MHz XTAL"	44
TABLE 4-25: "I2C Bus Electrical Characteristics"	45

# ZL40272







FIGURE 1-1:



All device inputs and outputs are LVPECL, unless described otherwise. The I/O column uses the following symbols: I – input, IPU – input with 300 k $\Omega$  internal pull-up resistor, IPD – input with 300 k $\Omega$  internal pull-down resistor, IAPU – input with 31 k $\Omega$  internal pull-up resistor, IAPD – input with 30 k $\Omega$  internal pull-down resistor, IAPU – input with 30 k $\Omega$  internal pull-up resistor, IAPD – input with 30 k $\Omega$  internal pull-down resistor, IAPU – input with 60 k $\Omega$  internal pull-up and pull-down resistors (30 k $\Omega$  equivalent), O – output, I/OOD – Input/Open-Drain Output pin, NC – No connect, P – power supply pin.

Pin Number	Pin Name	Туре	Description
Input Refere	ences		
20	IN0_p	I <sub>APD</sub>	Differential/Single-Ended References 0 and 1
21	IN0_n	I <sub>APU/APD</sub>	
25	IN1_p	I <sub>APD</sub>	Input frequency range from 0 Hz to 1.5 GHz.
24	IN1_n	I <sub>APU/APD</sub>	Non-inverting inputs (_p) are pulled down with internal 30 k $\Omega$ pull-down resistors. Inverting inputs (_n) are pulled up and pulled down with 60 k $\Omega$ internal resistors (30 k $\Omega$ equivalent) to keep inverting input voltages at V <sub>DD</sub> /2 when inverting inputs are left floating (device fed with a single-ended reference).
Output Cloc	cks		
1	OUT0_p		
2	OUT0_n		
4	OUT1_p		
5	OUT1_n		
6	OUT2_p		
7	OUT2_n		
8	OUT3_p		
9	OUT3_n		Ultra-Low Additive Jitter Differential LVPECL/HCSL/LVDS Outputs 0
10	OUT4_p		to 11
11	OUT4_n		Output frequency range 0 Hz to 1.5 GHz
13	OUT5_p		
14	OUT5_n	0	In I <sup>2</sup> C bus controlled mode (SEL pin pulled high on the power up) type
29	OUT6_p	0	(LVPECL/HCSL/LVDS/High-Z) of each output is programmable via I <sup>2</sup> C
30	OUT6_n		Bus
32	OUT7_p		In Hardware control mode (SEL pin pulled low on the power up) type
33	OUT7_n		(LVPECL/HCSL/LVDS/High-Z) of each output is controlled via
34	OUT8_p		OUT_TYPE_SEL0/1 pins.
35	OUT8_n		
36	OUT9_p		
37	OUT9_n		
38	OUT10_p		
39	OUT10_n		
41	OUT11_p		
42	OUT11_n		

#### TABLE 1-1: PIN DESCRIPTIONS

#### TABLE 1-1: PIN DESCRIPTIONS (CONTINUED)

Pin Number	Pin Name	Туре		Description	
Control			·		
			Select 0 hardware contr	<b>ddress.</b> When SEL pin is ol input. When SEL pin is dress for I <sup>2</sup> C Bus. This pi	s high, this pin together
	IN SEL0/		IN_SEL1	IN_SEL0	OUTN
52	I2C_SA_0	I <sub>PD</sub>	0	0	Input 0 (IN0)
			0	1	Input 1 (IN1)
			1	0	Crystal Oscillator or Overdrive
			1	1	Crystal Bypass
51	IN_SEL1/ I2C_SA_1	I <sub>PD</sub>	<b>Input Select 1 or Serial Interface Input.</b> When SEL pin is low, this pin is Input Select 1 hardware control pin. When SEL pin is high, this pin together with pin 45 provides address for $I^2C$ Bus. This pin is pulled down with 300 k $\Omega$ resistor.		
	OUT TYPE -		Output Signal Type or When SEL pin is low, th When SEL pin is high, t OUT TYPE SEL 1	I <sup>2</sup> C Bus Clock. is pin and pin 49 selects his pin is I <sup>2</sup> C Bus Clock. OUT TYPE SEL 0	output type. Output [11:0]
50	SEL0	I/O	0	0	HCSL
	/I2C_SCL		0	1	LVDS
			1	0	LVPECL
			1	1	High-Z (disabled)
49	OUT_TYPE SEL1 /I2C_SDA	I I/O <sub>OD</sub>	Output Signal Type or I <sup>2</sup> C Bus I/O Data         When SEL pin is low, this pin and pin 50 selects output type.         When SEL pin is high, this pin is an I/O pin (Input/Open-Drain) for I <sup>2</sup> C Bus.		
56	OE0_b				
55	OE1_b				
54	OE2_b				
17	OE3_b				
16	OE4_b		Output Enable Contro	1	
15	OE5_b	I		•. e output n where n = {0,	,11} is active.
27	OE6_b	I <sub>PD</sub>	When OEn_b is high, th	e output is disabled (Hig	h-Z)
26	OE7_b		OEn_b pins are pulled-o	down with 300 k $\Omega$ resisto	r
19	OE8_b				
45	OE9_b				
44	OE10_b				
43	OE11_b				
Crystal Osc	illator		•		
22	XIN	I	drive Mode:	it or Crystal Bypass Mo	-
23	XOUT	0	Crystal Oscillator Out	put	

Pin Number	Pin Name	Туре	Description
Hardware/I <sup>2</sup>	C Bus Contro	l selection	
48	SEL	I	Select Control.When this pin is low, the device is controlled via hardware pins, INSEL0/1 and OE.When this pin is high, the device is controlled via I <sup>2</sup> C Bus port.Any change of SEL pin value requires power cycle. Hence, SEL pin cannot be changed on the fly.
28	IREF	I	Output Current Select.Connect this pin to the ground via resistor R:HCSL/LVDS/LVPECL for 100 $\Omega$ differential transmission line:R = 536 $\Omega$ HCSL for 85 $\Omega$ differential transmission line:R = 422 $\Omega$
Power and	Ground		
18			
46	VDD	Р	Positive Supply Voltage. Connect to 3.3V or 2.5V supply.
53			
3			
12	VDDO	Р	Positive Supply Voltage for Differential Outputs. Connect to 3.3V or
31	VDDO	P	2.5V power supply. These pins power up differential outputs OUT[11:0] p/n.
40			
47	VPP	Р	<b>Positive Supply Voltage for Programming OTP Memory.</b> This pin is used for generating custom configurations on ATE. Connect to ground for normal operation.
ePad	GND	Р	Ground. Connect to the ground.

# TABLE 1-1: PIN DESCRIPTIONS (CONTINUED)

# ZL40272

NOTES:

### 2.0 FUNCTIONAL DESCRIPTION

The ZL40272 is an I<sup>2</sup>C Bus programmable or hardware pin controlled low additive jitter, low power 3 x 12 HCSL/LVDS/ LVPECL fanout buffer.

Two inputs can accept signal in differential (LVPECL, SSTL, LVDS, HSTL, CML) or single-ended (LVPECL or LVCMOS) format; the third input can accept a single-ended signal or it can be used to build a crystal oscillator by connecting an external crystal resonator between its XIN and XOUT pins. All the other components for building a crystal oscillator are built into the device, such as load capacitance, series resistors, and shunt resistors.

The ZL40272 has twelve HCSL/LVDS/LVPECL outputs that can be powered from a 3.3V or 2.5V supply. Each output can be independently enabled/disabled via OEn\_b pins or via  $I^2C$  Bus. The type of each output driver can be programmed to be LVPECL, HCSL or LVDS. Hence, the device can be configured to support different signaling formats depending on the application.

The device operates from 2.5V  $\pm$ 5% or 3.3V  $\pm$ 5% supply. Its operation is guaranteed over the industrial temperature range of –40°C to +85°C.

#### 2.1 Clock Inputs

The following block diagrams show how to terminate different signals fed to the ZL40272 inputs.

The device has programmable common mode input voltage. The common mode voltage can be programmed in COM-MODSEL register at address 0x0C:


COMMODSEL.vcm\_sel = 1 (default) for inputs with common mode between 0V and 1V, such as HCSL.

COMMODSEL.vcm\_sel = 0 for inputs with common mode voltage between 1V and 2V, such as LVPECL and LVDS.

For devices intended to be used in hardware pin controlled mode, the default common mode voltage can be changed in factory by programming OTP.


Figure 2-1 shows how to terminate a single-ended output such as LVCMOS. Resistors R1 and R2 should present  $50\Omega$  equivalent resistance to the line and  $R_0 + R_S$  should be  $50\Omega$  so that the transmission line is terminated at both ends with characteristic impedance. If the driving strength of the output driver is not sufficient to drive low impedance (standard LVCMOS output, for example), the value of series resistor  $R_S$  should be increased. This will reduce the voltage swing at the input, but this should be fine as long as the input voltage swing requirement is not violated (Table 9). The source resistors of  $R_S = 330\Omega$  could be used for a standard LVCMOS driver. This will provide 471 mV of voltage swing for 3.3V LVCMOS driver with the peak load current of  $(3.3V^* 0.85)^*(1/(330\Omega + 50\Omega)) = 7.3$  mA for common mode voltage biased at 0.5V. For common mode voltage of  $V_{DD}/2$ , the peak current will be lower.


For optimum performance both differential input pins (\_p and \_n) need to be DC biased to the same voltage. Hence, the ratio R1/R2 should be equal to the ratio R3/R4.






Input Driven by a Single-Ended Output for vcm\_sel = 0 and 1.







**FIGURE 2-3:** Input Driven by DC-Coupled LVPECL Output for vcm\_sel = 0 (Alternative Termination).



**FIGURE 2-4:** Input Driven by AC-Coupled LVPECL Output for vcm\_sel = 0 and 1.



**FIGURE 2-5:** Input Driven by HCSL Output for vcm\_sel = 1.






FIGURE 2-7: Input Driven by AC-Coupled LVDS for vcm\_sel = 0 and 1.





FIGURE 2-8: Input Driven by an SSTL Output for vcm\_sel = 1.

#### 2.2 Clock Outputs

Differential outputs LVPECL, LVDS, and HCSL should have same termination as corresponding outputs described in previous section.

The device is designed to drive differential input of semiconductor devices. In applications that use a transformer to convert from the differential to the single-ended output (for example, driving an oscilloscope  $50\Omega$  input), a resistor larger than  $10\Omega$  should be added at the center tap of the primary winding to achieve optimum jitter performance as shown in Figure 2-9. This is to provide a nominal common mode impedance of  $10\Omega$  or higher, which is typical for differential terminations.





Driving a Load via Transformer.

#### 2.3 Crystal Oscillator Input

The crystal oscillator circuit can work with crystal resonators from 8 MHz to 160 MHz. To be able support crystal resonators with different characteristics, all internal components are programmable.

The load capacitors can be programmed from 0 pF to 21.75 pF (4 pF default) with resolution of 0.25 pF, which not only meets load requirement for most crystal resonator but also allows for fine tuning of the crystal resonator frequency. The amplifier gain can be adjusted in five steps and series resistor can be adjusted as parallel combination of seven different resistors: 0 $\Omega$ , 10.5 $\Omega$ , 21 $\Omega$ , 42 $\Omega$ , 84 $\Omega$ , 161 $\Omega$ , and 312 $\Omega$ . (84 $\Omega$  default) Although the first resistor is 0 $\Omega$ , the series resistance R<sub>S</sub> will be slightly higher than 0 $\Omega$  due to parasitic resistors are connected in parallel. The shunt resistor is fixed and its value is 500 k $\Omega$ .

© 2020 Microchip Technology Inc.

In Hardware Controlled mode, the capacitive load is set at 4 pF, internal series resistance to  $84\Omega$  and they cannot be changed. For Crystals that require higher load or series resistance, additional capacitance and/or series resistance can be added externally as shown in the Figure 2-10.




FIGURE 2-10: Crystal Oscillator Circuit in Hardware Controlled Mode.

#### 2.4 Termination of Unused Inputs and Outputs

Unused inputs can be left unconnected or alternatively IN\_0/1 can be pulled-down by a 1 k $\Omega$  resistor. Unused outputs should be left unconnected.

#### 2.5 Power Consumption

The device total power consumption can be calculated as:

#### EQUATION 2-1:

$$P_T = P_S + P_{XTAL} + P_C + P_O \text{ DIFF}$$

Where:

 $P_S = V_{DD} \times I_S$ : is the core power consumed by input buffers. If XTAL is running this power, it should be set to zero. The static current ( $I_S$ ) is specified in Table 4-2.

 $P_{XTAL} = V_{DD} \times I_{DD_XTAL}$ : is the core power consumption of the XTAL circuit. The current of the XTAL circuit is provided in Table 4-2. If XTAL is not used, the power consumption is equal to zero.

 $P_{C} = V_{DDO} \times I_{DD\_CM}$ : Common output power shared among all twelve outputs. The current  $I_{DD\_CM}$  is specified in Table 4-2.

 $\mathsf{P}_{O\_DIFF} = \mathsf{V}_{DDO} \ x \ (\mathsf{I}_{DD\_LVDS} \ x \ \mathsf{N}_1 + \mathsf{I}_{DD\_LVPECL} \ x \ \mathsf{N}_2 + \mathsf{I}_{DD\_HCSL} \ x \ \mathsf{N}_3) : \text{Output power where the output current are specified in Table 4-2. N_1, N_2, and N_3 are the number of enabled LVPECL, LVDS, and HCSL outputs respectively and N_1 + N_2 + N_3 is less than or equal to 12. }$ 

Power dissipated inside the device can be calculated by subtracting power dissipated in termination/biasing resistors from the power consumption.

#### EQUATION 2-2:

$$P_{D} = P_{T} - N_{1} \times P_{LVPECL} - N_{2} \times P_{LVDS} - N_{3} \times P_{HCSL}$$

Where:

N<sub>1</sub>, N<sub>2</sub>, N<sub>3</sub> = The number of enabled LVPECL, LVDS and HSCL outputs respectively. Because there are twelve differential outputs N1 + N2 + N3 will be less or equal to 12.

 $P_{LVPECL} = (V_{SW} / 50\Omega) \times (V_{SW} + V_B)$ :  $V_{SW}$  is the voltage swing of the LVPECL output.  $V_B$  is the LVPECL bias voltage equal to  $V_{DD} - 2V$ .

 $P_{LVDS} = V_{SW} / 100\Omega$ :  $V_{SW}$  is the voltage swing of the LVDS output.

 $P_{HCSL} = (V_{SW} / 50\Omega)^2 x (50\Omega + 50\Omega)$ :  $V_{SW}$  is the voltage swing of the HCSL output. 50 $\Omega$  is the termination resistance and 50 $\Omega$  is the series resistance of the HCSL output.

#### 2.6 Power Supply Filtering

Each power pin (VDD and VDDO) should be decoupled with a 0.1 µF capacitor with minimum equivalent series resistance (ESR) and minimum series inductance (ESL). For example, 0402 X5R Ceramic Capacitors with 6.3V minimum rating could be used. These capacitors should be placed as close as possible to the power pins. To reduce the power noise from adjacent digital components on the board, each power supply could be further insulated with a low resistance ferrite bead with two capacitors. The ferrite bead will also insulate adjacent components from the noise generated from the device. Figure 2-11 shows recommended decoupling for each power pin.




FIGURE 2-11: Power Supply Filtering.

#### 2.7 Power Supplies and Power-Up Sequence

The device has two different power supplies: VDD and VDDO, which are mutually independent. Voltages supported by each of these power supplies are specified in Table 1-1.

The device is not sensitive to the power-up sequence. For example, a commonly used sequence where higher voltage comes up before or at the same time as the lower voltages can be used (or any other sequence).

#### 2.8 Host Interface

ZL40272 can be controlled via hardware pins (SEL pin tied low) or via I<sup>2</sup>C Bus (SEL pin tied high). The mode shall be selected during power up and it cannot be changed on-the-fly.

#### 2.8.1 HARDWARE CONTROL MODE

In this mode, ZL40272 is controlled via Input Select pins (IN\_SEL[1:0]) that select which one of three inputs is fed to outputs as show in Table 2-1, OUT\_TYPE\_SEL[1:0] pins which select signal level (HCSL, LVDS, LVPECL or Hi-Z) and output enable pins (OE\_b) for each output as shown in Table 2-2.

All input control pins have low input threshold voltage so they can be driven from the device with low output voltage (FPGA/CPLD). Supported voltages are between 1.2V and VDD (2.5V or 3.3V).

IN_SEL1	IN_SEL0	Selected Input
0	0	IN0_p, IN0_n
0	1	IN1_p, IN1_n
1	X	XIN (crystal input pin)

#### TABLE 2-1: INPUT CLOCK SELECTION

#### TABLE 2-2: OUTPUT TYPE SELECTION

OE_N_b	OUT_TYPE_SEL[1:0]	Output	
0	00	HCSL	
0	01	LVDS	
0	10	LVPECL	
1	00 or 01 or 10	High-Z (on output N)	
X	11	High-Z (on all outputs)	

Output is disabled synchronously and depending of the input frequency it can take up to 5 clock cycles to disable the output ( $t_2 - t_1 \le 5^{*}T$ , where T is the input clock period) as shown in Figure 2-12.






FIGURE 2-12: Output Disable.


Any outputs can be enabled by pulling the corresponding OE\_b pin low. As soon as OE\_N\_b pin goes low ( $t_1$ ) the output N will go from high-Z to low (OUTN\_p = low, OUTN\_n = high) and will start to track the input after up to 5 input clock cycles ( $t_2 - t_1 \le 5^*T$ , where T is the input clock period) depending on the frequency of the input clock as shown in Figure 2-13.





#### 2.8.2 I<sup>2</sup>C BUS CONTROL MODE

ZL40272 is controlled via four pin I<sup>2</sup>C Bus slave interface as shown in the following figure.



#### FIGURE 2-14: I<sup>2</sup>C Bus Slave Interface.

The address selection is done via SA\_0 and SA\_1 hardware pins, which select the appropriate address for the device.

#### I<sup>2</sup>C BUS ADDRESS TABLE **TABLE 2-3**:


SA_1	SA_0	l <sup>2</sup> C Bus Address
0	0	0x34
0	1	0x35
1	0	0x36
1	1	0x37

#### I<sup>2</sup>C Bus Byte Read/Write 2.9

Reading or writing a register or registers in a I<sup>2</sup>C Bus slave device is MSB first and LSB last in one-byte blocks.


The access from I<sup>2</sup>C master starts with the start condition followed by the slave address and the write indicator bit. This is then followed by the command byte which in bits [6:0] contains the address of the register to be accessed for byte mode or the first register to be accessed in the burst mode. The most significant bit in the command byte must be set to 1.


Byte Read. The standard byte read is as shown in Figure 2-15. The command byte is followed the slave address and read indication bit. The device (slave) will respond by sending the requested byte.



**FIGURE 2-15:** I<sup>2</sup>C Bus Byte Read.

Write. Figure 2-16 illustrates the standard byte write After the written byte has been acknowledged by the device, the master will assert the stop signal.





### 2.10 I<sup>2</sup>C Bus Burst Read/Write

Burst Read and Write are very similar to Byte Read and Write.

**Burst Read.** Figure 2-17 illustrates the Burst Read. The I<sup>2</sup>C master acknowledges after each received byte and finally sends a Not Acknowledge (NACK) followed with Stop Condition.




FIGURE 2-17: I<sup>2</sup>C Bus Burst Read.

Burst Write. Figure 2-18 illustrates the Burst Write. The I<sup>2</sup>C master will send the Stop Condition after the last data byte.





FIGURE 2-18: I<sup>2</sup>C Bus Burst Write.



#### 2.11 Typical Phase Noise Characteristics




FIGURE 2-20: 156.25 MHz LVDS Output Phase Noise.





FIGURE 2-21: 625 MHz LVPECL Output Phase Noise.



### 3.0 REGISTER MAP

The device is controlled by accessing registers through the serial interface. The following table provides a summary of the registers available for the configuration of the device. The default settings can be modified via factory programmable OTP memory.

Address I <sup>2</sup> C A[6:0] Hex (0x)	Name	Data D[7:0]
00	XTALBG	xtal_buf_gain[7:0]
01	XTALDL	xtal_drive_level[7:0]
02	XTALLC	xtal_load_cap[7:0]
03	XTALNR	xtal_normal_run
04	OUTLOWALL	out_low_all
05	INSEL	input_select[1:0]
06	_	Not used.
07	DRVTYPE0	driver_type[7:0] (differential output OUT3, OUT2, OUT1, OUT0)
08	DRVTYPE1	driver_type[15:8] (differential output OUT7, OUT6, OUT5, OUT4)
09	DRVTYPE2	driver_type[23:16] (differential output OUT11, OUT10, OUT9, OUT8)
0A	OUTLOW0	output_drive_low[7:0]
0B	OUTLOW1	output_drive_low[11:8]
0C	COMMODSEL	vcm_sel
0D		Not used.
0E	DEVADDR	dev_addr[2:0]
0F	Reserved	Reserved
10	Reserved	Reserved
11	DEVICEID	Device Identification
12-1F	Reserved	Reserved

TABLE 3-1: REGISTER MAP

#### TABLE 3-2: 0X00 XTALBG - XTAL BUFFER GAIN

Bit	Name	Description	Туре	Reset
7:0	xtal_buf_gain[7:0]	Programs crystal buffer (inverting amplifier) gain. Every bit pair (bits: 01, 23, 45, 67) of this register corre- spond to additional equal gain block which can be added (bits set) or removed (bits cleared). Minimum gain is 0x00 (default) and 0xFF is maximum gain When reference input mode is "bypass XTAL mode" or "differential input modes" with HIGH xtal_normal_run bit, the buffer is disabled and follows "Input Selection". When xtal_normal_run bit is LOW, XTAL buffer is in the "xtal forced run" mode and keep running. 8'b0000_0000: default crystal buffer strength. 8'b0000_011: enable additional buffer strength 8'b0000_1100: enable additional buffer strength 8'b0011_0000: enable additional buffer strength 8'b1100_0000: enable additional buffer strength	RW	FF

<b>TABLE 3-3</b> :	0X01 XTALDL - XTAL DRIVE LEVEL
--------------------	--------------------------------

Bit	Name	Description	Туре	Reset
7:0	xtal_drive_level[7:0]	Internal damping resistance of crystal circuit to limit external crystal's drive level $\mu$ W. The value of damping resistor is determined by crystal's motion resistance of crystal's equivalent circuit. Drive level should be lower than crystal manufacturer's specification. Crystal's equivalent values should be requested to the manufacturer, (motion resistance and shunt capaci- tance). The selected resistors are connected to XOUT. Multiple bit combinations available by 7-bit control. Because they use parallel connections, 0xFF is the smallest resistance and 0x01 is the highest resistance. 8'b0000_0000: disable all resistors 8'b0000_0000: disable all resistors 8'b0000_0010: 161Ω resistor 8'b0000_0100: 84Ω resistor 8'b0000_0000: 21Ω resistor 8'b0001_0000: 21Ω resistor 8'b001_0000: 10.5Ω resistor 8'b0010_0000: 0Ω connection 8'b1000_0000: not used	RW	04

#### TABLE 3-4: 0X02 XTALLC - XTAL LOAD CAPACITANCE

Bit	Name	Description	Туре	Reset
7:0	xtal_load_cap[7:0]	Internal load capacitance of crystal circuit (0 pF to 21.75 pF with the resolution of 0.25 pF). XIN and XOUT have each capacitor connected to GND. Multiple bit combinations available between 8 capaci- tors. 8'b0000_0000: disable all xtal load capacitors 8'b0000_0001: enable capacitor 0.25 pF 8'b0000_0010: enable capacitor 0.5 pF 8'b0000_0100: enable capacitor 1 pF 8'b0000_1000: enable capacitor 2 pF 8'b0001_0000: enable capacitor 2 pF 8'b0010_0000: enable capacitor 4 pF 8'b0100_0000: enable capacitor 4 pF 8'b1000_0000: enable capacitor 8 pF	RW	40

TABLE 3-5:0X03 XTALNR - XTAL NORMAL RUN	
---	--

Bit	Name	Description	Туре	Reset
7:1	Unused	Unused	R	0000000
0	xtal_normal_run	When this bit is set high crystal oscillator circuit is run- ning only if input_select[1:0] register at address 0x05 selects crystal mode (2'b10). This value is recom- mended because it provides best jitter performanceXO circuit is running only when it is needed. When this bit is set low the crystal oscillator will keep running even if crystal oscillator is not selected in input_select[1:0] register at address 0x05. This mode should only be used when fast switching between input references and crystal oscillator is required.	RW	1

#### TABLE 3-6: 0X04 OUTLOWALL - OUTPUT LOW ALL

Bit	Name	Description	Туре	Reset
7:1	Unused	Unused	R	0000000
0	out_low_all	OUTLOWALL affects OUTLOW0 and OUTLOW1 registers. 1'b0: Output0 to Output11 are according to their driver type[n+1, n] values 1'b1: Output0 to Output11 will drive logic LOW. OTP value load to this bit and/or l <sup>2</sup> C write to this bit in the SCM mode, will affect all the values at OUTLOW0 and OUTLOW1 registers. In other words, loading value of 1'b0 from OTP or writing it from l <sup>2</sup> C, will cause all val- ues in OUTLOW0 and OUTLOW1 registers to be 0's. Same thing for 1'b1. In SCM, the output_low values per output are controlled individually by accessing the bits in OUTLOW0 and OUTLOW1 registers. However, any subsequent write to this bit will affect the values in those registers (OUT- LOW0 and OUTLOW1)	RW	0

#### TABLE 3-7: 0X05 INSEL - INPUT SELECT REGISTER

Bit	Name	Description	Туре	Reset
7:2	Unused	Unused	R	000000
1:0	input_select[1:0]	Input reference clock selection. Proper external coupling and termination are required. 2'b00: differential input from IN0_p and IN0_n 2'b01: differential input from IN1_p and IN1_n 2'b10: fundamental XTAL mode with XIN and XOUT (Use internal crystal oscillator circuits) or XTAL overdrive mode (single-ended clock signal fed to XIN) 2'b11: XTAL bypass mode (single-ended clock signal with XIN and disabled internal crystal buffer circuit in the analog block)		00

Bit	Name	Description	Туре	Reset
7:6	driver_type[7:6]	Output driver type of differential OUT3.	RW	11
		The same bit configuration with OUT0.		
		Output driver type of differential OUT2.		
5:4	driver_type[5:4]	The same bit configuration with OUT0.	RW	11
		Output driver type of differential OUT1.		
3:2	driver_type[3:2]	The same bit configuration with OUT0.	RW	11
		Output driver type of differential OUT0.		
1:0	driver_type[1:0]	2'b00: HCSL outputs 2'b01: LVDS outputs 2'b10: LVPECL outputs 2'b11: Outputs disabled	RW	11

#### TABLE 3-8: 0X07 DRVTYPE0 - OUTPUT TYPE SELECT (OUTPUTS 0 TO 3)

#### TABLE 3-9: 0X08 DRVTYPE1 - OUTPUT TYPE SELECT (OUTPUTS 4 TO 7)

Bit	Name	Description	Туре	Reset
7:6	driver type[15:14]	Output driver type of differential OUT7.	RW	11
		The same bit configuration with OUT0.		
		Output driver type of differential OUT6.		
5:4	driver_type[13:12]	The same bit configuration with OUT0.	RW	11
		Output driver type of differential OUT5.	514	
3:2	driver_type[11:10]	The same bit configuration with OUT0.	RW	11
		Output driver type of differential OUT4.		
1:0	driver_type[9:8]	The same bit configuration with OUT0.	RW	11

#### TABLE 3-10:0X09 DRVTYPE2 - OUTPUT TYPE SELECT (OUTPUTS 8 TO 11)

Bit	Name	Description	Туре	Reset
	driver_type[23:22]	Output driver type of differential OUT11.		44
7:6		The same bit configuration with OUT0.	RW	11
5.4	driver_type[21:20]	Output driver type of differential OUT10.		44
5:4		The same bit configuration with OUT0.	RW	11
	driver_type[19:18]	Output driver type of differential OUT9.		
3:2		The same bit configuration with OUT0.	RW	11
	driver_type[17:16]	Output driver type of differential OUT8.		
1:0		The same bit configuration with OUT0.	RW	11

Bit	Name	Description	Туре	Reset
7	output drive low[7]	Output driver type of differential OUT7.	RW	0
		The same bit configuration with OUT0.		
6	output_drive_low[6]	Output driver type of differential OUT6.	RW	0
		The same bit configuration with OUT0.		_
5	output_drive_low[5]	Output driver type of differential OUT5.	RW	0
		The same bit configuration with OUT0.		
4	autout deixa lauf41	Output driver type of differential OUT4.		0
4	output_drive_low[4]	The same bit configuration with OUT0.	RW	0
		Output driver type of differential OUT3.		
3	output_drive_low[3]	The same hit configuration with OUTO	RW	0
		The same bit configuration with OUT0. Output driver type of differential OUT2.		
2	output_drive_low[2]	The same bit configuration with OUT0.	RW	0
		Output driver type of differential OUT1.	RW	0
1	1 output_drive_low[1]	The same bit configuration with OUT0.		
0	output_drive_low[0]	When this bit is set to 1, and when OUT0 is enabled, the OUT0_p will drive low and OUT0_n will drive high volt- age levels for corresponding type of the output. For example, if output type for OUT0 is set to HCSL (driver type = 2'b00), the OUT0_p will drive 0V and OUT0_n will drive 0.75V.When OUT0 is in high-Z mode (driver_type[1:0] = 2'b11), this bit is ignored and the output will stay high-Z.If this bit is set to 0, drive low function is disabled.output_drive_low[0]driver_type[1:0]O00HCSL010010100100101101101101101101001001001010010010010010101101101110	RW	0

#### TABLE 3-12: 0X0B OUTLOW1 - OUTPUT DRIVE LOW (OUTPUTS 8 TO 11)

Bit	Name	Description	Туре	Reset
7:4	Unused	Unused	R	0
3	output_drive_low[11]	Output driver type of differential OUT11. The same bit configuration with OUT0.		
2	output_drive_low[10]	Output driver type of differential OUT10. The same bit configuration with OUT0.		

Bit	Name	Name Description					
1	output_drive_low[9]	Output driver type of differential OUT9.					
		The same bit configuration with OUT0.					
0	output_drive_low[8]	Output driver type of differential OUT8.					
		The same bit configuration with OUT0.					

#### TABLE 3-12: 0X0B OUTLOW1 - OUTPUT DRIVE LOW (OUTPUTS 8 TO 11) (CONTINUED)

#### TABLE 3-13: 0X0C COMMODSEL - COMMON MODE SELECT

Bit	Name	Description	Туре	Reset
7:1	Unused	Unused	R	0000000
0	vcm_sel	The bit determines the range of the input VCM 1'b0: the input VCM is from 1V to 2V 1'b1: the input VCM is from 0.1V to 0.8V (for HCSL for- mat)	RW	1

## TABLE 3-14: 0X0E DEVADDR - I<sup>2</sup>C BUS SLAVE DEVICE ADDRESS

Bit	Name	Description	Туре	Reset
7:3	Unused	Unused	R	00000
2:0	dev_addr[2:0]	These three bits contributes as the following to the 7 bits of the I <sup>2</sup> C Bus slave address {2'b01, dev_addr[2:0],SA1,SA0}, where SA0 and SA1 are from pins IN_SEL0_I2C_SA_0 and IN_SEL0_I2C_SA_0 respectively.	RW	101

#### TABLE 3-15: 0X11 DEVID - DEVICE IDENTIFICATION

	Bit	Name	Description	Туре	Reset
Ī	7:5	Unused	Unused	R	000
	4:0	dev_id	Device ID	RO	00011

## 4.0 ELECTRICAL CHARACTERISTICS

#### TABLE 4-1: ABSOLUTE MAXIMUM RATINGS

Note 1, Note 2, Note 3

Parameter	Symbol	Min.	Max.	Units
Supply Voltage, 3.3V	V <sub>DD</sub> /V <sub>DDO</sub>	-0.5	+4.6	V
Supply Voltage, 2.5V	V <sub>DD</sub> /V <sub>DDO</sub>	-0.5	+3.5	V
Storage Temperature Range	T <sub>ST</sub>	-55	+125	°C

**Note 1:** Exceeding these values may cause permanent damage.

**2:** Functional operation under these conditions is not implied.

3: Voltages are with respect to ground (GND) unless otherwise stated.

#### TABLE 4-2: RECOMMENDED OPERATING CONDITIONS

#### Note 1, Note 2

Parameter	Symbol	Min.	Тур.	Max.	Units
Supply Voltage 3.3V	V <sub>DD</sub> /V <sub>DDO</sub>	3.135	3.3	3.465	V
Supply Voltage 2.5V	V <sub>DD</sub> /V <sub>DDO</sub>	2.375	2.5	2.625	V
Operating Temperature	Τ <sub>Α</sub>	-40	+25	+85	°C
Input Voltage	V <sub>DD-IN</sub>	-0.3	_	V <sub>DD</sub> + 0.3	V

Note 1: Voltages are with respect to ground (GND) unless otherwise stated.

**2**: The device core supports two power supply modes (3.3V and 2.5V).

#### TABLE 4-3: CURRENT CONSUMPTION

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Core Device Current (all outputs	I <sub>S_3.3V</sub>	—	163	197	mA	V <sub>DD</sub> = 3.3V+5%
and XTAL disabled)	I <sub>S_2.5V</sub>	_	153	187	mA	V <sub>DD</sub> = 2.5V+5%
Core Device Current (all outputs	IDD_XTAL_3.3V	_	128	154	mA	V <sub>DD</sub> = 3.3V+5%
disabled) XTAL Circuit Enabled with 25 MHz Crystal Connected between XIN and XOUT	I <sub>DD_XTAL_2.5V</sub>	_	124	150	mA	V <sub>DD</sub> = 2.5V+5%
Common Output Current	IDD_CM_3.3V	—	17.9	18.9	mA	V <sub>DDO</sub> = 3.3V+5%
Common Odiput Current	I <sub>DD_CM_2.5V</sub>	_	16.6	17.5	mA	V <sub>DDO</sub> = 2.5V+5%
Current Dissipation per LVPECL	IDD_LVPECL_3.3V	_	21.5	25.7	mA	V <sub>DDO</sub> = 3.3V+5%
Output	IDD_LVPECL_2.5V	_	21.5	25.6	mA	$V_{DDO} = 2.5V+5\%$
Current Dissipation per LVDS	IDD_LVDSL_3.3V	—	6.73	8	mA	V <sub>DDO</sub> = 3.3V+5%
Output	IDD_LVDS_2.5V	—	6.87	7.83	mA	$V_{DDO} = 2.5V+5\%$
Current Dissipation per HCSL	IDD_85HCSL_3.3V	_	21	22.8	mA	V <sub>DDO</sub> = 3.3V+5%
Output (IREF pin pulled down with $422\Omega$ )	IDD_85HCSL_2.5V	—	20	21.4	mA	V <sub>DDO</sub> = 2.5V+5%
Current Dissipation per HCSL	IDD_100HCSL_3.3V	_	17.6	19.2	mA	V <sub>DDO</sub> = 3.3V+5%
Output (IREF pin pulled down with 536Ω)	IDD_100HCSL_2.5V		17	18.4	mA	V <sub>DDO</sub> = 2.5V+5%

#### TABLE 4-4: INPUT CHARACTERISTICS

#### Note 1, Note 2, Note 3

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
CMOS High-Level Input Voltage for Control Inputs	V <sub>CIH</sub>	1.05	_		V	—
CMOS Low-Level Input Voltage for Control Inputs	V <sub>CIL</sub>	_	_	0.45	V	—
CMOS Input Leakage Current for Control Inputs (includes current due to pull down resistors)	IIL	-25	_	50	μA	$V_{I} = V_{DD} \text{ or } 0V$
Differential Input Common Mode Voltage for IN0_p/n and IN1_p/n	V <sub>CM</sub>	1	_	2	V	vcm_sel bit = 0 (reg 0x0C)
Differential Input Common Mode Voltage for IN0_p/n and IN1_p/n (HCSL common mode)	V <sub>CM</sub>	0.1	_	0.8	V	vcm_sel bit = 1 (reg 0x0C)
Differential Input Voltage Swing for IN0_p/n and IN1_p/n; f < 1 GHz	V <sub>ID</sub>	0.15	—	1.3	V	_
Differential Input Voltage Swing for IN0_p/n and IN1_p/n for 1 GHz < f < 1.5 GHz	V <sub>ID</sub>	0.35	_	1.3	V	_
Differential Input Leakage Current for IN0_p/ n and IN1_p/n (includes current due to pull- up and pull-down resistors)	IIL	-150	_	150	μA	V <sub>I</sub> = 2V or 0V
Single-Ended Input Voltage for IN0_p and IN1_p	V <sub>SI</sub>	-0.3	_	2.7	V	_
Single-Ended Input Common Mode Voltage (IN0_p and IN1_p)	V <sub>SIC</sub>	1	—	2	V	vcm_sel bit = 0 (reg 0x0C)
Single-Ended Input Common Mode Voltage (IN0_p and IN1_p) (HCSL common mode)	V <sub>SIC</sub>	0.1	_	0.8	V	vcm_sel bit = 1 (reg 0x0C)
Single-Ended Input Voltage Swing for IN0_p and IN1_p	V <sub>SID</sub>	0.3	_	0.8	V	_
Input Frequency (differential)	f <sub>IN</sub>	0		1500	MHz	—
Input Frequency (single-ended)	f <sub>IN_SE</sub>	0	_	400	MHz	—
Input Duty Cycle	DC	35	—	65	%	—
Input Slew Rate	t <sub>SLEW</sub>	—	2	—	V/ns	—
Input Pull-Up/Pull-Down Resistance for IN0_p/IN0_n and IN1_p/IN1_n	R <sub>PU</sub> /R <sub>PD</sub>	_	60	—	kΩ	_
Input Pull-Down Resistance for INx_p	R <sub>PD</sub>	_	30	_	kΩ	—
Control Input (OE_b[11:0]) Pull-Down Resis- tance	R <sub>PDD</sub>	_	300	_	kΩ	_
		_	-90			f <sub>IN</sub> = 100 MHz
Input Multiplexer Isolation IN0_p/n to IN1_p/n and Vice-Versa. Power on Both Inputs			-75		dBc	f <sub>IN</sub> = 200 MHz
0 dBm, f <sub>OFFSET</sub> > 50 kHz	I <sub>SO</sub>	_	-61	—	UDC	f <sub>IN</sub> = 400 MHz
		_	-52	—		f <sub>IN</sub> = 800 MHz

**Note 1:** Values are over Recommended Operating Conditions.

2: Values are over all two power supply modes (V<sub>DD</sub> = 3.3V and V<sub>DD</sub> = 2.5V).

**3:** Input mux isolation is measured as amplitude of f<sub>OFFSET</sub> spur in dBc on the output clock phase noise plot (1) low frequency only.

#### TABLE 4-5: CRYSTAL OSCILLATOR CHARACTERISTICS

#### Note 1, Note 2

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Mode of Oscillation	_		Fundamenta			—
Frequency	f	8	—	160	MHz	—
On-Chip Load Capacitance in I <sup>2</sup> C Bus Controlled Mode	CL	0	—	21.75	pF	Programmable
On-Chip Load Capacitance in Pin Controlled Mode	CL	_	4	—	pF	Fixed
On-Chip Series Resistor in I <sup>2</sup> C Bus Controlled Mode	R <sub>S</sub>	0	—	312	Ω	Programmable
On-Chip Series Resistor in Pin Controlled Mode	R <sub>S</sub>	_	84	—	Ω	Fixed
On-Chip Shunt Resistor	R	—	500	—	kΩ	—
Frequency in Overdrive Mode (Note 3)	f <sub>OV</sub>	0.1	_	250	MHz	Functional, but may not meet AC parameters. Minimum depends on AC coupling capacitor (0.1 µF assumed).
Frequency in Bypass Mode (Note 4)	f <sub>BP</sub>	0	_	250	MHz	Functional, but may not meet AC parameters.

**Note 1:** Values are over Recommended Operating Conditions.

**2:** Values are over all two power supply modes ( $V_{DD}$  = 3.3V and  $V_{DD}$  = 2.5V).

3: Maximum input level is 2V.

**4:** Maximum output level is V<sub>DD</sub>.

#### TABLE 4-6:POWER SUPPLY REJECTION RATIO FOR $V_{DD} = V_{DDO} = 3.3V$

#### Note 1, Note 2, Note 3

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
			-79	—		f <sub>IN</sub> = 156.25 MHz
PSRR for LVPECL Output	PSRR <sub>LVPECL</sub>		-81	—	dBc	f <sub>IN</sub> = 312.5 MHz
			-84	—		f <sub>IN</sub> = 625 MHz
			-91	—		f <sub>IN</sub> = 156.25 MHz
PSRR for LVDS Output	PSRR <sub>LVDS</sub>		-88	—	dBc	f <sub>IN</sub> = 312.5 MHz
			-81	—		f <sub>IN</sub> = 625 MHz
			-95	—		f <sub>IN</sub> = 100 MHz
PSRR for HCSL Output	PSRR <sub>HCSL</sub>	-	-93	—		f <sub>IN</sub> = 133 MHz
		_	-84	—		f <sub>IN</sub> = 400 MHz

**Note 1:** Values are over Recommended Operating Conditions.

2: Noise injected to VDDO power supply with frequency 100 kHz and amplitude 100 mV<sub>PP</sub>.

3: PSRR is measured as amplitude of 100 kHz spur in dBc on the output clock phase noise plot.

#### TABLE 4-7: POWER SUPPLY REJECTION RATIO FOR V<sub>DD</sub> = V<sub>DDO</sub> = 2.5V

Note 1, Note 2, Note 3

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
		_	-82	—		f <sub>IN</sub> = 156.25 MHz
PSRR for LVPECL Output	PSRR <sub>LVPECL</sub>		-71	—	dBC	f <sub>IN</sub> = 312.5 MHz
			-68	—		f <sub>IN</sub> = 625 MHz
			-97	—		f <sub>IN</sub> = 156.25 MHz
PSRR for LVDS Output	PSRR <sub>LVDS</sub>		-79	—	dBc	f <sub>IN</sub> = 312.5 MHz
			-78	—		f <sub>IN</sub> = 625 MHz
		-	-89	—		f <sub>IN</sub> = 100 MHz
PSRR for HCSL Output	PSRR <sub>HCSL</sub>	_	-94	—	dBc	f <sub>IN</sub> = 133 MHz
		—	-82	—		f <sub>IN</sub> = 400 MHz

Note 1: Values are over Recommended Operating Conditions.

2: Noise injected to VDDO power supply with frequency 100 kHz and amplitude 100 mV<sub>PP</sub>.

3: PSRR is measured as amplitude of 100 kHz spur in dBc on the output clock phase noise plot.

#### TABLE 4-8: LVPECL OUTPUT CHARACTERISTICS FOR V<sub>DDO</sub> = 3.3V

Characteristics	Symbol	Min	Тур.	Max.	Units	Notes
Output High Voltage	V <sub>LVPECL_OH</sub>	1.9	2.08	2.5	V	DC Measurement
Output Low Voltage	V <sub>LVPECL_OL</sub>	1.2	1.36	1.7	V	DC Measurement
Output Differential Swing (Note 2)	V <sub>LVPECL_SW</sub>	0.6	0.72	0.9	V	DC Measurement
Variation of V <sub>LVPECL_SW</sub> for Com- plementary Output States	ΔV <sub>LVPECL_SW</sub>	0	0.02	0.07	V	_
Common Mode Output	V <sub>CM</sub>	1.6	1.72	2.1	V	—
Output Frequency when V <sub>LVPECL_SW</sub> ≥ 0.6V	f <sub>MAX_0.6VSW</sub>		_	800	MHz	_
Output Frequency when V <sub>LVPECL_SW</sub> ≥ 0.4V	f <sub>MAX_0.4VSW</sub>	—	_	1500	MHz	—
Rise or Fall Time (20% to 80%)	t <sub>r</sub> , t <sub>f</sub>	_	110	170	ps	—
Output Frequency	f <sub>O</sub>	0	—	1500	MHz	—
Output-to-Output Skew	t <sub>OOSK</sub>	_	—	40	ps	—
Device-to-Device Output Skew	t <sub>DOOSK</sub>	_	—	120	ps	—
Input-to-Output Delay	t <sub>IOD</sub>	0.8	1	1.2	ns	—
Output Enable Time	t <sub>EN</sub>	_	—	5	cycles	—
Output Disable Time	t <sub>DIS</sub>	_	—	5	cycles	—
			63	81		Input clock: 100 MHz
Additive RMS Jitter in 1 MHz to 20 MHz band	<sup>t</sup> j_1M_20M	—	41	56	fs	Input clock: 156.25 MHz
		—	21	32		Input clock: 625 MHz
		—	67	89		Input clock: 100 MHz
Additive RMS Jitter in 12 kHz to 20 MHz band	t <sub>j_12k_20M</sub>	_	46	67	fs	Input clock: 156.25 MHz
			27	46		Input clock: 625 MHz

#### TABLE 4-8:LVPECL OUTPUT CHARACTERISTICS FOR VDDO = 3.3V (CONTINUED)

N	lote	1	

Characteristics	Symbol	Min	Тур.	Max.	Units	Notes
Noise Floor		_	-163	-161		Input clock: 100 MHz
	N <sub>F</sub>	_	-163	-161	dBc/Hz	Input clock: 156.25 MHz
		_	-158	-156		Input clock: 625 MHz

**Note 1:** Values are over Recommended Operating Conditions.

2: Output differential swing is calculated as  $V_{SW} = V_{OH} - V_{OL}$ . It should not be confused with  $V_{SW} = 2 * (V_{OH} - V_{OL})$  sometimes used in some data sheets.

TABLE 4-9:	LVPECL OUTPUT CHARACTERISTICS FOR V <sub>DDO</sub> = 2.5V

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Output High Voltage	V <sub>LVPECL_OH</sub>	1.1	1.28	1.7	V	DC Measurement
Output Low Voltage	V <sub>LVPECL_OL</sub>	0.4	0.57	0.9	V	DC Measurement
Output Differential Swing (Note 2)	V <sub>LVPECL</sub> SW	0.6	0.71	1	V	DC Measurement
Variation of V <sub>LVPECL_SW</sub> for Com- plementary Output States	ΔV <sub>LVPECL_SW</sub>	0	0.02	0.05	V	_
Common Mode Output	V <sub>CM</sub>	0.8	0.92	1.2	V	—
Output Frequency when V <sub>LVPECL_SW</sub> ≥ 0.6V	f <sub>MAX_0.6VSW</sub>	_	_	800	MHz	_
Output Frequency when V <sub>LVPECL_SW</sub> ≥ 0.4V	f <sub>MAX_0.4VSW</sub>	—	—	1500	MHz	_
Rise or Fall Time (20% to 80%)	t <sub>r</sub> , t <sub>f</sub>	—	120	170	ps	—
Output Frequency	f <sub>O</sub>	0	—	1500	MHz	—
Output-to-Output Skew	t <sub>OOSK</sub>	_	_	40	ps	—
Device-to-Device Output Skew	t <sub>DOOSK</sub>	_	_	120	ps	—
Input-to-Output Delay	t <sub>IOD</sub>	0.8	1	1.2	ns	—
Output Enable Time	t <sub>EN</sub>	_	_	5	cycles	—
Output Disable Time	t <sub>DIS</sub>	_	—	5	cycles	—
		—	60	77		Input clock: 100 MHz
Additive RMS Jitter in 1 MHz to 20 MHz band	<sup>t</sup> j_1M_20M	—	40	55	fs	Input clock: 156.25 MHz
		_	21	33		Input clock: 625 MHz
		_	64	86		Input clock: 100 MHz
Additive RMS Jitter in 12 kHz to 20 MHz band	<sup>t</sup> j_12k_20M	_	45	89	fs	Input clock: 156.25 MHz
		_	27	47	1	Input clock: 625 MHz

#### TABLE 4-9:LVPECL OUTPUT CHARACTERISTICS FOR VDDO = 2.5V (CONTINUED)

Note 1

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Noise Floor	N <sub>F</sub>	_	-164	-162		Input clock: 100 MHz
		_	-164	-161	dBc/Hz	Input clock: 156.25 MHz
		_	-158	-156		Input clock: 625 MHz

**Note 1:** Values are over Recommended Operating Conditions.

2: Output differential swing is calculated as  $V_{SW} = V_{OH} - V_{OL}$ . It should not be confused with  $V_{SW} = 2 * (V_{OH} - V_{OL})$  sometimes used in some data sheets.

#### TABLE 4-10:LVDS OUTPUTS FOR V<sub>DDO</sub> = 3.3V

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Output High Voltage	V <sub>LVDS_OH</sub>	1.3	1.39	1.48	V	DC Measurement
Output Low Voltage	V <sub>LVDS_OL</sub>	1.0	1.07	1.15	V	DC Measurement
Output Differential Swing (Note 2)	V <sub>LVDS_SW</sub>	0.25	0.32	0.39	V	DC Measurement
Variation of V <sub>LVDS_SW</sub> for Comple- mentary Output States	ΔV <sub>LVDS_SW</sub>	0	0.002	0.01	V	_
Common Mode Output	V <sub>CM</sub>	1.15	1.23	1.3	V	—
Variation of VCM for Complemen- tary Output States	$\Delta V_{CM}$	0	0.001	0.01	V	_
Output Frequency when V <sub>LVDS_SW</sub> ≥ 0.6V	f <sub>MAX_0.6VSW</sub>	_	_	800	MHz	_
Output Frequency when $V_{LVDS_SW} \ge 0.4V$	f <sub>MAX_0.4VSW</sub>	—	_	1500	MHz	_
Rise or Fall Time (20% to 80%)	t <sub>r</sub> , t <sub>f</sub>	_	110	170	ps	—
Output Frequency	f <sub>O</sub>	0	—	1500	MHz	—
Output-to-Output Skew	t <sub>oosk</sub>			20	ps	—
Device-to-Device Output Skew	t <sub>DOOSK</sub>	_	—	130	ps	—
Input-to-Output Delay	t <sub>IOD</sub>	0.8	1	1.2	ns	—
Output Short Circuit Current Single- Ended	۱ <sub>S</sub>	-24	_	24	mA	Single-ended out- puts shorted to GND
Output Short Circuit Current Differ- ential	I <sub>SD</sub>	-24	_	24	mA	Complementary outputs shorted
Output Enable Time	t <sub>EN</sub>	_	—	5	cycles	—
Output Disable Time	t <sub>DIS</sub>	_	—	5	cycles	—
		_	87	102		Input clock: 100 MHz
Additive RMS Jitter in 1 MHz to 20 MHz band	t <sub>j_1M_20M</sub>		46	58	fs	Input clock: 156.25 MHz
		_	21	32		Input clock: 625 MHz

#### TABLE 4-10: LVDS OUTPUTS FOR V<sub>DDO</sub> = 3.3V (CONTINUED)

#### Note 1

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Additive RMS Jitter in 12 kHz to 20 MHz band			91	108		Input clock: 100 MHz
	t <sub>j_12k_</sub> 20M	_	51	69	fs	Input clock: 156.25 MHz
		_	27	48		Input clock: 625 MHz
Noise Floor	N <sub>F</sub>	_	-161	-159		Input clock: 100 MHz
		_	-162	-161	dBc/Hz	Input clock: 156.25 MHz
			-158	-156		Input clock: 625 MHz

**Note 1:** Values are over Recommended Operating Conditions.

2: Output differential swing is calculated as  $V_{SW} = V_{OH} - V_{OL}$ . It should not be confused with  $V_{SW} = 2 * (V_{OH} - V_{OL})$  sometimes used in some data sheets.

#### TABLE 4-11: LVDS OUTPUTS FOR V<sub>DDO</sub> = 2.5V

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Output High Voltage	V <sub>LVDS_OH</sub>	1.3	1.4	1.5	V	DC Measurement
Output Low Voltage	V <sub>LVDS_OL</sub>	0.97	1.05	1.13	V	DC Measurement
Output Differential Swing (Note 2)	V <sub>LVDS_SW</sub>	0.25	0.35	0.44	V	DC Measurement
Variation of V <sub>LVDS_SW</sub> for Comple- mentary Output States	ΔV <sub>LVDS_SW</sub>	0	0.001	0.01	V	_
Common Mode Output	V <sub>CM</sub>	1.15	1.23	1.3	V	—
Variation of VCM for Complemen- tary Output States	$\Delta V_{CM}$	0	0.001	0.01	V	_
Output Frequency when V <sub>LVDS_SW</sub> ≥ 0.6V	f <sub>MAX_0.6VSW</sub>	_	_	800	MHz	_
Output Frequency when V <sub>LVDS_SW</sub> ≥ 0.4V	f <sub>MAX_0.4VSW</sub>	_	—	1500	MHz	_
Rise or Fall Time (20% to 80%)	t <sub>r</sub> , t <sub>f</sub>	_	110	170	ps	—
Output Frequency	f <sub>O</sub>	0	—	1500	MHz	—
Output-to-Output Skew	t <sub>oosk</sub>		—	20	ps	—
Device-to-Device Output Skew	t <sub>DOOSK</sub>		—	130	ps	_
Input-to-Output Delay	t <sub>IOD</sub>	0.8	1	1.2	ns	—
Output Short Circuit Current Single- Ended	۱ <sub>S</sub>	-24	_	24	mA	Single-ended out- puts shorted to GND
Output Short Circuit Current Differ- ential	I <sub>SD</sub>	-24	—	24	mA	Complementary outputs shorted
Output Enable Time	t <sub>EN</sub>		_	3	cycles	—
Output Disable Time	t <sub>DIS</sub>	_	_	3	cycles	

#### TABLE 4-11: LVDS OUTPUTS FOR V<sub>DDO</sub> = 2.5V (CONTINUED)

Note 1

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
			81	100		Input clock: 100 MHz
Additive RMS Jitter in 1 MHz to 20 MHz band	t <sub>j_1M_20M</sub>		44	58	fs	Input clock: 156.25 MHz
		_	21	34		Input clock: 625 MHz
	<sup>t</sup> j_12k_20M		85	107		Input clock: 100 MHz
Additive RMS Jitter in 12 kHz to 20 MHz band			48	70	fs	Input clock: 156.25 MHz
		_	27	50		Input clock: 625 MHz
	N <sub>F</sub>		-161	-159	dBc/Hz	Input clock: 100 MHz
Noise Floor		_	-163	-161		Input clock: 156.25 MHz
		_	-158	-156		Input clock: 625 MHz

Note 1: Values are over Recommended Operating Conditions.

2: Output differential swing is calculated as  $V_{SW} = V_{OH} - V_{OL}$ . It should not be confused with  $V_{SW} = 2 * (V_{OH} - V_{OL})$  used in some data sheets.

# TABLE 4-12:HCSL OUTPUTS (PCIe ELECTRICAL CHARACTERISTICS) FOR VDDO = 3.3VNote 1

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Rising Edge Rate	Rise_Rate	1.4	1.75	4	V/ns	Note 3, Note 4
Falling Edge Rate	Fall_Rate	1.4	1.75	4	V/ns	Note 3, Note 4
Differential High Voltage	V <sub>IH</sub>	0.6	_	_	V	Note 3
Differential Low Voltage	V <sub>IL</sub>	—	_	-0.6	V	Note 3
Single-Ended High Voltage	V <sub>SIH</sub>	0.65	0.75	0.85	V	DC Measurement
Single-Ended Low Voltage	V <sub>SIL</sub>	-20	0	20	mV	DC Measurement
Absolute Crossing Voltage	V <sub>CROSS</sub>	0.25	_	0.55	V	Note 2, Note 5, Note 6
Variation of V <sub>CROSS</sub> over All Rising Clock Edges	$\Delta V_{CROSS}$	_	_	0.140	V	Note 2, Note 5, Note 10
Ringback Voltage Margin	V <sub>RB</sub>	-0.55	_	0.55	V	Note 3, Note 12
Time before $V_{RB}$ is Allowed	t <sub>STABLE</sub>	4.6	_	_	ns	Note 3, Note 12
Cycle-to-Cycle Additive Jitter	t <sub>JCC</sub>	—	4.6	5.8	ps <sub>PP</sub>	Note 3
Absolute Maximum Voltage	V <sub>MAX</sub>	—	—	1.15	V	Note 2, Note 8
Absolute Minimum Voltage	V <sub>MIN</sub>	-0.3	—	—	V	Note 2, Note 9
Output Duty Cycle (When Input has 50% of Duty Cycle)	ODC	48	50	52	%	Note 3
Rising to Falling Edge Matching	r/f match	_	_	20	%	Note 2, Note 13
Clock Source DC Impedance (CK)	Z <sub>C-DC_CK</sub>	_	50	—	Ω	DC Measurement, Note 2

#### TABLE 4-12:HCSL OUTPUTS (PCIe ELECTRICAL CHARACTERISTICS) FOR VDDO = 3.3V

Note 1

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Clock Source DC Impedance (CK#)	Z <sub>C-DC_CK#</sub>	_	50	_	Ω	DC Measurement, Note 2
Output Frequency	f <sub>OUT</sub>	0		400	MHz	—
Output-to-Output Skew	t <sub>oosk</sub>	—	—	50	ps	—
Device-to-Device Output Skew	t <sub>DOOSK</sub>	—	—	129	ps	—
Input-to-Output Delay	t <sub>IOD</sub>	0.8	1	1.2	ps	—
Output Enable Time	t <sub>EN</sub>		—	5	cycles	—
Output Disable Time	t <sub>DIS</sub>	_	_	5	cycles	—

Note 1: Values are over Recommended Operating Conditions.

- 2: Measurement taken from single-ended waveform.
- 3: Measurement taken from differential waveform.
- 4: Measured from –150 mV to +150 mV on the differential waveform (derived from CK minus CK#) The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing. See Figure 28.
- **5:** Measured at crossing point where the instantaneous voltage value of the rising edge of CK equals the falling edge of CK#. See Figure 25.
- **6:** Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See Figure 25.
- 7: This requirement, from PCI Express Base Specification, Revision 4.0 is applicable only to clock generators and not to buffers. A clock buffer is a transparent device whose output clock period follows the input clock period.
- 8: Defined as the maximum instantaneous voltage including overshoot. See Figure 25.
- 9: Defined as the minimum instantaneous voltage including undershoot. See Figure 25.
- **10:** Defined as the total variation of all crossing voltages of Rising CK and Falling CK# This is the maximum allowed variance in V<sub>CROSS</sub> for any particular system. See Figure 26.
- **11:** The PPM requirement from PCI Express Base Specification, Revision 4.0 is related to clock generation devices. This requirement is not applicable to buffers because the buffer's output frequency accuracy is identical to the frequency accuracy of the source driving the buffer.
- 12: t<sub>STABLE</sub> is the time the differential clock must maintain a minimum ±150 mV differential voltage after 20 rising/falling edges before it is allowed to droop back into the V<sub>RB</sub> ±100 mV differential range. See Figure 29.
- 13: Matching applies to rising edge rate for CKx and falling edge rate for CK#x. It is measured using a ±75 mV window centered on the median cross point where CKx rising meets CK#x falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of CKx should be compared to the Fall Edge Rate of CK#x the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 27.

#### TABLE 4-13: HCSL (PCIe) JITTER PERFORMANCE FOR V<sub>DDO</sub> = 3.3V

Note '	1
--------	---

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Additive Jitter as per PCIe 1.0 (1.5 MHz to 22 MHz)	t <sub>jPCle_1.0</sub>	_	99	122	fs <sub>RMS</sub>	Input clock: 100 MHz
Additive Jitter as per PCIe 2.0 High Band (1.5 MHz to 50 MHz)	t <sub>jPCle_2.0_high</sub>	_	98	120	fs <sub>RMS</sub>	Input clock: 100 MHz
Additive Jitter as per PCIe 2.0 Low Band (10 kHz to 1.5 MHz)	t <sub>jPCle_2.0_low</sub>	_	26	36	fs <sub>RMS</sub>	Input clock: 100 MHz
Additive Jitter as per PCIe 2.0 Mid Band (5 MHz to 16 MHz)	t <sub>jPCle_2.0_mid</sub>	_	77	94	fs <sub>RMS</sub>	Input clock: 100 MHz

# TABLE 4-13: HCSL (PCIe) JITTER PERFORMANCE FOR $V_{DDO}$ = 3.3V

N	lote	1

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Additive Jitter as per PCIe 3.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)	<sup>t</sup> jPCle_3.0		24	30	fs <sub>RMS</sub>	Input clock: 100 MHz
Additive Jitter as per PCIe 4.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)	<sup>t</sup> jPCle_4.0	_	24	30	fs <sub>RMS</sub>	Input clock: 100 MHz
Additive Jitter as per PCIe 5.0 (PLL_BW = 0.5 MHz to 1.8 MHz, CDR for 32 GT/s CC)	t <sub>jPCIe_5.0</sub>	—	10	12	fs <sub>RMS</sub>	Input clock: 100 MHz
Additive Jitter as per Intel QPI 9.6 Gbps	t <sub>jQPI</sub>	—	45	55	fs <sub>RMS</sub>	Input clock: 100 MHz
Additive RMS Jitter in 1 MHz to 20 MHz Band	<sup>t</sup> j_1M_20M	—	64	75	fs <sub>RMS</sub>	Input clock: 100 MHz
		_	48	60		Input clock: 133 MHz
		_	26	33		Input clock: 400 MHz
Additive RMS Jitter in 12 kHz to 20 MHz Band		—	68	83	fs <sub>RMS</sub>	Input clock: 100 MHz
	t <sub>j_12k_20M</sub>	_	52	66		Input clock: 133 MHz
		_	31	43		Input clock: 400 MHz
Noise Floor	NF	—	-163	-161	dBc/Hz	Input clock: 100 MHz
		_	-164	-162		Input clock: 133 MHz
			-160	-158		Input clock: 400 MHz

**Note 1:** Values are over Recommended Operating Conditions.

# TABLE 4-14: HCSL OUTPUTS (PCIe ELECTRICAL CHARACTERISTICS) FOR $V_{DDO} = 2.5V$

Note 1						
Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Rising Edge Rate	Rise_Rate	1.4	1.75	4	V/ns	Note 3, Note 4
Falling Edge Rate	Fall_Rate	1.4	1.75	4	V/ns	Note 3, Note 4
Differential High Voltage	V <sub>IH</sub>	0.6	—	—	V	Note 3
Differential Low Voltage	V <sub>IL</sub>	—	—	-0.6	V	Note 3
Single-Ended High Voltage	V <sub>SIH</sub>	0.65	0.75	0.85	V	DC Measurement
Single-Ended Low Voltage	V <sub>SIL</sub>	-20	0	20	mV	DC Measurement
Absolute Crossing Voltage	V <sub>CROSS</sub>	0.25	_	0.55	V	Note 2, Note 5, Note 6
Variation of V <sub>CROSS</sub> over All Rising Clock Edges	$\Delta V_{CROSS}$	_	_	0.140	V	Note 2, Note 5, Note 10
Ringback Voltage Margin	V <sub>RB</sub>	-0.55		0.55	V	Note 3, Note 12
Time before $V_{RB}$ is Allowed	t <sub>STABLE</sub>	4.6	_	_	ns	Note 3, Note 12
Cycle-to-Cycle Additive Jitter	t <sub>JCC</sub>	—	4.6	5.8	ps <sub>PP</sub>	Note 3

## TABLE 4-14:HCSL OUTPUTS (PCIe ELECTRICAL CHARACTERISTICS) FOR VDDO = 2.5V

N	lata	4
IN	lote	

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Absolute Maximum Voltage	V <sub>MAX</sub>	—		1.15	V	Note 2, Note 8
Absolute Minimum Voltage	V <sub>MIN</sub>	-0.3	_	_	V	Note 2, Note 9
Output Duty Cycle (When Input has 50% of Duty Cycle)	ODC	48	50	52	%	Note 3
Rising to Falling Edge Matching	r/f match			20	%	Note 2, Note 13
Clock Source DC Impedance (CK)	Z <sub>C-DC_CK</sub>	_	50	_	Ω	DC Measurement, Note 2
Clock Source DC Impedance (CK#)	Z <sub>C-DC_CK#</sub>	_	50	_	Ω	DC Measurement, Note 2
Output Frequency	f <sub>OUT</sub>	0	_	400	MHz	—
Output-to-Output Skew	t <sub>oosk</sub>			50	ps	—
Device-to-Device Output Skew	t <sub>DOOSK</sub>	_	_	129	ps	—
Input-to-Output Delay	t <sub>IOD</sub>	0.8	1	1.2	ps	—
Output Enable Time	t <sub>EN</sub>	_	_	5	cycles	—
Output Disable Time	t <sub>DIS</sub>	_	_	5	cycles	—

- 2: Measurement taken from single-ended waveform.
- 3: Measurement taken from differential waveform.
- 4: Measured from –150 mV to +150 mV on the differential waveform (derived from CK minus CK#) The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing. See Figure 28.
- **5:** Measured at crossing point where the instantaneous voltage value of the rising edge of CK equals the falling edge of CK#. See Figure 25.
- **6:** Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See Figure 25.
- 7: This requirement, from PCI Express Base Specification, Revision 4.0 is applicable only to clock generators and not to buffers. A clock buffer is a transparent device whose output clock period follows the input clock period.
- 8: Defined as the maximum instantaneous voltage including overshoot. See Figure 25.
- 9: Defined as the minimum instantaneous voltage including undershoot. See Figure 25.
- **10:** Defined as the total variation of all crossing voltages of Rising CK and Falling CK# This is the maximum allowed variance in V<sub>CROSS</sub> for any particular system. See Figure 26.
- **11:** The PPM requirement from PCI Express Base Specification, Revision 4.0 is related to clock generation devices. This requirement is not applicable to buffers because the buffer's output frequency accuracy is identical to the frequency accuracy of the source driving the buffer.
- 12: t<sub>STABLE</sub> is the time the differential clock must maintain a minimum ±150 mV differential voltage after 20 rising/falling edges before it is allowed to droop back into the V<sub>RB</sub> ±100 mV differential range. See Figure 29.
- 13: Matching applies to rising edge rate for CKx and falling edge rate for CK#x. It is measured using a ±75 mV window centered on the median cross point where CKx rising meets CK#x falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of CKx should be compared to the Fall Edge Rate of CK#x the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 27.

# TABLE 4-15: HCSL (PCIe) JITTER PERFORMANCE FOR $V_{DDO}$ = 2.5V

- NI	loto	1
1.1	lote	

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Additive Jitter as per PCIe 1.0 (1.5 MHz to 22 MHz)	<sup>t</sup> jPCle_1.0		86	110	fs <sub>RMS</sub>	Input clock: 100 MHz
Additive Jitter as per PCIe 2.0 High Band (1.5 MHz to 50 MHz)	t <sub>jPCle_2.0_high</sub>		85	108	fs <sub>RMS</sub>	Input clock: 100 MHz
Additive Jitter as per PCIe 2.0 Low Band (10 kHz to 1.5 MHz)	<sup>t</sup> jPCle_2.0_low		23	38	fs <sub>RMS</sub>	Input clock: 100 MHz
Additive Jitter as per PCIe 2.0 Mid Band (5 MHz to 16 MHz)	<sup>t</sup> jPCle_2.0_mid	_	67	85	fs <sub>RMS</sub>	Input clock: 100 MHz
Additive Jitter as per PCIe 3.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)	t <sub>jPCle_3.0</sub>	_	21	27	fs <sub>RMS</sub>	Input clock: 100 MHz
Additive Jitter as per PCIe 4.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)	<sup>t</sup> jPCle_4.0	_	21	27	fs <sub>RMS</sub>	Input clock: 100 MHz
Additive Jitter as per PCIe 5.0 (PLL_BW = 0.5 MHz to 1.8 MHz, CDR for 32 GT/s CC)	t <sub>j</sub> PCle_5.0	_	8	11	fs <sub>RMS</sub>	Input clock: 100 MHz
Additive Jitter as per Intel QPI 9.6 Gbps	t <sub>jQPI</sub>		40	50	fs <sub>RMS</sub>	Input clock: 100 MHz
	t <sub>j_1M_20M</sub>		56	70	fs <sub>RMS</sub>	Input clock: 100 MHz
Additive RMS Jitter in 1 MHz to 20 MHz Band		_	45	58		Input clock: 133 MHz
		_	25	34		Input clock: 400 MHz
		_	60	77	fs <sub>RMS</sub>	Input clock: 100 MHz
Additive RMS Jitter in 12 kHz to 20 MHz Band	t <sub>j_12k_20M</sub>	_	49	65		Input clock: 133 MHz
		_	30	45		Input clock: 400 MHz
			-164	-161		Input clock: 100 MHz
Noise Floor	NF		-164	-162	dBc/Hz	Input clock: 133 MHz
		—	-160	-158		Input clock: 400 MHz




FIGURE 4-1: Single-Ended Measurement Points for Absolute Cross Point and Swing.








FIGURE 4-2: Single-Ended Measurement Points for Delta Cross Point.












FIGURE 4-6: PCIe Test Circuit.

#### **TABLE 4-16:** LVPECL OUTPUT PHASE NOISE WITH 25 MHZ XTAL

Note 1

Characteristics	Min.	Тур.	Max.	Units	Notes
Jitter RMS in 12 kHz to 5 MHz		265		fs	V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Band		213		fs	V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-102		dBc/Hz	@100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
		-127		dBc/Hz	@1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
		-153		dBc/Hz	@10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
		-158		dBc/Hz	@100 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
		-158		dBc/Hz	@1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Noise Floor		-158		dBc/Hz	@5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Noise Floor		-96		dBc/Hz	@100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-122		dBc/Hz	@1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-151		dBc/Hz	@10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-160		dBc/Hz	@100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-160		dBc/Hz	@1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-160	_	dBc/Hz	@5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V

	<b>TABLE 4-17:</b>	LVDS OUTPUT PHASE NOISE WITH 25 MHZ XTAL
--	--------------------	--

## Note 1

Characteristics	Min.	Тур.	Max.	Units	Notes
Jitter RMS in 12 kHz to 5 MHz	_	172		fs	V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Band	_	177	—	fs	V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-102	—	dBc/Hz	@100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-126	_	dBc/Hz	@1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-153	—	dBc/Hz	@10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-160	_	dBc/Hz	@100 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-161	—	dBc/Hz	@1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Noise Floor	—	-160	—	dBc/Hz	@5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-96	_	dBc/Hz	@100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-123	—	dBc/Hz	@1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-152	—	dBc/Hz	@10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-161	_	dBc/Hz	@100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-161	—	dBc/Hz	@1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-160	—	dBc/Hz	@5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V

**Note 1:** Values are over Recommended Operating Conditions.

## TABLE 4-18: HCSL OUTPUT PHASE NOISE WITH 25 MHZ XTAL

Note 1

Characteristics	Min.	Тур.	Max.	Units	Notes
Jitter RMS in 12 kHz to 5 MHz	_	235	_	fs	V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Band		143	_	fs	V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-102	—	dBc/Hz	@100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-126	—	dBc/Hz	@1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-153	—	dBc/Hz	@10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
		-158	—	dBc/Hz	@100 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-159	—	dBc/Hz	@1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Noise Floor	_	-158	—	dBc/Hz	@5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Noise Floor		-97	_	dBc/Hz	@100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-123	_	dBc/Hz	@1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-153	_	dBc/Hz	@10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-162	—	dBc/Hz	@100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-162	_	dBc/Hz	@1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-163	_	dBc/Hz	@5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V

## TABLE 4-19: LVPECL OUTPUT PHASE NOISE WITH 125 MHZ XTAL

#### Note 1

Characteristics	Min.	Тур.	Max.	Units	Notes
Jitter RMS in 12 kHz to 5 MHz	—	62	_	fs	V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Band	_	67	—	fs	V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-95	—	dBc/Hz	@100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-124	—	dBc/Hz	@1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-144	—	dBc/Hz	@10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-155	—	dBc/Hz	@100 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-161	—	dBc/Hz	@1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-161	—	dBc/Hz	@5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-163	—	dBc/Hz	@10 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Naiaa Elaar	—	-164	—	dBc/Hz	@20 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Noise Floor	_	-95	—	dBc/Hz	@100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-125	—	dBc/Hz	@1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-143	—	dBc/Hz	@10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-154	_	dBc/Hz	@100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-160	_	dBc/Hz	@1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-160	_	dBc/Hz	@5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-162	_	dBc/Hz	@10 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-163		dBc/Hz	@20 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V

**Note 1:** Values are over Recommended Operating Conditions.

## TABLE 4-20: LVDS OUTPUT PHASE NOISE WITH 125 MHZ XTAL

Note 1

Characteristics	Min.	Тур.	Max.	Units	Notes
Jitter RMS in 12 kHz to 5 MHz	—	74		fs	V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Band		75	_	fs	V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-93	_	dBc/Hz	@100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-124	_	dBc/Hz	@1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-145	_	dBc/Hz	@10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-155	_	dBc/Hz	@100 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-159	_	dBc/Hz	@1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-159	_	dBc/Hz	@5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-161	_	dBc/Hz	@10 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Noise Floor	—	-162	_	dBc/Hz	@20 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-95		dBc/Hz	@100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-124	_	dBc/Hz	@1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-144	_	dBc/Hz	@10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-155	_	dBc/Hz	@100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-159	_	dBc/Hz	@1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-159	_	dBc/Hz	@5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-161		dBc/Hz	@10 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-161	_	dBc/Hz	@20 MHz, $V_{DD}$ = 2.5V, $V_{DDO}$ = 2.5V

<b>TABLE 4-21</b> :	HCSL OUTPUT PHASE NOISE WITH 125 MHZ XTAL
---------------------	---

## Note 1

Characteristics	Min.	Тур.	Max.	Units	Notes
Jitter RMS in 12 kHz to 5 MHz	—	60		fs	V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Band	_	63	—	fs	V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-93	—	dBc/Hz	@100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-125	—	dBc/Hz	@1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-145	—	dBc/Hz	@10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-156	—	dBc/Hz	@100 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-161	—	dBc/Hz	@1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-160	—	dBc/Hz	@5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-163	—	dBc/Hz	@10 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Noise Floor	—	-163	—	dBc/Hz	@20 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-94	—	dBc/Hz	@100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-124	—	dBc/Hz	@1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-144	—	dBc/Hz	@10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-156	—	dBc/Hz	@100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-161	—	dBc/Hz	@1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-160	—	dBc/Hz	@5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-163	—	dBc/Hz	@10 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-163		dBc/Hz	@20 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V

**Note 1:** Values are over Recommended Operating Conditions.

<b>TABLE 4-22</b> :	LVPECL OUTPUT PHASE NOISE WITH 156.25 MHZ XTAL
---------------------	--

## Note 1

Characteristics	Min.	Тур.	Max.	Units	Notes
Jitter RMS in 12 kHz to 5 MHz	—	49	_	fs	V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Band	_	53	—	fs	V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-86	—	dBc/Hz	@100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-117	—	dBc/Hz	@1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-141	—	dBc/Hz	@10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-153	_	dBc/Hz	@100 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-160	_	dBc/Hz	@1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-163	_	dBc/Hz	@5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-163	_	dBc/Hz	@10 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Nision Floor	_	-164	_	dBc/Hz	@20 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Noise Floor	_	-85	_	dBc/Hz	@100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-119	_	dBc/Hz	@1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-142	_	dBc/Hz	@10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-154	_	dBc/Hz	@100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-160		dBc/Hz	@1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-162	_	dBc/Hz	@5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-163		dBc/Hz	@10 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-163	—	dBc/Hz	@20 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V

## TABLE 4-23: LVDS OUTPUT PHASE NOISE WITH 156.25 MHZ XTAL

#### Note 1

Characteristics	Min.	Тур.	Max.	Units	Notes
Jitter RMS in 12 kHz to 5 MHz		53	_	fs	V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Band	_	55	—	fs	V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-85	—	dBc/Hz	@100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-118	—	dBc/Hz	@1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-143	—	dBc/Hz	@10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-154	—	dBc/Hz	@100 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-160	—	dBc/Hz	@1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-162	—	dBc/Hz	@5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-163	—	dBc/Hz	@10 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Naiaa Elaar	—	-163	—	dBc/Hz	@20 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Noise Floor	_	-87	—	dBc/Hz	@100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-119	—	dBc/Hz	@1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-142	—	dBc/Hz	@10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-154	_	dBc/Hz	@100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-159	_	dBc/Hz	@1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-162	_	dBc/Hz	@5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-162	_	dBc/Hz	@10 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-162	_	dBc/Hz	@20 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V

**Note 1:** Values are over Recommended Operating Conditions.

## TABLE 4-24: HCSL OUTPUT PHASE NOISE WITH 156.25 MHZ XTAL

Note 1

Characteristics	Min.	Тур.	Max.	Units	Notes
Jitter RMS in 12 kHz to 5 MHz	—	48	_	fs	V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Band	_	50	—	fs	V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-85	—	dBc/Hz	@100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-117	—	dBc/Hz	@1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	_	-143	—	dBc/Hz	@10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-155	—	dBc/Hz	@100 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-161	—	dBc/Hz	@1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-163	—	dBc/Hz	@5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-164	—	dBc/Hz	@10 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
	—	-164	—	dBc/Hz	@20 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V
Noise Floor	—	-86	—	dBc/Hz	@100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-119	—	dBc/Hz	@1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-142	—	dBc/Hz	@10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	_	-154	—	dBc/Hz	@100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-160	—	dBc/Hz	@1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
	—	-163	—	dBc/Hz	@5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-163	—	dBc/Hz	@10 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V
		-163		dBc/Hz	@20 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Nominal Bus Voltage	VDD <sub>I2C</sub>	2.375	_	5.5	V	Note 1
Input Low Voltage	V <sub>IL</sub>	_		0.7	V	—
Input High Voltage	V <sub>IH</sub>	1.5	_	VDD <sub>I2C</sub>	V	—
Output Low Voltage	V <sub>OL</sub>	_		0.4	V	At I <sub>PULLUP(MAX)</sub>
Input Leakage Current	I <sub>LEAK</sub>	_	_	±10	μA	—
Current Sinking at V <sub>OL(MAX)</sub>	I <sub>PULLUP</sub>	4	_	—	mA	—
Pin Capacitive Load	CL	_	_	1	pF	—
Signal Noise Immunity from 10 MHz to 100 MHz	V <sub>NOISE</sub>	300	_	—	mV <sub>PP</sub>	_
Noise Spike Suppression Time	t <sub>SPIKE</sub>	0		50	ns	Note 3
I <sup>2</sup> C Bus Operating Frequency	f <sub>OC</sub>	0		400	kHz	—
Bus Free Time between Start and Stop Conditions	t <sub>BUF</sub>	1.3	_	_	μs	_
Hold Time after (Repeated) Start Condition	t <sub>HD:STA</sub>	0.6		_	μs	After this period, the first clock is generated
Repeated Start Condition Setup Time	t <sub>SU:STA</sub>	0.6	_	—	μs	_
Stop Condition Setup Time	t <sub>su:sтo</sub>	0.6		—	μs	—
Data Hold Time	t <sub>HD:DAT</sub>	0		0.9	μs	Note 4
Data Setup Time	t <sub>SU:DAT</sub>	100		—	ns	—
Detect Clock Low Timeout	t <sub>TIMEOUT</sub>	25	_	35	ms	—
Clock Low Period	t <sub>LOW</sub>	1.3	_	—	μs	—
Clock High Period	t <sub>HIGH</sub>	0.6	—	—	μs	—
Clock/Data Fall Time	t <sub>F</sub>	20 + 0.1*Cb		250	ns	Note 2
Clock /Data Rise Time	t <sub>R</sub>	20 + 0.1*Cb	_	250	ns	Note 2

TABLE 4-25: I<sup>2</sup>C BUS ELECTRICAL CHARACTERISTICS

**Note 1:** 3V to 5V ±10%

**2:** Rise and fall time is defined as follows:  $t_R = (V_{IL(MAX)} - 0.15)$  to  $(V_{IH(MIN)} + 0.15)$ ;  $t_F = (V_{IH(MIN)} - 0.15)$  to  $(V_{IL(MAX)} + 0.15)$ 

3: Devices must provide a means to reject noise spikes of a duration up to the maximum specified value.

**4:** The maximum hold time has to be less than the maximum data valid or data valid acknowledge time as per Table 10, note [4] of I<sup>2</sup>C bus Rev. 6 specification.




FIGURE 4-7: I<sup>2</sup>C Bus Timing.

## **TEMPERATURE SPECIFICATIONS**


Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Temperature Ranges								
Maximum Ambient Temperature	T <sub>A(MAX)</sub>	_	—	+85	°C	—		
Maximum Junction Temperature	T <sub>J(MAX)</sub>	_	—	+125	°C	—		
Package Thermal Resistance, 8x8 QF	Package Thermal Resistance, 8x8 QFN-56Ld							
		_	19.5	—	°C/W	Still-air		
Junction to Ambient Thermal Resistance (Note 1)	θ <sub>JA</sub>	_	15.7	_	°C/W	1 m/s airflow		
		_	13.9	_	°C/W	2.5 m/s airflow		
Junction to Board Thermal Resistance	θ <sub>JB</sub>	_	6.3	_	°C/W	—		
Junction to Case Thermal Resistance	θ <sub>JC</sub>	_	11	_	°C/W	—		
Junction to Pad Thermal Resistance (Note 2)	θ <sub>JP</sub>	_	3.6	_	°C/W	Still-air		
Junction to Top-Center Thermal Characterization Parameter	$\Psi_{JT}$		0.2	_	°C/W	Still-air		

**Note 1:** Theta-JA ( $\theta_{JA}$ ) is the thermal resistance from junction to ambient when the package is mounted on a 8-layer JEDEC standard test board and dissipating maximum power.


**2:** Theta-JP ( $\theta_{JP}$ ) is the thermal resistance from junction to the center exposed pad on the bottom of the package.

## 5.0 PACKAGE OUTLINE

## 5.1 Package Marking Information



Legend:	xxx Y YY WW NNN @3 * •, ▲, ♥ mark).	Product code or customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. ' Pin one index is identified by a dot, delta up, or delta down (triangle
	be carried characters the corpor	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available for customer-specific information. Package may or may not include ate logo. (_) and/or Overbar ( <sup>-</sup> ) symbol may not be to scale.



### 56-Lead 8 mm x 8 mm QFN Package Outline and Recommended Land Pattern

NOTES:

## APPENDIX A: DATA SHEET REVISION HISTORY

## TABLE A-1: REVISION HISTORY

Revision	Section/Figure/Entry	Correction
DS20006408A (09-09-20)	_	Converted Microsemi data sheet ZL40272 to Micro- chip DS20006408A. Minor text changes throughout.

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

					Exampl	es:		
<u>Device</u>	<u>x</u>	<u>x</u>	<u>×</u>	<u>x</u>	a) ZL402	272LDG1:		
Part Number	Chip Carrier Type	Package	Media Type	Finish		Low-Skew, Low Additive Jitter, 12 Output HCSL/LVDS/LVPECL Fanout Buffer with Per-Output		
Device:	L\		lditive Jitter, 12 Out nout Buffer with Per		Enable Control, Leadless Chip Carrier, 56-Lead QFN, 260/Tray, Pb Free with Matte Sn lead finish, RoHS e3 Compliant			
Chin Corrier Tran	. I – Laadlaa	a Chin Carrier			b) ZL402	272LDF1:		
Chip Carrier Type Package:		s Chip Carrier d 8 mm x 8 mm C	RFN			Low-Skew, Low Additive Jitter, 12 Output HCSL/LVDS/LVPECL Fanout Buffer with Per-Output		
Media Type:	G = 260/Tra F = 2,700/R					Enable Control, Leadless Chip Carrier, 56-Lead QFN, 2,700/Reel, Pb Free with Matte Sn lead finish, RoHS e3 Compliant		
Finish:	1 = Pb Free	with Matte Sn le	ad finish, RoHS e3	Compliant	Note 1: Tape and Reel identifier only appears in catalog part number description. This ic			
						is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.		

# ZL40272

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
  committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
  feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
  other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMA-TION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FIT-NESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi Iogo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-6738-0

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# Worldwide Sales and Service

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

## ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

Italy - Padova

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

**Netherlands - Drunen** 

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040