

# **Quad Channel Clock Translator**

#### **Features**

- Four Independent OTN Desynchronizers
- Excellent Jitter Performance of 180 fs<sub>RMS</sub> in 12 kHz to 20 MHz, Band Meets Jitter Requirements of 10G/40G and 100G PHYs
- Three Programmable Ultra-low Jitter Synthesizers Generate Frequencies from 1 Hz to 900 MHz.
- One Programmable General Purpose Synthesizer Generates Any Clock from 1 Hz to 180 MHz
- 6 Differential (CML) or 12 Single-ended (CMOS)
   Ultra-low Jitter Outputs plus Two General Purpose CMOS Outputs
- Accepts up to 10 LVPECL/LVDS/HCSL/LVCMOS Inputs
- Up to Four Programmable Digital PLLs/NCOs with Loop Bandwidth from 14 Hz to 470 Hz Synchronize to Any Clock Rate from 1 kHz to 900 MHz
- Automatic Hitless Reference Switching and Digital Holdover on Reference Fail with Initial Holdover Accuracy Better than 10 ppb

# **Applications**

- OTN Transponders/Muxponders
- · OTN Switches
- Test Equipment




FIGURE 0-1: Functional Block Diagram.

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

# **TABLE OF CONTENTS**

1.0 Feature List	9
1.1 General features	9
1.2 Electrical Clock Inputs	9
1.3 Electrical Clock Engine	
1.4 Electrical Clock Generation	10
2.0 Companion Documentation	11
2.1 Application Notes	11
2.2 Evaluation and Demonstration Board (SyncE and clock input-output focused)	11
3.0 Application Examples	12
4.0 Pin Diagram	
5.0 Pin Descriptions	
6.0 Hardware Functional Description	
6.1 Input References	
6.1.1 Input Sources	
6.1.2 Input Reference Monitoring	
6.1.3 Input Gapped Clocks	
6.1.4 Input Buffers	22
6.2 Digital Phase Locked Loop (DPLL)	26
6.2.1 DPLL Input Monitoring Masks	
6.2.2 DPLL Input Reference Priority	
6.2.4 DPLL Input Tolerance Criteria	
6.2.5 DPLL Input Advance and Delay	
6.2.6 DPLL Input Phase Slope Limiter	
6.2.7 DPLL Core Mode	
6.2.8 DPLL Status Indicators	
6.2.9 DPLL Bandwidth (Jitter/Wander Transfer)	
6.2.10 DPLL Programmable Damping and Phase Gain	
6.2.12 DPLL Hitless Reference Switching	
6.2.13 DPLL Holdover Capability	
6.2.14 DPLL Supervision and Management	
6.2.15 DPLL Jitter/Wander Generation	
6.3 Input-Output Conversions	32
6.3.1 Input to Output and Output to Output Phase Alignment	32
6.3.2 Rate Conversion Function and FEC Support	
6.4 Output Clocks	33
6.4.1 Output Frequency Synthesis Engine	
6.4.3 Output Skew Management	
6.4.4 Output Clock Polarity	
6.4.5 Output Frame Sync Pulse Width	
6.4.6 Output Precision Alignment	
6.4.7 Output Clocks Configuration	
6.4.8 Output Drivers	
6.5 System Clock	38
6.5.2 Master Clock Frequency Selection	
6.5.3 System PLL Bypass and Synthesizer 3	
6.5.4 Split XO Mode	
6.6 Power Supply	43
6.6.1 Power Up/Down Sequence	43
6.6.2 Power Supply Filtering	
6.6.3 Power Calculator	
6.6.4 Reset and Configuration Circuit	
6.6.5 VDD_DKI alid VKEG_OUT	44

7.0 Configuration and Control	45
7.1 Pre-Configured Default Values on Power-Up	
7.2 Registers Configuration	45
7.2.1 Input Reference Configuration	46
7.2.2 DPLL Configuration	
7.2.3 Output Multiplexer Configuration	
7.2.4 Synthesizer Configuration	
7.2.6 Output Drivers Configuration	
7.3 GPIO Configuration	
7.4 Ready Status	
8.0 Host Interface	48
8.1 Serial Peripheral Interface	
8.1.1 Least Significant Bit (LSb) First Transmission Mode	49
8.1.2 Most Significant Bit (MSb) First Transmission Mode	
8.1.3 SPI Burst Mode Operation	
8.2 I <sup>2C Interface</sup>	
9.0 Register Map	52
9.1 Multi-byte Register Values	52
9.1.1 Time between two write accesses to the same register	
9.1.2 Time after change to state machine or system-clock re	•
9.2 Basic Procedure for Refreshing Latest Device Status from Sticky without Interrupt Handler	53
9.3 Register Map List Summary	
9.4 Register List	60
9.4.1 Register List (Page 0)	
9.4.3 Register List (Page 2)	
9.4.4 Register List (Page 3)	
9.4.5 Register List (Page 4)	
9.4.6 Register List (Page 5)	
9.4.7 Register List (Page 6)	
9.4.8 Register List (Page 10)	
9.4.9 Register List (Page 11)	
9.4.10 Register List (Page 12)	
• • • • • • • • • • • • • • • • • • • •	
10.0 Electrical Characteristics	
10.1 Absolute Maximum Ratings	
10.2 Recommended Operating Conditions	
10.3 DC Electrical Characteristics	
10.4 AC Electrical Characteristics	
11.0 Performance Characteristics	
11.1 Output Clocks Jitter Generation	
11.2 DPLL Performance Characteristics	
11.3 Package Thermal Information	
12.0 Package Outline	
12.1 Package Marking Information	191
13.0 Acronyms and Abbreviations	195
Appendix A: Data Sheet Revision History	196
Product Identification System	
Worldwide Sales and Service	200

# **List of Figures**

FIGURE 0-1: Functional Block Diagram.	
FIGURE 3-1: OTU-4 Transponder.	
FIGURE 3-2: Phase Noise Plot for 622.08 MHz Output Clock with 200 MHz (151 fs jitter in	1
12 kHz to 20 MHz Band).	
FIGURE 4-1: Pin Diagram.	
FIGURE 6-1: Stratum 3/G.8262 Option I Frequency Acceptance and Rejection Ranges	
FIGURE 6-2: Reference Monitoring Interrupt Generation.	
FIGURE 6-3: LVDS Example of Input Buffers and Termination.	
FIGURE 6-4: 2 × LVCMOS Example of Input Buffers and Termination.	
FIGURE 6-5: 2 × CML Example of Input Buffers and Termination.	23
FIGURE 6-6: 2 × LVCMOS Example (VDD1 ≠ VDD) of Input Buffers and Termination	24
FIGURE 6-7: Differential DC and AC Coupled LVPECL Termination	24
FIGURE 6-8: Differential DC and AC Coupled LVDS Termination.	25
FIGURE 6-9: Single-ended LVCMOS Termination.	25
FIGURE 6-10: Simplified Block Diagram of the Holdover Filter	
FIGURE 6-11: Benefits of Holdover Filter.	
FIGURE 6-12: Functional Block Diagram of the Output Buffer.	
FIGURE 6-13: Driving CML Receiver.	
FIGURE 6-14: Driving LVPECL Receiver.	
FIGURE 6-15: Driving LVDS Receiver.	
FIGURE 6-16: Driving LVCMOS Receiver.	
FIGURE 6-17: Master Clock Oscillator.	
FIGURE 6-18: HPOUT[8:9] MUX.	
FIGURE 6-19: HPOUT[8:9] Driven by Synthesizer 2 (System PLL Bypass FALSE).	
FIGURE 6-20: HPOUT[8:9] Driven by Synthesizer 3 (System PLL Bypass TRUE)	
FIGURE 6-21: Split-XO Mode (System PLL Bypass TRUE).	
FIGURE 6-22: Typical Configuration and Power-up Reset Circuit.	
FIGURE 6-23: External Connection of VDD_DRI and VREG_OUT.	
FIGURE 7-1: Selection of Pre-Configured Values.	
FIGURE 7-2: Selection of Pre-Configured Values with FPGA/CPU.	
FIGURE 8-1: Serial Interface Configuration.	
FIGURE 8-2: Serial Peripheral Interface Functional Waveform — LSb First Mode	
FIGURE 8-3: Serial Peripheral Interface Functional Waveform — MSb First Mode	
FIGURE 8-4: Example of the Burst Mode Operation.	50
FIGURE 8-5: I <sup>2C</sup> Data Write Protocol.	50
FIGURE 8-6: I <sup>2C</sup> Data Read Protocol.	50
FIGURE 8-7: I <sup>2C 7-bit Client</sup> Address.	
FIGURE 8-8: I2C Data Write Burst Mode.	
FIGURE 9-1: Accessing Multi-byte Register Values.	
FIGURE 10-1: HPOUT_DIFF (CML) Output	
FIGURE 10-2: HPOUT and GPOUT (CMOS) Output	
FIGURE 10-3: HPOUT_DIFF (CML) DC Output Level.	
FIGURE 10-4: HPOUT and GPOUT (CMOS) Output Termination and DC Output Level	
FIGURE 10-5: Timing Parameter Measurement Voltage Levels	
FIGURE 10-6: Reference Input Timing.	
FIGURE 10-7: Reference Input to Output Clock Timing.	
FIGURE 10-8: Output to Output Clock Timing.	177
FIGURE 10-9: HPOUT_DIFF Output t <sub>r and tf Measurement Setup.</sub>	
FIGURE 10-10: HPOUT_DIFF Output Duty Cycle Measurement Setup.	
FIGURE 10-11: HPOUT and GPOUT Output t <sub>r, tf, and Duty</sub> Cycle Measurement Setup	179
FIGURE 10-12: SPI (Serial Peripheral Interface) Timing, LSB First Mode	180
FIGURE 10-13: SPI (Serial Peripheral Interface) Timing, MSB First Mode	
FIGURE 10-14: I <sup>2C Serial Microport Timing.</sup>	181
FIGURE 11-1: HPOUT_DIFF (CML) Output Jitter Test Circuit.	

FIGURE 11-2: HPOUT (LVCMOS) and GPOUT (LVCMOS) Output Jitter Test Circuit	. 189
12.1 Package Marking Information	. 191
100-Lead 10 mm × 10 mm VQFN [LPC] Package Outline and Recommended Land Pattern	າ
	. 192

# **List of Tables**

TABLE 5-1: Pin Descriptions	
TABLE 6-1: DPLL Status Indicators	
TABLE 6-2: GPIO Master Clock Selection	. 41
TABLE 8-1: Serial Interface Selection	. 49
TABLE 9-1: Register Map (Page 0)	. 54
TABLE 9-2: Register Map (Page 1)	. 54
TABLE 9-3: Register Map (Page 2)	. 55
TABLE 9-4: Register Map (Page 3)	. 56
TABLE 9-5: Register Map (Page 4)	
TABLE 9-6: Register Map (Page 5)	
TABLE 9-7: Register Map (Page 6)	
TABLE 9-8: Register Map (Page 10)	
TABLE 9-9: Register Map (Page 11)	
TABLE 9-10: Register Map (Page 12)	
TABLE 9-11: Register Map (Page 13)	
TABLE 10-1: Absolute Maximum Ratings	
TABLE 10-2: Recommended Operating Conditions	
TABLE 10-3: DC Electrical Characteristics: Current—Core	
TABLE 10-4: DC Electrical Characteristics: Current—Core + Synthesizers 3:1	
TABLE 10-5: DC Electrical Characteristics: Current—Core + Synthesizer 1 + HPOUT_DIFF[1:	
Outputs	
TABLE 10-6: DC Electrical Characteristics: Current—Core + Synthesizer 2 + HPOUT_DIFF[5]	:2]
Outputs1	
TABLE 10-7: DC Electrical Characteristics: Current—Core + Synthesizer 3 + HPOUT_DIFF[5: Outputs	
TABLE 10-8: DC Electrical Characteristics: Current—Core + Synthesizer 3:1 + HPOUT	100
DIFF[5:0] Outputs	166
TABLE 10-9: DC Electrical Characteristics: Current—Core + Synthesizer 1 + HPOUT[3:0] O	
puts	
TABLE 10-10: DC Electrical Characteristics: Current—Core + Synthesizer 2 + HPOUT[11:4]	]
Outputs 1	168
TABLE 10-11: DC Electrical Characteristics: Current—Core + Synthesizer 3 + HPOUT[11:8] Outputs	160
TABLE 10-12: DC Electrical Characteristics: Current—Core + Synthesizer 3:1 + HPOUT[11:	
Outputs	. <b>0]</b> 170
TABLE 10-13: DC Electrical Characteristics: Current—Core + Synthesizer 0 + GPOUT[1:0] O	
puts 1	
TABLE 10-14: DC Electrical Characteristics: Current—Core + Synthesizer 3:0 + HPOUT[11:	:0]
+ GPOUT[1:0] 1	
TABLE 10-15: DC Electrical Characteristics: Reference Inputs (Note 1)	
TABLE 10-16: DC Electrical Characteristics* - Other Inputs and I/O, Bi-directional 1	
TABLE 10-17: DC Electrical Characteristics: HPOUT_DIFF Outputs	
TABLE 10-18: DC Electrical Characteristics: HPOUT and GPOUT Outputs 1	
TABLE 10-19: DC Electrical Characteristics: Other Outputs and IO (Bi-directional) 1	
TABLE 10-20: AC Electrical Characteristics: Output Timing Parameters Measurement Volta	ge
Levels	
TABLE 10-21: AC Electrical Characteristics: Input Timing	
TABLE 10-22: AC Electrical Characteristics: REF Input to HPOUT_DIFF, HPOUT and GPOU Output Clock Timing	
TABLE 10-23: AC Electrical Characteristics: HPOUT_DIFF Output Timing	
TABLE 10-24: AC Electrical Characteristics: HPOUT and GPOUT Output Timing	
TABLE 10-25: AC Electrical Characteristics: SPI (Serial Peripheral Interface) Timing	
TABLE 10-26: AC Electrical Characteristics: I <sup>2C Serial Microport Timing</sup>	187
TABLE 11-1: Output Clocks Jitter Generation: HPOUT_DIFF[0:1] (CML) with 114.285 MHz X	
TABLE 11-1. Output Glocks Sitter Generation. HPOO1_DIFF[0.1] (CML) with 114.203 MHz A	183
TABLE 11-2: Output Clocks Jitter Generation: HPOUT_DIFF[2:3] (CML) with 114.285 MHz X	(0
	10/

TABLE 11-3: Output Clocks Jitter Generation: HPOUT_DIFF[4:5] (CML) with 114.285 MHz XO
TABLE 11-4: Output Clocks Jitter Generation: HPOUT_DIFF[0:1] (CML) with 49.152 MHz XO .
TABLE 11-5: Output Clocks Jitter Generation: HPOUT_DIFF[2:3] (CML) with 49.152 MHz XO
TABLE 11-6: Output Clocks Jitter Generation: HPOUT_DIFF[4:5] (CML) with 49.152 MHz XO
TABLE 11-7: Output Clocks Jitter Generation: HPOUT_DIFF[0:1] (CML) with 24.576 MHz XO
TABLE 11-8: Output Clocks Jitter Generation: HPOUT_DIFF[2:3] (CML) with 24.576MHz XO 18
TABLE 11-9: Output Clocks Jitter Generation: HPOUT_DIFF[4:5] (CML) with 24.576 MHz XO
TABLE 11-10: Output Clocks Jitter Generation: HPOUT (LVCMOS) Output Clock Timing 19
TABLE 11-11: Output Clocks Jitter Generation: GPOUT (LVCMOS) Output Clock Timing 19
TABLE 11-12: DPLL Performance Characteristics
TABLE 11-13: Package thermal Characteristics

## 1.0 FEATURE LIST

## 1.1 General features

- · Four independent clock channels
- · Operates from a single crystal resonator or clock oscillator
  - Supports split XO mode for low-frequency stability TCXO/OCXO with ultra-low jitter clock outputs
- Configurable from SPI/I<sup>2</sup>C bus or from pre-configured flash memory

## 1.2 Electrical Clock Inputs

- Accepts up to 10 LVCMOS or 5 LVDS/HCSL/LVPECL/CML differential inputs
- · Frequencies from 1 kHz to 180 MHz for LVCMOS
- Frequencies from 1 kHz to 900 MHz for LVDS/HCSL/LVPECL/CML
- Flexible input reference monitoring automatically disqualifies references based on frequency and phase irregularities.
  - Each input reference has its own set of monitors which can be independently programmed.
  - Loss of signal (LOS)
  - Single Cycle Monitor (Triggers on glitches or variation in duty cycle)
  - Coarse Frequency Monitor
  - Precise Frequency Monitor
- · Programmable phase slope limiting down to 1 ns/s
- · Locks to gapped clocks

## 1.3 Electrical Clock Engine

- · Digital PLLs filter jitter from 14 Hz up to 470 Hz
- · Multiple modes of operation
  - Freerun
  - Forced holdover
  - Forced reference
  - Automatic
  - NCO
- · Internal state machine automatically controls state
  - Locked
  - Acquiring
  - Holdover
- · Automatic hitless reference switching and digital holdover on reference fail
- · Programmable bandwidth
- Programmable damping and phase gain (gain peaking)
- · Programmable lock and fast lock options
- · Support for fast lock with lock times in seconds
- · Support for hitless reference switching with typical performance 0.6 ns
- Holdover better than 1 ppb with post holdover filter. Without the post holdover filter the initial holdover accuracy is better than 10 ppb.
- · Full rate conversion between input and output clock frequencies

## 1.4 Electrical Clock Generation

- · Four programmable synthesizers
- · Precision Synthesizers
  - Each ultra-low jitter output can be independently set to be differential (CML) or two CMOS
  - Six CML outputs
    - $_{\circ}\,$  Generate clock rates from 1 Hz to 900 MHz
    - $_{\circ}\,$  Jitter performance of 180 fs  $_{RMS}$  (12 kHz–20 MHz)
    - ∘ Meets OC-192, STM-64, 1 GbE and 10 GbE interface jitter requirements
  - Twelve LVCMOS outputs
    - Generate clock rates from 1 Hz to 180 MHz
    - Jitter performance of 290 fs<sub>RMS</sub> (12 kHz–20 MHz)
- · General Synthesizer
  - Two LVCMOS outputs
  - Generate clock rates from 1 Hz to 180 MHz
  - Jitter performance of 17 ps<sub>RMS</sub> (12 kHz–20 MHz)
- · Programmable output advancement to accommodate trace delays or compensate for system routing paths
- Each output has its own power supply pin which can be hooked to 3.3V, 2.5V, or 1.8V supplies. Outputs may be disabled to save power

# 2.0 COMPANION DOCUMENTATION

# 2.1 Application Notes

- ZLAN-442 Crystals and Oscillators for Next Generation Timing Solutions
- ZLAN-620 Precision Input-Output Alignment Process
- ZLAN-599 Jitter Measurements
- ZLAN-600 Cyle-to-Cycle and Periodic Jitter (PCle Applications)
- ZLAN-517 Power Supply Decoupling and Layout Guidelines
- ZLAN-527 Assembly and PCB Layout Guidelines for 100-lead dual row (DR) VQFN Package

# 2.2 Evaluation and Demonstration Board (SyncE and clock input-output focused)

- ZLE30174 EVB (with schematic)
- ZLE30174 GUI
  - Windows register configuration tool
  - Generates flash image configuration file
  - Generates raw register list configuration file
  - Includes useful power calculator for desired PLL configuration

# 3.0 APPLICATION EXAMPLES

ZL30174 is multifunctional device which can be used in many OTN applications. It provides three independent PLL channels which can synchronize to any input frequency from 1 KHz up to 900 MHz. ZL30174 can generate frequencies from 1 Hz up to 180 MHz for LVCMOS and up to 900 MHz for CML outputs. Each channel is comprised of a DPLL and a Synthesizer.

ZL30174 with its three ultra-low jitter channels can be used in OTN Transponder OTU-4 applications as shown in Figure 4-1. To simplify the block diagram ZL30174 is split into two blocks each containing one PLL. Each PLL here comprises of DPLL with sub 300 Hz loop bandwidth as required by OTN specs and a synthesizer used to generate required frequency with ultra-low jitter required by serializers. The third ultra-low jitter synthesizer is used to generate system clock.

Figure 3-1 shows one channel (PLL0) used as a de-synchronizer to filter gapped OTN line clock. The gapped clock is generated in demapper justification block by removing pulses from the extracted OTN line clock. The gapped clock needs to be cleaned from jitter before it can be used to drive 100G Ethernet CAUI serializers. The second PLL (PLL1) is used to drive OTN line. It can be set in a free run mode where the clock is synchronized to free run crystal oscillator used as ZL30174 master clock or the OTN line can be synchronized to 100G client by synchronizing PLL1 to the Ethernet clock as shown in Figure 3-1.




FIGURE 3-1: OTU-4 Transponder.

An example of phase noise at the output of one of ultra-low hitter synthesizers is shown in Figure 3-2.




FIGURE 3-2: Phase Noise Plot for 622.08 MHz Output Clock with 200 MHz (151 fs jitter in 12 kHz to 20 MHz Band).

## 4.0 PIN DIAGRAM

The device is packaged in a 10 mm × 10 mm dual row (DR) 100-lead VQFN.




FIGURE 4-1: Pin Diagram.

# 5.0 PIN DESCRIPTIONS

All device inputs and outputs are LVCMOS unless described otherwise. The Type column uses the following symbols: I – input,  $I_{PU}$  – input with 50 k $\Omega$  internal pull-up resistor, O – output, A – analog, P – power supply pin. All GPIO and SPI/  $I^2$ C interface pins have Schmitt-trigger inputs and have output drivers that can be disabled (high impedance).

TABLE 5-1: PIN DESCRIPTIONS

Pin Number	Pin Name	I/O	Description
Input Referen	псе	1	1
C2	REFIN0_0P	I	Input References 0 to 9 (LVCMOS, LVDS, LVPECL, CML, HCSL).
D1	REFIN1_0N	1	These input references can accept up to ten single-ended or up to five
E2	REFIN2_1P	1	differential input signal sources used for synchronization.
F1	REFIN3_1N	1	Each input pair can be programmed to be a differential input or two sin-
G2	REFIN4_2P	1	gle-ended inputs.
H1	REFIN5_2N	1	Input fraguency range for IV/DECL_IV/DS_HCSL_CML is from 1 kHz to
J2	REFIN6_3P	1	Input frequency range for LVPECL, LVDS, HCSL, CML is from 1 kHz to 900 MHz.
K1	REFIN7_3N	1	
L2	REFIN8_4P	1	Input frequency range for LVCMOS is from 1 kHz to 180 MHz.
M1	REFIN9_4N	1	
Output Clock	(S		
A22	HPOUT0_0P	0	High Performance (Ultra Low Jitter) Outputs 0 to 11 (CML or LVC-
B21	HPOUT1_0N	1	MOS). Each output pair can be configured to be CML differential output
A18	HPOUT2_1P	1	or two independent LVCMOS outputs.
B17	HPOUT3_1N	1	CML output frequency range is from 1 Hz to 900 MHz.
AJ22	HPOUT4_2P	1	
AH21	HPOUT5_2N	1	LVCMOS output frequency range is from 1 Hz to 180 MHz
AJ18	HPOUT6_3P	]	
AH17	HPOUT7_3N	]	
F29	HPOUT8_4P	1	
H29	HPOUT9_4N	1	
L28	HPOUT10_5P	1	
M29	HPOUT11_5N	1	
В7	GPOUT0	0	General Purpose Outputs 0 to 1 (LVCMOS). LVCMOS output fre-
A8	GPOUT1	]	quency range is from 1 Hz to 180 MHz
Control and	Status		
B11	RST_b	ı	Power-on Reset. A logic low at this input resets the device. To ensure proper operation, the device must be reset after power-up. The RST_b pin should be held low for 2 ms. This pin is internally pulled-up to VDD. User can access device registers either 500 ms after RST_b goes high, or after bit 7 in register at address 0x00 goes high, which can be determined by polling address 0x00.

TABLE 5-1: PIN DESCRIPTIONS (CONTINUED)

TABLE 5-1:	PIN DESCRIP	TIONS	(CONTINUED)	
Pin Number	Pin Name	I/O	Descr	ription
B13	GPIO0	I/O		ut pins. These are general purpose
A12	GPIO1	1		ssor based on device configuration.
AJ14	GPIO2		Recommended usage of GPIO incl  • DPLL lock indicators	ude:
AH15	GPIO3		DPLL lock indicators     DPLL holdover indicators	
AD1	GPIO4	]	Reference fail indicators	
AJ6	GPIO5	]	Reference select control or monit	or
AJ12	GPIO6		Differential output clock enable (poutputs)	
			High performance LVCMOS outp	uts enable
			Host Interrupt Output: flags change	
			the processor to read the enabled	d interrupt service registers (ISR).
			Pins 6:0 are internally pulled dow	n to GND.
			If not used, GPIO can be kept un	
			After power on reset, device GPIO[5:0] configure some of device basic functions, GPIO[4] sets SPI (low) or I <sup>2</sup> C (high) control mode, GPIO[3,0] and GPIO[5] set master clock rate selection. The GPIO[5:0] pins must be either pulled low or high with an external 1 K $\Omega$ resistor as needed for their assigned functions at reset; or they must be driven low or high for 500 ms after reset, and released and used for normal GPIO functions.	
			Refer to <b>Section 6.5.2 "Master Clo</b> Table 6-2 for how GPIO[5,3,2,1,0] is frequency.	
B27	CNFGSEL		Configuration Select. This pin is three level input which selects one of three custom configurations on the power up. Custom configurations have to be pre-loaded by MSCC. If custom configurations are not loaded, this pin is ignored on the power up and the device registers are loaded with default values.	
			Configuration	CNFGSEL
			0	GND
			1	$V_{DD}$ (has to be pulled up with 4.7 kΩ resistor)
			2	V <sub>DD</sub> /2 or Open
Host Interface	9	1		
Y1	SCK_SCL	I/O	Clock for Serial Interface. Provides clock for serial micro-port interface. This pin is also the serial clock line (SCL) when the host interface is configured for $I^2C$ mode. As an input this pin is internally pulled up to $V_{DD}$ . In $I^2C$ mode this pin should be externally pulled high by 1 KΩ to 5 KΩ resistor.	
AB1	SI_SDA	I/O	<b>Serial Interface Input.</b> Serial interface input stream. The serial data stream holds the access command, the address and the write data bits. This pin is also the serial data line (SDA) when host interface is configured for $I^2C$ mode. This pin is internally pulled up to $V_{DD}$ . In $I^2C$ mode this pin should be externally pulled high by 1 K $\Omega$ to 5 K $\Omega$ resistor.	
W2	SO_ASEL1	I/O	Serial Interface Output. Serial interface output stream. As an output the serial stream holds the read data bits. This pin is also the I <sup>2</sup> C address select when host interface is configured for I <sup>2</sup> C mode.	
AA2	CS_b_ASEL0	I	Chip Select for Serial Interface. Serial interface chip select, this is an active low signal. This pin is also the $I^2C$ address select when host interface is configured for $I^2C$ mode. This pin is internally pulled up to $V_{DD}$ .	

TABLE 5-1: PIN DESCRIPTIONS (CONTINUED)

TABLE 5-1:	PIN DESCRIP	TIONS	(CONTINUED)
Pin Number	Pin Name	I/O	Description
JTAG (IEEE 1	149.1)	!	
AH7	TDO	0	<b>Test Serial Data Out.</b> JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG scan is not enabled.
AH9	TDI	I	<b>Test Serial Data In.</b> JTAG serial test instructions and data are shifted in on this pin. This pin is internally pulled up to VDD. If this pin is not used then it should be left unconnected.
AJ10	TRST_b	ı	<b>Test Reset.</b> Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be held low, or pulsed low on power-up, to ensure that the device is in the normal functional state. This pin is internally pulled up to VDD. If this pin is not used then it should be connected to GND.
AH11	TCK	I	<b>Test Clock.</b> Provides the clock to the JTAG test logic. This pin is internally pulled up to VDD. This pin is internally pulled up to VDD. If this pin is not used then it should be connected to GND.
AJ8	TMS	I	<b>Test Mode Select.</b> JTAG signal that controls the state transitions of the TAP controller. This pin is internally pulled up to VDD. If this pin is not used, then it should be left unconnected.
Master Clock			
AC28	osco	A-O	Oscillator Master Clock. For crystal operation, a crystal is connected from this pin to OSCI. Not suitable for driving other devices. For clock oscillator operation, this pin is left unconnected. If OSCI is not used (MCLKIN is used) this pin is left unconnected.
AB29	OSCI	I	Oscillator Master Clock. For crystal operation, a crystal is connected from this pin to OSCO. For clock oscillator operation, this pin is connected to a clock source.  Supported Crystal/Oscillator frequencies: 10 MHz, 20 MHz, 24.576 MHz, 25 MHz, 49.152 MHz, 50 MHz, 98.304 MHz, 100 MHz, 114.285 MHz, 125 MHz.  If 98.304 MHz, 100 MHz, 114.285 MHz or 125 MHz is available then the system PLL can be used as a third synthesizer.  If OSCI is not used (MCLKIN is used), it should be pulled-up or pulled-down.
W28	MCLKIN_P	I	Differential Oscillator Master Clock. This input is connected to a dif-
Y29	MCLKIN_N		ferential clock oscillator. Supported oscillator frequencies: 98.304 MHz, 100 MHz, 114.285 MHz, 125 MHz, 200 MHz. If the differential master clock input is not used, MCLKIN_P and MCLK_N should be pulled low.
Miscellaneou	ıs		
P1	IC0	A-I/O	Internal Connection. Leave unconnected.
A6	IC5		
AC2	IC6		
AF1	IC7	_	
AG2	IC9		
AD29	IC3	I	Internal Connection. Connect to GND.
AE28	IC4		
U2	IC1	ı	<b>Internal Connection.</b> Pull-down with 1 K $\Omega$ resistor or connect directly
AE2	IC8		to ground.

TABLE 5-1: PIN DESCRIPTIONS (CONTINUED)

Pin Number	Pin Name	I/O	Description	
Power and G	round	1	1	
T1	VDD_DRI	Р	Positive Supply Voltage. Connect to +1.8 V <sub>DC</sub> . Associated with core operation (internal regulator block). Refer to Section 6.6.5 "VDD_DRI and VREG_OUT" for more details.	
R2	VREG_OUT	P	Positive Supply Voltage. Connect to an external capacitor to ground Connect to an external $340\Omega$ resistor to ground. Connect to an external $150\Omega$ resistor to VDD_DRI (pin T1). $340\Omega$ and $150\Omega$ resistors are required only for devices with chip_revision_id equal to 0 or 1. For devices with chip_revision_id equal to 2 these resistors are optional. Refer to Section 6.6.5 "VDD_DRI and VREG_OUT" for more details Associated with core operation (internal regulator block).	
AH5	VDDC	Р	<b>Positive Supply Voltage.</b> Connect to VREG_OUT (pin R2). Associated with core operation.	
V1	VDD	Р	Positive Supply Voltage. Connect to +2.5 V <sub>DC</sub> or +3.3 V <sub>DC</sub> . Associ-	
AH3			ated with Control and Status signals (GPIO[4:6]), Host Interface sig-	
A10			nals, JTAG signals, Input Reference signals, Output Clocks (GPOUT[0:1]) signals, and core operation.	
B5			(Or O'D' [U. 1]) signals, and core operation.	
В3				
A26	VDD_HS0_0	Р	Positive Supply Voltage. Connect to +1.8 V <sub>DC</sub> . Associated with core	
A24	VDD_HS0_2	1	operation of synthesizer 1.	
B25	VDD_HS0_1	Р	Positive Supply Voltage. Connect to +2.5 V <sub>DC</sub> or +3.3 V <sub>DC</sub> . Associ-	
C28	VDD_HS0_3		ated with core operation of synthesizer 1. The choice of +2.5 $\rm V_{DC}$ +3.3 $\rm V_{DC}$ must be the same across all synthesizers.	
D29	VDD_HS0	P	<b>Positive Supply Voltage.</b> Connect to $+2.5 \text{ V}_{DC}$ if the device is powered by $+1.8 \text{ V}_{DC}$ / $+2.5 \text{ V}_{DC}$ . Connect only to an external capacitor to ground if the device is powered by $+1.8 \text{ V}_{DC}$ / $+3.3 \text{ V}_{DC}$ . Associated with core operation of synthesizer 1.	
AH25	VDD_HS1_0	Р	Positive Supply Voltage. Connect to +1.8VDC. Associated with core	
AJ26	VDD_HS1_1	1	operation of synthesizer 2.	
AH27	VDD_HS1_2	1		
AJ24	VDD_HS1_3			
AG28	VDD_HS1_4	Р	<b>Positive Supply Voltage.</b> Connect to +2.5 $V_{DC}$ or +3.3 $V_{DC}$ . Associated with core operation of synthesizer 2. The choice of +2.5 $V_{DC}$ or +3.3 $V_{DC}$ must be the same across all synthesizers.	
AF29	VDD_HS1	P	<b>Positive Supply Voltage.</b> Connect to +2.5 VDC if the device is powered by 1.8VDC /+2.5 VDC. Connect only to an external capacitor to ground if the device is powered by 1.8VDC /+3.3 VDC. Associated with core operation of synthesizer 2.	
T29	VDD_SYS_0	Р	Positive Supply Voltage. Connect to +2.5 V <sub>DC</sub> or +3.3 V <sub>DC</sub> . Associ-	
V29	VDD_SYS_1		ated with core operation of synthesizer 3 (system PLL). The choice of +2.5 VDC or +3.3VDC must be the same across all synthesizers.	
R28	VDD_SYS_2	Р	<b>Positive Supply Voltage.</b> Connect to +1.8 V <sub>DC</sub> . Associated with core	
P29	VDD_SYS_3		operation of synthesizer 3 (system PLL).	
E28	VDD_SYS_4	<u> </u>		
U28	VDD_SYS	Р	<b>Positive Supply Voltage.</b> Connect to $+2.5 \text{ V}_{DC}$ if the device is powered by $+1.8 \text{ V}_{DC}$ / $+2.5 \text{ V}_{DC}$ . Connect only to an external capacitor to ground if the device is powered by $+1.8 \text{ V}_{DC}$ / $+3.3 \text{ V}_{DC}$ . Associated with core operation of synthesizer 3 (system PLL).	

TABLE 5-1: PIN DESCRIPTIONS (CONTINUED)

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	I III DEGGIAII	,	(00,11,11,025)
Pin Number	Pin Name	I/O	Description
B23	VDD_HP0	Р	Positive Supply Voltage. Connect to +1.8 V <sub>DC</sub> or +2.5 V <sub>DC</sub> or
B19	VDD_HP1		+3.3 V <sub>DC</sub> . These pins are used to power high performance outputs.
AH23	VDD_HP2		Each pin can be connected to different supply voltage.
AH19	VDD_HP3		
G28	VDD_HP4		
K29	VDD_HP5		
B15	VDD_RI	Р	Positive Supply Voltage. Connect to the highest supply voltage: +2.5 V <sub>DC</sub> or +3.3 V <sub>DC</sub> . Associated with Control and Status signals (RST_b, GPIO[0:3]) and core operation (internal regulator block).
A14	VDD_RO	Р	<b>Positive Supply Voltage.</b> Connect to +1.8 V <sub>DC</sub> . Associated with core operation (internal regulator block).
N2	VSS	Р	Ground. 0 Volts.
AJ4			
В9			
A4			
AH13			
A20	VSS_HP0	Р	Ground. 0 Volts.
A16	VSS_HP1		
AJ20	VSS_HP2		
AJ16	VSS_HP3		
J28	VSS_HP4		
N28	VSS_HP5		
AA28	VSS_OSC	Р	Ground. 0 Volts.
E-Pad	VSS	Р	Analog Ground. 0 Volts.

# 6.0 HARDWARE FUNCTIONAL DESCRIPTION

# 6.1 Input References

#### 6.1.1 INPUT SOURCES

The device has twelve input sources: ten input references (ten single-ended or five differentials) and two oscillator clock sources (one single-ended or one differential).

The device master clock frequency is configured on reset via external voltage levels on GPIO[5,3,2,1,0] pins as described in **Section 5.0 "Pin Descriptions"**.

The device synchronizes (locks) to any input reference which is a 1 kHz multiple, or it synchronizes (locks) to any input reference which is an  $M/N \times 1$  kHz multiple (FEC rate) where M and N are 16 bits wide. In some cases  $M/N \times 1$  Hz,  $M/N \times 10$  Hz, and  $M/N \times 100$  Hz is supported.

The device input reference frequency is programmed during initialization. The input reference frequency can be changed when the input reference is not the active source for a DPLL.

The device accepts an input reference with a maximum frequency of 180 MHz through single-ended LVCMOS input or 900 MHz frequency through differential inputs.

If the frequency of an input reference exceeds 400 MHz, the reference must be internally divided by 2 before being fed to DPLL (refer to **ref\_config** registers).

## 6.1.2 INPUT REFERENCE MONITORING

The input references are monitored by reference monitor indicators which are independent for each reference. They indicate abnormal behavior of the reference signal, for example; drift from its nominal frequency or excessive jitter.

## 6.1.2.1 Input Loss of Signal Monitor (LOS)

LOS is an external signal, fed to one of ZL30174 GPIO pins. LOS is typically generated by a PHY device whose recovered clock is fed to one of the reference inputs. The PHY device will generate a LOS signal when it cannot reliably extract the clock from the line. The user can set one of GPIO pins as a LOS input by programming corresponding GPIO register.

The GPIO inputs are read approximately every 10 ms, except with using system PLL bypass mode with 100 MHz oscillator where they are read approximately every 25 ms.

## 6.1.2.2 Input Coarse Frequency Monitor (CFM)

The CFM monitors the input reference frequency for 1.25 ms so that it can quickly detect large changes in frequency. CFM limit for each input reference can be selected in **ref\_cfm** mailbox register with range from 0.1% to 50%. If the CFM limit is exceeded, then CFM failure is declared for corresponding reference.

For frequencies below 16 kHz, the CFM and SCM limits should be set to the same value for proper operation.

## 6.1.2.3 Input Precise Frequency Monitor (PFM)

The PFM block measures the frequency accuracy of the reference and updates the indicator bit. To prevent PFM from being false triggered by jitter/wander at the reference input, PFM averages frequency for more than 10 second period and indicate failure when the measured frequency exceeds limit specified in **ref\_pfm\_disqualify** register. To ensure an accurate frequency measurement, the PFM measurement interval is restarted if phase or frequency irregularities are detected by SCM or CFM. The PFM provides a level of hysteresis to prevent a failure indication from toggling between valid and invalid for input references that are on the edge of the acceptance range. PFM limit should be set as described in **ref\_pfm\_disqualify** and **ref\_pfm\_qualify** mailbox registers.

When determining the frequency accuracy of the reference input, the PFM uses the external master clock oscillator's frequency as its reference. As a result, the actual acceptance and rejection frequencies can be offset with respect to the external oscillator's output frequency. This is accounted for in the acceptance and rejection requirements as defined in AN4287A with recommended oscillators in AN3467.

An example of the acceptance and rejection ranges for Stratum 3 application (acceptance in the range of ±9.2 ppm, rejection at ±12 ppm) given a ±4.6 ppm freerun frequency accuracy of a Stratum 3 reference oscillator is shown in Figure 6-1.




FIGURE 6-1: Stratum 3/G.8262 Option I Frequency Acceptance and Rejection Ranges.

## 6.1.2.4 Input Single Cycle Monitor (SCM)

This detector measures the rising to rising edge and falling to falling edge periods of the input reference. If either exceeds the predefined SCM limit then a SCM failure is declared. The SCM limit for each input reference can be selected in the **ref\_scm** mailbox registers with range from 0.1% to 50%. The limits are input frequency dependent. Please refer to the description in **ref\_scm** mailbox register.

For frequencies below 16 kHz, the CFM and SCM limits should be set to the same value for proper operation.

For frequencies above 400 MHz, SCM (and the GST) should not be used.

## 6.1.2.5 Input Guard Soak Timer (GST)

When selected, the guard soak timer adds extra time to qualify and disqualify a reference. The default time to wait to qualify a reference is 50 ms after the CFM and SCM limits have been satisfied. When disqualifying a reference, the time starts after a CFM or SCM failure is detected and before the reference is disqualified. The default disqualification time is 4 times the qualification time. A PFM failure does not affect this timer.

When a reference is currently qualified and a failure occurs, the timer for disqualification is started. When the timer reaches the programmed threshold the reference is disqualified. If at any time between the starting of the timer and reaching the programmed threshold the input reference returns to a good state then the disqualification timer is reset.

When a reference is currently disqualified and the reference returns to good status, the timer for qualification is started. When the timer reaches the programmed threshold the reference is qualified. If at any time between the starting of the timer and reaching the programmed threshold the input reference returns to a failure state then the qualification timer is reset.

For frequencies above 400 MHz, the GST should not be used because the single cycle monitor (SCM) will never be valid.

It is possible to mask an individual reference monitor from triggering a reference failure by setting corresponding bits in **ref\_mon\_mask** register.

## 6.1.2.6 Input Reference Monitoring Interrupt Generation

Block diagram describing how reference monitoring block interact and how they generate an interrupt is shown in Figure 6-2. As can be seen from the block diagram, the reference monitoring interrupt generation is separate from reference monitoring DPLL control, which is described in **Section 6.2 "Digital Phase Locked Loop (DPLL)"**. The purpose of this is to allow user full flexibility during forced reference (manual) control.




FIGURE 6-2: Reference Monitoring Interrupt Generation.

## 6.1.3 INPUT GAPPED CLOCKS

The device supports locking to input gapped clocks.

## 6.1.4 INPUT BUFFERS

The device has ten single-ended reference inputs REFIN[0:9] and each reference input pair REFIN[2n]/ REFIN[2n+1]can be used as a differential input for the total of five differential inputs. By default all reference inputs are single-ended. This can be changed by programming **ref\_config** register.

Each input pair REFIN[2n]/REFIN[2n+1] can terminate two LVCMOS inputs, one differential input or two LVDS/LVPECL/ HCSL inputs where only the positive signal of differential pair if fed to the input pins as shown in Figure 6-3.

Figure 6-4 shows how each input pair can terminate two LVCMOS inputs where the supply voltage of LVCMOS drivers is the same as the VDD of MSCC device (3.3V or 2.5V).

Figure 6-5 shows how to terminate two differential inputs by taking only the positive signal out of each differential pair. In this case the device's common mode voltage (VREF-PECL) is set at 55% of VDD so the common mode voltage will have to be created with external biasing resistors (10k in parallel with 12.7k) as in Figure 6-5 which shows an example how to terminate CML signals—CML drivers require  $50\Omega$  pull-up resistors to VDD. For other differential formats  $50\Omega$  resistors should be replaced with appropriate termination resistor(s): LVPECL with  $127\Omega$  and  $82\Omega$  resistors connected in Thevenin termination, source terminated HCSL does not need any termination and LVDS with  $100\Omega$  resistor between p and n. It should be noted that common mode voltage is different for differential input (Figure 6-9) where it needs to be between 1.1V and 1.2V. If only one of the inputs in the P/N pair needs to be single-ended LVPECL and the other needs to be set as a standard LVCMOS than single-ended LVPECL should be connected to the N input and standard LVCMOS on the P input. If the second input is unused, then it should be left unconnected.

Figure 6-6 shows how each input pair can terminate two LVCMOS inputs where the supply voltage of their drivers is lower than the VDD of MSCC device. This is very usefull in applications where input references are sources from a device with low output voltages (1.2V, 1.5V, 1.8V, or 2.5V). The input pair needs to be set into single-ended LVPECL mode and the external Thevenin termination resistors ( $90\Omega$  and  $110\Omega$ ) need to provide biasing (55% of VDD) and  $50\Omega$  transmission line termination. The series termination resistors Rs should be inserted at the source and the sum of their resistance and internal resistance of the driver should match the characteristic impedance of the transmission line ( $50\Omega$ ). The table in Figure 6-6 provides commonly used values for series termination resistors but the user should always use the recommended series termination for the particular driver.

The input frequency range for differential inputs (Figure 6-3, Figure 6-5, and Figure 6-6) is: 1 kHz to 900 MHz; for single LVCMOS ended inputs (Figure 6-4) is: 1 kHz to 180 MHz.




FIGURE 6-3: LVDS Example of Input Buffers and Termination.




FIGURE 6-4: 2 × LVCMOS Example of Input Buffers and Termination.





FIGURE 6-5: 2 × CML Example of Input Buffers and Termination.



**FIGURE 6-6:** 2 × LVCMOS Example (VDD1 ≠ VDD) of Input Buffers and Termination.

When terminating the LVPECL signal, it is necessary either to adjust termination resistors for DC coupling or to AC couple the LVPECL driver, because differential inputs have different common mode (bias) voltage than LVPECL receivers as shown in Figure 6-7. Thevenin termination ( $182\Omega$  and  $68\Omega$  resistors) provide  $50\Omega$  equivalent termination as well as biasing of the input buffer for DC coupled line. For AC coupled line, Thevenin termination with  $127\Omega$  and  $82\Omega$  resistors should be used as shown in Figure 6-7. The value of the AC coupling capacitors will depend on the minimum reference clock frequency. The value of 10 nF is good for input clock frequencies above 100 MHz. For lower clock frequencies capacitor values will have to be increased accordingly.




FIGURE 6-7: Differential DC and AC Coupled LVPECL Termination.

Terminations for DC and AC coupled LVDS lines are shown in Figure 6-8. Differential input biasing is provided by LVDS driver in case of DC coupling whereas for AC coupling biasing is generated by 12 k $\Omega$  and 8.2 k $\Omega$  resistors. In both cases, the line is terminated with 100 $\Omega$  resistor.




FIGURE 6-8: Differential DC and AC Coupled LVDS Termination.

Transmission line should be terminated at the source with 22Ω resistor as shown in Figure 6-9.




FIGURE 6-9: Single-ended LVCMOS Termination.

## 6.2 Digital Phase Locked Loop (DPLL)

The device supports four independent digital PLL modules. All available DPLLs are enabled by default. Each DPLL can be enabled/disabled through the host registers.

### 6.2.1 DPLL INPUT MONITORING MASKS

Each DPLL has its own reference switching (dpll\_ref\_sw\_mask) and holdover (dpll\_ref\_ho\_mask) mask mailbox registers which are used to prevent reference monitoring circuit form triggering DPLL to switch references or to go into the holdover state. Please note that the GST bit should not be unmasked (GST trigger enabled) without unmasking either the SCM or the CFM or both bits. The reference switching mask is used only in the automatic control mode. In forced reference mode this register is ignored. The holdover mask register is active in both: automatic and forced reference modes.

Refer to the dpll priority 1 0 through dpll priority 9 8 mailbox register,

## 6.2.2 DPLL INPUT REFERENCE PRIORITY

Every reference is assigned a local priority value (0 to 10) to allow system designers to specify the priority of each input references. The priorities are relative to each other, with lower value numbers being the higher priority. Value "1111" disables the ability to select the reference (i.e., don't use for synchronization).

If two or more inputs are given the same priority number, the input is selected based on the reference naming convention (i.e., ref0 is higher priority than ref1). The default reference selection priority is equal to its reference number (i.e., ref0 is highest priority and ref10 is the lowest priority).

When two references have the same priority, they will not revert to each other (as reference availability changes), but they will revert to a reference with a higher priority when it is available.

## 6.2.3 DPLL INPUT PULL-IN, HOLD-IN RANGE

Pull-in/hold-in range is programmable in the **dpll\_range** mailbox register. When the input reference input exceeds the pull-in hold-in limit a notification may be generated. Refer to **flhit** parameter in the register map.

### 6.2.4 DPLL INPUT TOLERANCE CRITERIA

Input tolerance indicates that the device tolerates certain jitter, wander and phase transients at its input reference while maintaining outputs within an expected performance and without experiencing any alarms, reference switching or hold-over conditions. Input tolerance is associated with input reference source characteristics and the standards associated with input reference type.

#### 6.2.5 DPLL INPUT ADVANCE AND DELAY

The DPLL phase may be advanced or delayed in units of nanoseconds using <code>dpll\_tie\_data\_x</code>, <code>dpll\_tie\_ctrl\_x</code>, <code>dpll\_tie</code> and <code>dpll\_tie\_wr\_thresh</code> mailbox registers. This phase adjustment feature acts as if the input signal was ahead or behind its true location by the programmed amount; therefore, any changes to the phase adjustment are filtered through the DPLL bandwidth. There is no lifetime limit to the range. The value applied will be retained for all inputs and all modes of operation of the DLL and is only cleared by the user.

#### 6.2.6 DPLL INPUT PHASE SLOPE LIMITER

A sudden phase change at the input of the DPLL can occur due to reference rearrangement upstream the timing chain. While most modern devices (DPLL) can perform hitless switch between references, telecom standards (ITU-T G.8262 for example) provision for relatively large phase changes. For example ITU-T G.8262 Option 1, allows for up to 1000 ns phase change within 15 second window (Requirement 11.1 Short-term phase transient response). The response of DPLL to such phase transient will be governed by the DPLL loop bandwidth—the narrower the loop bandwidth, the slower the phase change at the output.

Some applications may be sensitive to fast phase transients and mitigating them with the DPLL loop bandwidth reduction may not be possible (the loop bandwidths are generally restricted to a specific range in compliance with a standard). In such cases MSCC device offers Phase Slope Limiter block which limits the slope of the phase change fed to the device.

The value of Phase Slope Limiter can be adjusted in **dpll\_psl** mailbox register from 1 ns/s to 65535 ns/s. These low PSL values may be very useful to slow incoming clock transients or to limit the frequency offset (compared with the master clock). Care must be taken when setting a low PSL value that the oscillator is sufficiently stable. Care must also be taken when wander transfer is important that the PSL does not impact any expected input-to-output wander transfer behavior.

When the input reference input exceeds the phase slope limit and the phase slope limit engages a notification may be generated. Refer to **pslhit** parameter in the register map.

## 6.2.7 DPLL CORE MODE

The DPLL in the device support five modes: freerun, forced holdover, automatic, forced reference lock and numerically controlled oscillator (NCO). To lock the DPLL to a reference, automatic or forced reference mode should be used. In each of the locked modes, there are three states: acquiring, locked and holdover. The acquiring state is temporary state between the availability of a reference and the completion of the locking process. In the automatic mode, the DPLL may transition between the states depending on the availability of the references. In forced reference mode, the device will go into holdover if the reference selected is unavailable even if other references are available. The availability of a reference is determined by the reference qualification process. In the holdover mode or holdover state, the device provides output clocks which are not locked to an external reference signal, but are based on an estimate of the frequency during the previous time in the locked state. To force the DPLL into the holdover state even with good references present, the forced holdover mode is used

In addition, the DPLL can be put into the freerun mode. This is used when the synchronization to a reference is not required or is not possible. Typically, this is used immediately following system power-up. In the freerun mode, the device provides timing and synchronization signals which are based on the master clock frequency only, and are not synchronized to the reference input signals. The freerun accuracy of the output clock is equal to the accuracy of the master clock. So if a ±20 ppm freerun output clock is required, the master clock must also be ±20 ppm.

#### The freerun mode:

- The DPLL has to generate all its output clocks based only on the device master clock input.
- The DPLL will not lock or switch to a reference or go into holdover.
- The reference switch mask and the reference holdover mask are ignored.

#### The forced holdover mode:

- · All references are ignored and the DPLL has to go to holdover (based on last selected reference)
- The reference switch mask and the reference holdover mask are ignored.

#### The forced reference lock mode:

- The DPLL will try to lock to the host-specified reference.
- · The reference switch mask is ignored. No reference switching will be performed.
- If the holdover mask is set, then the device will switch to holdover if the selected reference fails.
- If the holdover mask is not set, then the device will attempt to lock to the selected reference, even if it is failing one of the reference monitors. The input frequency tracking will be limited by the pull-in/hold-in settings of the DPLL.

#### The automatic mode:

- Reference selection and holdover is automatically handled by the device, based on the holdover and reference switch masks, and the reference priority.
- If the reference switch mask is set, then reference will be selected based on availability and priority. If all enabled references are bad, then the device will enter holdover.
- If holdover mask is set (and ref. switch mask cleared), then device switches to holdover on ref failure.
- If neither the reference switch nor the holdover masks are set, then device will keep trying to lock to a failed reference. The input frequency tracking will be limited by the pull-in/hold-in settings of the DPLL.

#### The NCO mode:

The DPLL is run in freerun mode. The output clock is the requested synthesizer frequency with an offset specified
by the dpll\_df\_offset register. This write-only register will change the output frequency of the DPLL.

#### 6.2.8 DPLL STATUS INDICATORS

The DPLL provides lock and holdover indicators using the default lock indicator conditions. There are two major status indicators: LOL (Loss of Lock) and HO (Holdover) which may be used with the following truth table:

TABLE 6-1: DPLL STATUS INDICATORS

nLOL	НО	State
0	1	Holdover
0	0	Acquiring
1	0	Locked

## 6.2.9 DPLL BANDWIDTH (JITTER/WANDER TRANSFER)

The DPLL loop bandwidth is programmable from 14 Hz to 470 Hz. The DPLL bandwidth is typically programmed during initialization. When changing the bandwidth dynamically, it is recommended to put the DPLL to Holdover mode first and then change the bandwidth. After the bandwidth has been changed, the DPLL should be set to the Normal mode.

Loop bandwidth is set by programming the **dpll\_bw\_fixed** mailbox register for one of five loop bandwidths: 14 Hz, 29 Hz, 61 Hz, 130 Hz, or 380 Hz. Additionally, there is support for 470 Hz.

The DPLL locks to an input reference and provides a stable low jitter output clock when the selected loop bandwidth is less than 1/30<sup>th</sup> of the input reference frequency. As an example, a DPLL fed with a 19.44 MHz reference can have loop bandwidth up to the maximum (470 Hz). For 1 kHz input reference, the DPLL loop bandwidth can be up to 14 Hz. For 8 kHz input reference, the recommended maximum loop bandwidth is 61 Hz.

#### 6.2.10 DPLL PROGRAMMABLE DAMPING AND PHASE GAIN

The device supports programmable damping and phase gain using the **dpll\_damping** mailbox register. A common value would be the default value of 0x5 for gain peaking < 0.1 dB.

#### 6.2.11 DPLL LOCK TIME

The lock time is dependent on employed loop bandwidth. The device has a lock time of less than 2sec for loop bandwidths larger or equal than 14 Hz and the phase slope limit set to unlimited. For the other loop bandwidths and phase slope limits, please refer to Table 11-12.

There is some configurability of the lock thresholds for phase stability and duration. Refer to **dpll\_lock\_phase** and **dpll\_lock\_period** mailbox registers for more details.

## 6.2.11.1 DPLL Fast Lock

It is recommended that the fast lock mode be enabled when phase slope limiting is used. It should be disabled with an unlimited PSL. This can be done in the **dpll\_fast\_lock\_ctrl** mailbox register.

## 6.2.12 DPLL HITLESS REFERENCE SWITCHING

The device is able to switch between input references with typical performance of 0.6 ns well below the ITU-T G.8262 specifications (see Table 11-12). Note that the device will transition through the holdover state when switching between input references. The switching between input references may be fully automated when an old input reference fails (is disqualified) and a new input reference is available (is qualified).

## 6.2.13 DPLL HOLDOVER CAPABILITY

## 6.2.13.1 Holdover Stability

The DPLL initial holdover accuracy is documented in Table 11-12. The initial holdover accuracy depends on the core DPLL filter bandwidth as well as the additional holdover filter bandwidth and holdover storage delay.

• Initial accuracy of 2 ppb when the core DPLL filter bandwidth is higher (line card applications).

# 6.2.13.2 Hitless Entry and Exit from Holdover

Referring to Table 11-12, the device has typical entry into holdover of 0.6 ns and typical exit from holdover of 0.6 ns, well below the ITU-T G.8262 specifications. The entry and exit into holdover may be fully automated when an old input reference fails (is disqualified) and a new input reference is available (is qualified).

## 6.2.13.3 Additional Post-DPLL Holdover Options

In addition to the holdover benefits gained through the DPLL filter bandwidth there is a separate holdover filter bandwidth and holdover storage delay controlled using **dpll ho filter** and **dpll ho delay** registers.

The post-DPLL holdover filter bandwidth may be set very narrow even when the core DPLL bandwidth is higher or the local oscillator is less stable. The post-DPLL holdover filter bandwidth may be set as low as 1.7 MHz, which provides great benefits for holdover because the minimum loop bandwidth of the DPLL is 14 Hz.

The post-DPLL holdover storage delay is a history of the previous post-DPLL holdover filter bandwidth values. When the DPLL enters holdover it may use the most recently computed holdover value, or may go back in history to an earlier value. If a transient has just occurred on an input reference, causing the entry to holdover, it would be beneficial to use a holdover value that was computed before the start of the transient. Therefore the holdover storage delay is generally set based on the expected types of transients on the input references. Care should be taken not to go excessively back in time using the holdover storage delay register as the local oscillator may have drifted from that location due to temperature or aging effects. The user may select a holdover storage value over one hour back in time.

#### 6.2.13.4 Additional Post-DPLL Holdover Filter Details

If the input reference is noisy (have jitter and wander), the quality of holdover value will depend on jitter and wander and on loop bandwidth of the DPLL because the holdover value is taken from the DPLL low pass filter. Lower the loop bandwidth-better the attenuation of the noise and more accurate holdover value. As explained previously, narrower loop bandwidths require longer lock time and a more stable (and often more expensive) master clock. The holdover filter solves this problem because it is not part of the loop, as shown in the simplified block diagram in Figure 6-10 so it can be freely adjusted without affecting any loop parameters.




FIGURE 6-10: Simplified Block Diagram of the Holdover Filter.

The functionality of the holdover filter can be illustrated with the following example.




FIGURE 6-11: Benefits of Holdover Filter.

If the input reference is modulated by a sine wave jitter, the instantaneous frequency of the input clock will also change in the sine wave fashion. This is shown in the top plot of the Figure 6-11. If the loop bandwidth of the DPLL is set to 14 Hz and if the jitter happens to have same frequency, the output of the DPLL will pass the jitter with 3dB attenuation and the output frequency will deviate 3dB less than the input frequency (middle plot). If the DPLL goes into holdover state its output frequency will be equal to the nominal frequency only at zero crossing of the sine wave which is highly unlikely. Hence assuming the jitter frequency is constant, the holdover value will depend on the amplitude of the input jitter—higher the amplitude lower the initial holdover accuracy. Deviation of the frequency can be calculated as:

## **EQUATION 6-1:**

$$Dfm = \pi \times fm \times ja \text{ [in Ulpp]}$$

Where *fm* is the frequency of the jitter and *ja* is the jitter amplitude in unit intervals.

Note that fm is 14 Hz in our example.

If we insert an additional filter (holdover filter) which is not part of the loop we will be to filter jitter without affecting the loop performance. Now when DPLL goes into holdover it will take value from holdover filter which is much more accurate (closer to nominal) than the value from the loop filter.

When holdover filter is enabled the Digitally Controlled Oscillator will use value from holdover filter (position 2 of the switch). Holdover filter bandwidth can be set in **dpll\_ho\_filter** mailbox register. If the value in this register is 0x00 the holdover filter is not used—holdover in this case is based on DPLL loop bandwidth.

#### 6.2.13.5 User Holdover Compensation Support

The user may provide advanced holdover compensation schemes to reduce the effects of temperature variation or aging of the local oscillator while in the holdover state or holdover mode. To support this operation the DPLL has several support tools.

During locked operation the user may read the core DPLL frequency offset. With this information the user may learn the ageing characteristics of the local oscillator. Additional, when combined with a temperature sensor, the user may learn the temperature characteristics of the local oscillator. Refer to **dpll\_df\_offset\_x** and **dpll\_df\_ctrl\_x** registers for more details.

The user may control the frequency offset by switching the DPLL mode to NCO (seeded with the initial holdover frequency offset value) and writing frequency offsets to the device. Refer to **dpll\_df\_offset\_x** and **dpll\_df\_ctrl\_x** registers for more details.

#### 6.2.14 DPLL SUPERVISION AND MANAGEMENT

## 6.2.14.1 DPLL Management Mode Comparisons

In unmanaged mode of operation, the DPLL state (locked, holdover, acquiring) and the selected reference is automatically set by the internal state machine of the device. It is based on availability of a valid reference and on the reference's selection priority.

In managed mode of operation, the DPLL state and the selected reference is manually set by the user.

The device allows for a smooth transition from in and out of the two modes of operation. Hence if the DPLL was in managed mode, for example locked to Ref2 reference and switched to unmanaged mode of operation, then the state machine continues managing the DPLL, locked to the Ref2 and it will not force reference switching to any other reference unless a change in the Ref2 input conditions occurs that necessitate a change to an alternate input reference.

Each DPLL has its own independent state control and reference selection state machine.

## 6.2.14.2 DPLL Unmanaged Mode

The unmanaged mode combines the functionality of the normal state with automatic holdover and automatic reference switching. In this mode, transitioning from one mode to the other is controlled by the device internal state machine.

The on-chip state machine monitors the DPLL status bits, and based on the status information the state machine makes a decision to force holdover or to perform reference switch.

The reference switching state machine is based on the internal clock monitoring of each of the available input references and their priorities.

The state machine selects a reference source based on its priority value defined in a control register and the current availability of the reference. If all the references are available, the reference with the highest priority is selected; if this reference fails, the next highest priority reference is selected, and so on.

In unmanaged mode, the state machine only reacts to reference failure indicators and performs reference switching anytime one of the following conditions takes place assuming they are not masked with their corresponding mask bits:

- · LOS detected a failure and refswitch mask LOS is at logic "1"
- · SCM detected a failure and refswitch mask SCM is at logic "1"
- CFM detected a failure and refswitch mask CFM is at logic "1"
- PFM detected a failure and refswitch mask PFM is at logic "1"
- · GST is triggered and refswitch mask GST is at logic "1"

In unmanaged mode, the device automatically selects a valid reference input. If the current reference used for synchronization fails, the state machine switches to another available reference. If all the available references fail, then the device enters the holdover state under one of the following conditions if they are not masked with their corresponding mask bits:

- LOS detected a failure and holdover mask LOS is at logic "1"
- SCM detected a failure and holdover mask SCM is at logic "1"
- · CFM detected a failure and holdover mask CFM is at logic "1"
- PFM detected a failure and holdover mask PFM is at logic "1"
- · GST is triggered and holdover mask GST is at logic "1"

In unmanaged mode of operation, the state machine automatically recovers from holdover when the conditions to enter auto-holdover are not present.

The reference selection is based on reference priority. The current active reference for each DPLL can be read from DPLLx Reference Selection Status register.

If neither the reference switch nor the holdover masks are set, then device will keep trying to lock to a failed reference subject to the limits of the pull-in/hold-in range.

## 6.2.14.3 DPLL Managed (Manual) Mode

In managed mode, the device does not auto-select between different reference inputs. The user specifies which reference to use for synchronization and if it fails the DPLL enters the auto-holdover state without switching to another reference.

The user (external uP) monitors the device status bits. Based on the status information, the user makes a decision to force holdover or to perform reference switch. In managed mode the active reference input is selected based on reference selection control bits. If the user sets the device to lock to a failed reference, the device stays in auto-holdover and only locks to that reference if it becomes valid.

The state machine only reacts to failure indicators and goes into auto-holdover under one of the following conditions if they are not masked with their corresponding mask bits:

- LOS detected a failure and holdover mask LOS is at logic "1"
- · SCM detected a failure and holdover mask SCM is at logic "1"
- CFM detected a failure and holdover mask CFM is at logic "1"
- PFM detected a failure and holdover mask PFM is at logic "1"
- GST is triggered and holdover mask GST is at logic "1"

The state machine automatically recovers from auto-holdover when the conditions to enter auto-holdover are not present.

Time critical transitions for entry into auto-holdover and exit from auto-holdover are managed by the internal state machine. A change of the reference select bits triggers an internal state transition into auto-holdover and then an exit into Normal state and locking to the new reference.

If neither the reference switch nor the holdover masks are set, then device will keep trying to lock to a failed reference subject to the limits of the pull-in/hold-in range.

## 6.2.15 DPLL JITTER/WANDER GENERATION

The wander generation is dominated by the high-pass filter characteristics of the local oscillator above the programmed DPLL filter bandwidth.

The jitter generation performance is provided in Section 11.1 "Output Clocks Jitter Generation".

## 6.3 Input-Output Conversions

#### 6.3.1 INPUT TO OUTPUT AND OUTPUT TO OUTPUT PHASE ALIGNMENT

### 6.3.1.1 Phase Alignment Control

When the output clock is locked to a jitter free and wander free input clock, input to output latency is expected to have a typical error of 0 nsec. This is accomplished within the device using advanced, automatic precision input-output alignment routines at initialization.

Additionally, there are user accessible phase adjustments that allow for input to output and output to output latency corrections to compensate for PCB load delay, as detailed in **Section 6.2.5 "DPLL Input Advance and Delay"** and **Section 6.4.3 "Output Skew Management"**.

#### 6.3.1.2 External Feedback

The PLL architecture allows for implementation of an external feedback (external output clock phase sense) of the PLL path that is fed through one of the available references. Such external feedback would allow for dynamic changes of PCB routing and external buffer delay caused by changes in temperature.

It is recommended that the DPLLs be fully configured before enabling external feedback. If a synthesizer or DPLL in the external feedback path need to be reconfigured, disable external feedback before changing the parameters and then enable external feedback.

Refer to ext\_fb\_ctrl and ext\_fb\_sel registers.

#### 6.3.2 RATE CONVERSION FUNCTION AND FEC SUPPORT

The DPLL provides up scaling and down scaling functions. It has the ability to switch from normal rate (before FEC is negotiated) to FEC rate and vice versa.

#### The DPLL supports:

Simple rate conversion (i.e., take in 19.44 MHz and create 255/238 FEC SONET/SDH clock of 666.51 MHz),

**Double rate conversion** (i.e., take in 19.44 MHz, create FEC 10 GbE clock of 644.5313, which is 66/64 rate converted 625 MHz, or create 690.5692 which is 255/238 × 66/64 rate converted 625 MHz).

The following is just an example of the frequencies that can be supported at the input and output independently (many more frequencies can be supported):

#### GbE:

- 25 MHz
- 125 MHz

**XAUI** (chip to chip interface, which is a common chassis to chassis interface):

• 156.25 MHz or ×2 or ×4 version

#### OC-192/STM-64:

- 155.52 MHz or ×2 or ×4 version
- 155.52 MHz × 255/237 (standard EFEC for long reach) or ×2 or ×4 version
- 155.52 MHz × 255/238 (standard GFEC for long reach) or ×2 or ×4 version

#### 10 GbE:

- 156.25 MHz which is 125 MHz × 10/8 or ×2 or ×4 version
- 155.52 MHz × 66/64 or ×2 or ×4 version

Long reach 10 GE might require the following frequencies with simple rate conversion: (156.25 MHz  $\times$  255/237) and (156.25 MHz  $\times$  255/238).

The following frequencies with double rate conversion: (155.52 MHz  $\times$  66/64  $\times$  255/237) or (155.52 MHz  $\times$  66/64  $\times$  255/238) and (156.25 MHz  $\times$  66/64  $\times$  255/238) or (156.25 MHz  $\times$  66/64  $\times$  255/238). Also, user can use  $\times$ 2 or  $\times$ 4 version of the listed frequencies.

# 6.4 Output Clocks

### 6.4.1 OUTPUT FREQUENCY SYNTHESIS ENGINE

The device frequency synthesizers can generate output clocks which meet the jitter generation requirements for various timing requirements detailed in **Section 11.1 "Output Clocks Jitter Generation"**.

The frequency synthesis engines can generate any clock frequency between:

- Synthesizer 0: 750 MHz to 950 MHz
- · Synthesizer 1: 3.8 GHz to 4.56 GHz
- Synthesizer 2: 3.0 GHz to 3.75 GHz
- · Synthesizer 3: 2.304 GHz to 3.0 GHz

The frequency for each synthesizer is programmed as  $B \times K \times M/N$  Hz where B, M, and N are 16 bits wide registers, while K is a 24 bit wide register.

## 6.4.2 OUTPUT DIVIDERS (HIGH PERFORMANCE SYNTHESIZERS)

Differential CML outputs can generate any frequency from 1 Hz to 900 MHz for Synthesizers 1 and 2. The outputs connected to the Synthesizer 3 can also generate any frequency between 1 Hz to 900 MHz except for frequencies in the range between 750 MHz and 768 MHz, however the boundary frequencies (750 MHz and 768 MHz) can themselves be generated. single-ended LVCMOS outputs can generate clocks between 0.5 Hz and 180 MHz. When differential CML outputs are generated, only one out of two independent dividers is used, while the other is powered down. Both dividers can be used to generate two independent LVCMOS output clocks. Refer to Figure 0-1 and Section 6.5.3 "System PLL Bypass and Synthesizer 3" for information on which synthesizers are assigned which dividers.

## 6.4.3 OUTPUT SKEW MANAGEMENT

Each output may be advanced (not delayed) using phase\_step\_ctrl, phase\_step\_data and phase\_step\_max registers. The resolution is 1.25 ns and will internally be rounded to the nearest VCO cycle. The range is 1 UI per update, and unlimited lifetime updates.

#### 6.4.4 OUTPUT CLOCK POLARITY

The device supports programming per output clock polarity, refer to **synth\_out\_x\_ctrl** register.

In the following scenario, the output clock polarity feature is not supported without additional configuration when

The synthesizer output is configured with a post-divider value ≤24

To correctly enable the output clock polarity the user must first configure the output frequency and desired polarity with post divider value >24, and then second set the post divider to the proper value ≤24.

In the following scenario, the output clock polarity feature is incorrectly enabled

- · The device is not using custom configuration record option
- The device is in system PLL bypass mode (using high speed local master oscillator)
- The HPOUT[8:11] is configured with a post-divider value ≤24

To correctly enable the output clock polarity the user must first configure the output frequency and desired polarity with post divider value >24 and then second set the post divider to the proper value ≤24.

#### 6.4.5 OUTPUT FRAME SYNC PULSE WIDTH

The default output clock duty cycle is 50/50. The user may program the output pulse width (duty cycle) using **synth\_out\_x\_width register**. This may be useful for 1 PPS outputs when a duty cycle other than 50/50 is required, such as setting the pulse high time to 1 UI of a companion clock.

#### 6.4.6 OUTPUT PRECISION ALIGNMENT

The device supports precise input-output alignment per output clock (typically 0). Additionally, output-output alignment is a natural result of the input-output alignment. When the precision alignment is enabled (default), the outputs will meet the input-output alignment performance listed in Table 10-22, if the DPLL is appropriately configured with TIE clear enabled. A brief introduction is included in this section. Disabling the precision alignment is not recommended, even if the application does not require input-output alignment or the user operates with TIE clear disabled.

The alignment routine is triggered by a set of conditions and is then executed at the appropriate time. The alignment routine is triggered per output clock under the following conditions

- the output clock is changed from disabled to enabled
  - for example at power-up initialization
  - for example at power-up preconfiguration (pre-programming)
  - for example when the user manually toggles the output clock enable state
- · the output clock configuration parameters are changed (e.g. frequency)
- · the synthesizer is changed from disabled to enabled
- the synthesizer configuration parameters are changed (e.g. VCO frequency)
- · the system clock configuration is changed (e.g. center frequency)

While the alignment routine is triggered, the output clock is not driven (not visible externally). It is expected that the alignment routine is only triggered at start-up once, as changing the above configuration capabilities is not typical during normal operation.

## 6.4.6.1 Precision Alignment Enabled with Freerun Mode

By default the device operates in Freerun mode. The user may poll to confirm the alignment routine is completed, as the process takes some time for each output (such as 80 ms for clock frequencies above 8 kHz). The alignment routine processes Synthesizer 0, 1, 2 and 3 in that order.

## 6.4.6.2 Precision Alignment Enabled with Pre-Configured Auto or Forced Reference Mode

In some instances the device may be pre-configured to spre-configured tartup in Automatic or Forced Reference mode of operation (rather than the default Freerun mode). This may be typical when the device is used in unmanaged mode. At power-up reset, the DPLL by default will qualify the input references according to the PFM (default 10 seconds). During this qualification time the alignment routine will execute, while the DPLL is in the holdover state.

#### 6.4.7 OUTPUT CLOCKS CONFIGURATION

Figure 6-12 shows relationship between synthesizers and output dividers. Each output can be configured to be one differential CML output or two independent LVCMOS outputs. When an output is configured as differential CML output only upper divider is used while lower divider is powered down. As an example differential output HPOUT0\_0p/HPOUT1\_0n is driven from the divider A, while divider B connected to the same synthesizer (Synthesizer 1) is powered down.

## 6.4.8 OUTPUT DRIVERS

The device has six high performance differential (CML) outputs. Each differential output can be programmed to be two independent single-ended LVCMOS outputs for the total of twelve LVCMOS outputs.

Functional block diagram of the output driver is shown in Figure 6-12.




FIGURE 6-12: Functional Block Diagram of the Output Buffer.

When operating with 3.3V and 1.8V power supply mode, each output pair can be independently powered from 1.8V, 2.5V or 3.3V supply. When operating with 2.5V and 1.8V power supply mode, each output pair can be independently powered from 1.8V or 2.5V supply.

The high performance single-ended driver (LVCMOS) supports a maximum clock frequency of 180 MHz and the high performance differential driver (CML) supports a maximum clock frequency of 900 MHz, the jitter performance is detailed in **Section 11.0 "Performance Characteristics"**.

Following sections describe how to drive different differential receivers via DC and AC coupled transmission line. All resistors should have ±1% and capacitors ±5% tolerance. The coupling capacitance of AC coupled transmission lines should be adjusted (increased) for frequencies lower than 100 MHz to minimize voltage drop.

The CML outputs require external  $50\Omega$  pull up resistors for biasing which should be placed as close as possible to the output pins. Figure 6-13 shows how to drive an external CML receiver via DC and AC coupled transmission line respectively. The line is terminated with  $50\Omega$  resistors which should be placed as close as possible to the receiver pins.




FIGURE 6-13: Driving CML Receiver.

Figure 6-14 shows how to terminate an LVPECL receiver. Terminating resistors  $82\Omega$  and  $127\Omega$  provide  $50\Omega$  equivalent Thevenin termination as well as biasing for the LVPECL receiver. Terminating resistors should be placed as close as possible to input pins of the LVPECL receiver. If the LVPECL receiver has internal biasing then AC coupling capacitors should be added.




FIGURE 6-14: Driving LVPECL Receiver.

Figure 6-15 shows how to terminate an LVDS recieiver. Transmission line needs to be terminated only with  $100\Omega$  resistors if LVDS receiver contains internal biasing circuit. If the internal biasing is not provided than appropriate Thevenin termination should be used instead.




FIGURE 6-15: Driving LVDS Receiver.

High performance LVCMOS outputs should be terminated at the source with 22Ω resistors as shown in Figure 6-16.




FIGURE 6-16: Driving LVCMOS Receiver.

# 6.5 System Clock

The device internal system clocks are generated off the device master clock input (oscillator or a crystal employing an on-chip buffer/driver). The device can accept master clock from an XO, Crystal Resonator or from an XO with differential output. Only one master source shall be used at the time. Unused inputs shall be pulled high or low. For a list of reference crystals and oscillators, refer to ZLAN-442.

#### 6.5.1 MASTER CLOCK INTERFACE

When using a clock oscillator as the master timing source, connect the oscillator's output clock to the **OSCI** pin as shown in Figure 6-17. The connection to OSCI should be direct and not AC coupled.

When using a crystal resonator as the master timing source, connect the crystal between **OSCI** and **OSCO** pins as shown in Figure 6-17. The crystal should have bias resistor of 1  $M\Omega$  and load capacitances C1 and C2. The values of the load capacitances are dependent on the crystal and should be per the crystal's data sheet. The crystal should be a fundamental mode type—not an overtone.

When using high frequency XO with LVEPCL differential outputs, connect the oscillator's output to **MCLKIN\_P** and **MCLKIN\_N**. Thevenin termination resistors  $182\Omega$  and  $68\Omega$  should be used for termination and biasing.




FIGURE 6-17: Master Clock Oscillator.

#### 6.5.2 MASTER CLOCK FREQUENCY SELECTION

The master clock selection is done at start-up using the GPIO [5,3,2,1,0] pins, right after **RST\_b** gets de-asserted. The GPIO [5,3,2,1,0] pins are required to be in desired configuration (high or low) for 500 ms after the de-assertion of **RST\_b**, and then they can be released and used as regular GPIOs. Alternatively, these pins can be pulled high or low with 1 k $\Omega$  resistors.

TABLE 6-2: GPIO MASTER CLOCK SELECTION

GPIO[5,3,2,1,0]	Master Clock Frequency	Oscillator
10100	10 MHz	Single-ended (OSCI/O)
00010	20 MHz	Single-ended (OSCI/O)
00000	24.576 MHz, 25 MHz	Single-ended (OSCI/O)
00001	49.152 MHz, 50 MHz	Single-ended (OSCI/O)
11111	98.304 MHz, 100 MHz (System PLL Bypass)	Single-ended (OSCI/O)
01011	98.304 MHz, 100 MHz (System PLL Bypass)	Differential (MCLKIN_P/N)
11001	114.285 MHz, 125 MHz (System PLL Bypass)	Single-ended (OSCI/O)
01101	114.285 MHz, 125 MHz (System PLL Bypass)	Differential (MCLKIN_P/N)
01100	200 MHz (System PLL Bypass)	Differential (MCLKIN_P/N)

#### 6.5.2.1 Nominal Master Clock Frequencies

The device supports XO nominal frequencies: 10 MHz, 20 MHz, 25 MHz, and 50 MHz. These nominal frequencies may have offsets down to –4%. This offset would then enable support for 24.576 MHz and 49.152 MHz, for example.

The device supports XO nominal frequencies: 100 MHz, 125 MHz, and 200 MHz. These nominal frequencies may have offsets down to –10%. This offset would then enable support for 98.3048 MHz and 114.285 MHz, for example.

#### 6.5.2.2 Offset from Nominal Frequencies

Offset from nominal is programmed by writing **central\_freq\_offset** register. For example, when using 24.576 MHz or 49.152 MHz oscillators, the user should maintain the default value of the **central\_freq\_offset** register (0x046AAAAB).

For 114.285 MHz the value should be 0x180072B0.

For other oscillator values:10 MHz, 20 MHz, 25 MHz, 50 MHz, 100 MHz, 125 MHz, and 200 MHz **central\_freq\_offset** register should be programmed to 0x00000000.

## 6.5.3 SYSTEM PLL BYPASS AND SYNTHESIZER 3

The signals HPOUT8\_4P, HPOUT9\_4N, HPOUT10\_5P and HPOUT11\_5N are driven by either the Synthesizer 2 (System PLL Bypass FALSE) or Synthesizer 3 (System PLL Bypass TRUE), depending on the utilization of "system PLL bypass" option as shown in Figure 6-18,




FIGURE 6-18: HPOUT[8:9] MUX.

When a low frequency master clock is used, nominal frequencies 10 MHz, 20 MHz, 25 MHz, and 50 MHz, the HPOUT[8:9] clocks are driven by synthesizer 2 as shown in Figure 6-19.




FIGURE 6-19: HPOUT[8:9] Driven by Synthesizer 2 (System PLL Bypass FALSE).

When a high frequency master clock is used (either nominal or offset from nominal), such as frequencies 98.304 MHz, 100 MHz, 114.285 MHz, 125 MHz, and 200 MHz, the HPOUT[8:9] clocks are driven by synthesizer 3, as shown in Figure 6-20. This allows synthesizer 3 to create an independent frequency family from synthesizer 2 to drive HPOUT[8:9]. This may enable various LAN, WAN, and FEC clock possibilities across Synthesizer 1, 2, and 3.




FIGURE 6-20: HPOUT[8:9] Driven by Synthesizer 3 (System PLL Bypass TRUE).

## 6.5.4 SPLIT XO MODE

# 6.5.4.1 Split XO Mode Introduction

The device offers a "Split-XO mode" where the Synthesizer 3 is available to the user. Split XO mode is intended for timing card application or for line card applications requiring good holdover. In timing card applications the DPLL loop bandwidth needs to be narrow (for example 0.1 Hz for G.8262 Option 2) to be able to filter jitter and wander. A DPLL behaves as a low pass filter for phase noise coming from its input reference, but at the same time it behaves as a high pass filter for noise coming from its master clock source (XO). Hence the timing card DPLL requires very stable XO such as TCXO or OCXO. The TCXO or OCXO needs to have very good jitter because DPLL's output clock jitter is a function of jitter from the master clock.

The Split XO mode uses a high frequency low cost XO and a TCXO/OCXO of any frequency as shown in Figure 8-2. In this mode the device combines best of each component. It is called Split-XO because the device output jitter will be function of XO's jitter and output stability will be based on TCXO/OCXO stability. So in this mode the device merges good features from XO (jitter) and TCXO/OCXO (stability).

Because only stability of TCXO/OCXO is important, the TCXO/OCXO does not have to be placed close to the device and it can be shared among multiple ZL30601/602/603/604 devices—TCXO/OCXO can also be located on a different card.




FIGURE 6-21: Split-XO Mode (System PLL Bypass TRUE).

The benefits of Split-XO mode are summarized below:

- · Output jitter generation is not affected by TCXO/OCXO jitter.
- Any TCXO/OCXO frequency can be used (for example 10 MHz)
- Because frequency and jitter of TCXO/OCXO are not important, the user can source TCXO/OCXO from many crystal vendors as long as the stability of TCXO/OCXO meets relevant standard.
- The TCXO/OCXO does not have to be located on the same card. One TCXO/OCXO can drive multiple devices.
- The Synthesizer 3 is available for user application (with use of 100 MHz or higher nominal XO frequency).

## 6.6 Power Supply

The device power supply can be split into three distinct groups. All high performance outputs (differential or single-ended pairs) can be independently powered with 1.8V, 2.5V or 3.3V supply. All the other device inputs and outputs are powered from either 2.5 V or 3.3V supply (only one at the time). The device core is powered from 1.8V supply.

#### 6.6.1 POWER UP/DOWN SEQUENCE

The I/O supply (3.3V or 2.5V) should be powered before or simultaneously with the 1.8V supply. The 1.8V supply must never be greater than the 3.3V/2.5V supply by more than 0.3V.

The power-down sequence is less critical; however, it should be performed in the reverse order to reduce transient currents that consume power.

#### 6.6.2 POWER SUPPLY FILTERING

Jitter levels on the output clocks may increase if the device is exposed to excessive noise on its power pins. For optimal jitter performance, the device should be isolated from noise on power planes connected to its 3.3V and 1.8V supply pins. The device has additional internal voltage regulators for 3.3V power rail.

For recommended power supply decoupling, please refer to ZLAN-517.

For recommended assembly and PCB layout guidelines, please refer to ZLAN-527.

#### 6.6.3 POWER CALCULATOR

The ZLE30174 EVB GUI includes a useful power calculator that estimates power utilization for a specific configuration or application of the ZL30611/612/614.

# 6.6.4 RESET AND CONFIGURATION CIRCUIT

To ensure proper operation, the device must be reset by holding the RST\_b pin low for at least 2 ms after power-up when 3.3V/2.5V and 1.8V supplies are stable. Following reset, the device will operate under specified default settings.

The reset pin can be controlled with on-board system reset circuitry or by using a stand-alone power-up reset circuit. The RST b input has a Schmidt trigger properties to prevent level bouncing.

Microchip recommends that the power-on reset (RST\_b) signal be controlled by an on-board reset circuit or by a commercially available voltage supervisory device.

It may also be possible to use a standalone power-up RC reset circuit. It is important to note that this circuit works reasonably well for power-up as long as the power supply rise time is fast with respect to the RC time constant, which may not always be the case. It is the board designer's responsibility to ensure that the circuit is properly tuned to each power supply's specific situation. As an example, for the capacitor C of 1  $\mu$ F, the resistor should be 10 k $\Omega$  or higher.




FIGURE 6-22: Typical Configuration and Power-up Reset Circuit.

General purpose pins gpio[5:0] are used to configure device on power up. They have to be pulled up/down with 1 k $\Omega$  resistors as shown in Figure 6-21 or they can be held at the desired level for at least 500 ms after RST\_b goes high and then they can be released and used as general purpose I/O as described in Section 8.0 "Host Interface".

By default, all outputs are disabled to allow programing of required frequencies for different outputs and enabling corresponding outputs.

#### 6.6.5 VDD\_DRI AND VREG\_OUT

Refer to ZLAN-517 for full power supply decoupling scheme. Figure 6-22 highlights the recommended circuitry for VDD\_DRI and VREG\_OUT.  $150\Omega$  and  $340\Omega$  resistors are required only for devices whose chip\_revision\_id in **revision** register at address 0x0003 is 0 or 1. When chip\_revision\_id  $\geq$  2, these resistors are optional.




FIGURE 6-23: External Connection of VDD\_DRI and VREG\_OUT.

# 7.0 CONFIGURATION AND CONTROL

The SPI/I2C host interface allows field programmability of the device's configuration registers. As an example, the user might start the device at nominal SONET/SDH rate, and then switch to an OTN FEC rate once the link's FEC rate is negotiated.

# 7.1 Pre-Configured Default Values on Power-Up

On the power up device registers will have values as described in **Section 9.0** "**Register Map**". If the device needs to come up with settings different from default it can be pre-configured (pre-programmed) by Microchip. The device can be pre-configured with up to three different custom configurations. The device will select one of three pre-configured values based on the voltage level of CNFGSEL pin (pin B27). CNFGSEL is a three-level input pin,f and its input should be set as shown in Figure 6-23.




FIGURE 7-1: Selection of Pre-Configured Values

It should be noted that 4.7 k $\Omega$  is required whenever this pin is connected to VDD (3.3V or 2.5V rails). This pin can be driven from a LVCMOS output with tristate options to allow the user to select one of the three configurations. It should be noted that in this case a series resistor of 4.7 k $\Omega$  is required as shown in Figure 7-1.




FIGURE 7-2: Selection of Pre-Configured Values with FPGA/CPU.

The level CNFGSEL pin is ignored if the device is not pre-configured.

# 7.2 Registers Configuration

This section refers to configuration registers that are set by the user to control operation of the device.

#### 7.2.1 INPUT REFERENCE CONFIGURATION

The following parameters can be configured for the reference input:

- · Input reference frequency
- · Default input reference selection
- · Reference selection priority
- · Automatic or manual reference switching
- · Glitch-less or hit-less reference switching
- Reference switch based on single cycle monitor, coarse frequency monitor, guard soak timer and precise frequency monitor

#### 7.2.2 DPLL CONFIGURATION

The following parameters can be configured for each DPLL:

- · Input reference
- · Loop bandwidth
- · Phase slope limiter
- · Pull-in range

#### 7.2.3 OUTPUT MULTIPLEXER CONFIGURATION

The following parameter can be configured:

· Select which DPLL drives which Synthesizer

#### 7.2.4 SYNTHESIZER CONFIGURATION

The following parameters can be configured for each Synthesizer:

- · Synthesizers can be configured to be locked to any DPLL or disabled
- · Synthesizer frequency:
  - Synthesizer 0: 750 MHz to 950 MHz
  - Synthesizer 1: 3.8 GHz to 4.56 GHz
  - Synthesizer 2: 3.0 GHz to 3.75 GHz
  - Synthesizer 3: 2.304 GHz to 3.0 GHz

#### 7.2.5 OUTPUT DIVIDERS AND OUTPUT PHASE OFFSET (SKEW) CONFIGURATION

The following parameters can be configured:

- · Output divider enable/disable
- · Divider ratio
- · Output phase offset (fine and coarse)

#### 7.2.6 OUTPUT DRIVERS CONFIGURATION

The following parameters can be configured:

- · Output enable/disable
- · Output driver type (CML, LVCMOS)

## 7.3 **GPIO Configuration**

The device GPIO is configured using the SPI/I2C. Each GPIO pin can be programmed independently to be:

**General Input:** In this mode the user can read the logic level of the corresponding pin (either high or low). For example the logic level of GPIO0 is reflected in the register **gpio\_in\_status\_6\_0**, bit 0 at address 0x100.

**General Output:** In this mode the user can program GPIO pin to drive either high or low. For example GPIO0 would drive the value specified in register **gpio\_out\_6\_0**, bit 0, at address 0x0AE.

**Control Inputs:** In this mode the user can control the device function via GPIOs. For example, the function controlled by GPIO0 is selected by configuring **gpio\_select\_0** at address 0x0B6:0x0B7. Nearly any device function that is controllable through the host register may be controlled via GPIO. Small subset of control functions is shown below:

- · Select DPLL reference
- External Loss Of Signal (LOS) indications
- · Enable/disable differential and single-ended outputs
- · Enable/disable TIE Clear
- · Stop/start output clocks

**Status Outputs:** In this mode the user can feed a status message from any of status registers to the corresponding GPIO pin. For example, GPIO0 will mirror a bit from the status register specified in register **gpio\_select\_0** at address 0x0B6:0x0B7. A subset of status messages is listed below:

- · DPLL loss of lock indicators
- · DPLL holdover indicators
- · Reference 0 to 9 fail indicators

Loss of Signal (LOS) input: This function can be used to indicate to the device that one of input references have failed. When the active input is forced to indicate failure the DPLL may be programmed to automatically enter the holdover state or some alternate action. For example GPIO0 can be used to indicate a reference failure by programming gpio\_select\_0 at address 0x0B6:0x0B7.

The GPIO outputs are updated, and the GPIO inputs are read, approximately every 10 ms, except with using system bypass mode with 100 MHz oscillator where they are read approximately every 25 ms.

Note:

If a GPIO is programmed as a Control Input, the corresponding **gpio\_select** register must always point to a valid control register bit. Therefore, when switching GPIO from a Control Input to another mode, the user should first switch the mode via the **gpio\_config** register and then switch the **gpio\_select** register if necessary. Conversely, when switching a GPIO to a Control Input from another mode, the user should specify the desired control register bit in the **gpio\_select** register first, then switch to the control input mode via the **gpio\_config** register.

# 7.4 Ready Status

The user may start to configure the device registers when the ready bit in register info is asserted. This is typically 500 ms after power-up/reset.

# 8.0 HOST INTERFACE

A host processor controls and receives status from the Microchip device using either an SPI or I<sup>2</sup>C interface.




FIGURE 8-1: Serial Interface Configuration.

The selection between I<sup>2</sup>C and SPI interfaces is performed at start-up using GPIO[4] pin, as RST\_b gets deasserted. The GPIO[4] pin needs to be held at required level for 500 ms after the deassertion of RST\_b, after which time they can be released and used as regular GPIO.

TABLE 8-1: SERIAL INTERFACE SELECTION

GPIO[4]	Serial Interface
0	SPI
1	I <sup>2</sup> C

Both interfaces use seven bit address field and the device has eight bit address space. Hence, the device register space is divided in fourteen pages of 127 registers each. Page 0 has addresses 0x000 to 0x07E; page 1 has addresses 0x080 to 0x0FF; and so on until page 13, which has addresses 0x680 to 0x6FF. The host selects between the pages by writing to the Page Select register (address 0x7F on each page). For example, writing a 0x03 to the page select register makes registers 0x180 to 0x1FF available through the host interface.

The device registers are divided into direct access and indirect (mailbox) access registers. The direct access registers (pages 0 to 10) are accessed simply by reading or writing specific memory location. For example, to set DPLL0 to freerun mode, the user needs to write to **dplII\_ctrl\_0** register at address 0x021F. The mailbox access registers (pages 11 to 13) have shared address space. For example, page 11 is shared among all input references. To initialize one of the input references the user needs to specify which input reference needs to be updated (**ref\_ctrl** register at address 0x0582:0x0583), to program all the other registers that need to be modified and finally to issue the write command by writing to **ref\_semaphore** register at the address 0x0584. The device will read the mailbox and clear the write bit in the **ref\_semaphore** register.

## 8.1 Serial Peripheral Interface

The serial peripheral interface (SPI) allows read/write access to the device internal registers that are used to configure, read status, and allow manual control of the device.

The serial peripheral interface supports half-duplex processor mode which means that during a write cycle to the device, output data from the so\_asel1 pin must be ignored. Similarly, the input data on the si\_sda pin is ignored by the device during a read cycle.

The SPI interface supports two modes of access: Most Significant bit (MSb) first transmission or Least Significant bit (LSb) first transmission. The mode is automatically selected based on the state of sck\_scl pin when the cs\_b\_asel0 pin is active. If the sck\_scl pin is low during cs\_b\_asel0 activation, then MSb first timing is selected. If the sck\_scl pin is high during cs\_b\_asel0 activation, then LSb first timing is assumed.

The SPI port expects 1-bit to differentiate between read and write operation followed by 7-bit addressing and 8-bit data transmission. During SPI access, the cs\_b\_asel0 pin must be held low until the operation is complete. Burst read/write mode is also supported by leaving the chip select signal cs\_b\_asel0 is low after a read or a write. The address will be automatically incremented after each data byte is read or written.

Functional waveforms for the LSb and MSb first mode, and burst mode are shown in Figure 8-1, Figure 8-2, and Figure 8-3. Timing characteristics are shown in Table 9-4, Figure 8-6, and Figure 8-7.

## 8.1.1 LEAST SIGNIFICANT BIT (LSB) FIRST TRANSMISSION MODE




FIGURE 8-2: Serial Peripheral Interface Functional Waveform — LSb First Mode.

## 8.1.2 MOST SIGNIFICANT BIT (MSB) FIRST TRANSMISSION MODE




FIGURE 8-3: Serial Peripheral Interface Functional Waveform — MSb First Mode.

#### 8.1.3 SPI BURST MODE OPERATION




FIGURE 8-4: Example of the Burst Mode Operation.

# 8.2 I<sup>2</sup>C Interface

The I<sup>2</sup>C controller supports version 2.1 (January 2000) of the Philips I<sup>2</sup>C bus specification. The port operates in client mode with 7-bit addressing, and can operate in Standard (100 kbits/s) and Fast (400 kbits/s) mode. Burst mode is supported in both standard and fast modes.

Data is transferred MSb first and occurs in 1-byte blocks. As shown in Figure 8-3 a write command consists of a 7-bit device (client) address, a R/W indicator bit, a 7-bit register address (0x00 - 0x7F), and 8 bits of data.




FIGURE 8-5: I<sup>2</sup>C Data Write Protocol.

A read is performed in two stages. A data write is used to set the register address, then a data read is performed to retrieve the data from the set address. This is shown in Figure 8-6.




FIGURE 8-6: I<sup>2</sup>C Data Read Protocol.

The 7-bit device (client) address contains a 5-bit fixed address plus variable bits which are set with the asel0, and asel1 pins. This allows multiple devices to share the same I<sup>2</sup>C bus. The address configuration is shown in Figure 8-7.




FIGURE 8-7: I<sup>2</sup>C 7-bit Client Address.

The device also supports burst mode which allows multiple data write or read operations with a single specified address. This is shown in Figure 8-4 (write) and Figure 8-5 (read). The first data byte is written/read to/from the specified address, and subsequent data bytes are written/read using an automatically increment address. The maximum auto increment address of a burst operation is 0x7F and operations beyond this limit will be ignored. In other words, the auto increment address does not wrap around to 0x00 after reaching 0x7F.




FIGURE 8-8: 12C Data Write Burst Mode.

#### 9.0 REGISTER MAP

The device is controlled by accessing registers through the serial interface (SPI or I<sup>2</sup>C). The device can be configured to operate in unmanaged (automatic) mode, which minimizes its interaction with the system's processor, or it can operate in a managed (manual) mode where the system processor controls operation of the device.

The register map is big-endian format.

A simple way to generate configuration for the device is to use the ZLE30174 evaluation board GUI, which can operate standalone (without the evaluation board). Through the GUI, the user can quickly set all required parameters and save the configuration to a text file, which can then be used by the system processor to load and configure the device.

#### 9.1 Multi-byte Register Values

The device register map is based on 8-bit register access, so register values that require more than 8 bits are spread out over multiple registers and accessed in 8-bit segments. When accessing multi-byte register values, it is important that the registers are accessed in the proper order. The 8-bit register containing the most significant byte (MSB) must be accessed first, and the register containing the least significant byte (LSB) must be accessed last. An example of a multi-byte register is shown in Figure 8-8. When writing a multi-byte value, the value is latched when the LSB is written.

In this example, the **central\_freq\_offset** register is written with the default value of 0x046AAAAB, a 32-bit value spread over four 8-bit registers. The MSB is contained in address 0x000B and the LSB in 0x000E. When reading or writing this multi-byte value, the MSB must be accessed first, then the middle bytes, and the LSB last.




FIGURE 9-1: Accessing Multi-byte Register Values.

## 9.1.1 TIME BETWEEN TWO WRITE ACCESSES TO THE SAME REGISTER

The user should not write to the same register faster than 25 ms. Some registers that control state machine or system clock operation will require larger delays after writing in order for the state and configurations to be updated. One example is the register **central\_freq\_offset** requires much larger time, but this register should not be changed dynamically. Other examples include those related to precise input-output alignment (refer to **Section 6.4.6 "Output Precision Alignment"**).

The **dpll\_df\_offset\_n** registers can be written with a minimum wait time of 600 µs between write accesses to the same register.

For the page selection register (at addresses 0x007F, 0x00FF, 0x017F, ...,0x06FF), there is no waiting time required between write accesses.

# 9.1.2 TIME AFTER CHANGE TO STATE MACHINE OR SYSTEM-CLOCK RELATED CONFIGURATION

The user should wait for appropriate time after configuration of state machine or system clock related configuration prior to updating other registers. One example is the register **central\_freq\_offset**. Other examples include those related to precise input-output alignment (refer to **Section 6.4.6 "Output Precision Alignment"**).

# 9.2 Basic Procedure for Refreshing Latest Device Status from Sticky Read (StickyR) Registers without Interrupt Handler

Access to some status registers is defined as Sticky Read (StickyR). Procedure for accessing these registers is:

- write 0x01 to Sticky Lock Register at address 0x0180
- clear status register(s) by writing 0x00 to it
- write 0x00 to StickyR Lock Register at address 0x0180
- · wait for 25 ms
- read the status register(s)

# 9.3 Register Map List Summary

The following tables provide summaries of the registers available for status and configuration of the device.

TABLE 9-1: REGISTER MAP (PAGE 0)

Address	Name	Default	Туре
0x0000	info	0x1E	R
0x0001:0x0002	id	0x1C66	R
0x003	revision	0x04	R
0x0007:0x000A	customer_config_ver	0xFFFFFFF	R/W
0x000B:0x000E	central_freq_offset	0x046AAAAB	R/W
0x007E	uport	0x00	R/W
0x007F	page_sel	0x00	R/W

TABLE 9-2: REGISTER MAP (PAGE 1)

Address	Name	Default	Туре
0x0080	ref_irq_mask_7_0	0x00	R/W
0x0081	ref_irq_mask_9_8	0x00	R/W
0x0082	dpll_irq_mask	0x00	R/W
0x0084	ref_mon_mask_0	0x00	R/W
0x0085	ref_mon_mask_1	0x00	R/W
0x0086	ref_mon_mask_2	0x00	R/W
0x0087	ref_mon_mask_3	0x00	R/W
0x0088	ref_mon_mask_4	0x00	R/W
0x0089	ref_mon_mask_5	0x00	R/W
0x008A	ref_mon_mask_6	0x00	R/W
0x008B	ref_mon_mask_7	0x00	R/W
0x008C	ref_mon_mask_8	0x00	R/W
0x008D	ref_mon_mask_9	0x00	R/W
0x0094	dpll_mon_mask_0	0x00	R/W
0x0095	dpll_mon_mask_1	0x00	R/W
0x0096	dpll_mon_mask_2	0x00	R/W
0x0097	dpll_mon_mask_3	0x00	R/W
0x00A4	gpio_irq_config	0x00	R/W
0x00A5	synth_irq_mask	0x00	R/W
0x00A6	synth_mon_mask_0	0x00	R/W
0x00A7	synth_mon_mask_1	0x00	R/W
0x00A8	synth_mon_mask_2	0x00	R/W

TABLE 9-2: REGISTER MAP (PAGE 1) (CONTINUED)

Address	Name	Default	Туре
0x00A9	synth_mon_mask_3	0x00	R/W
0x00AE	gpio_out_6_0	0x00	R/W
0x00B2	gpio_freeze_6_0	0x00	R/W
0x00B6:0x00B7	gpio_select_0	0x0000	R/W
0x00B8	gpio_config_0	0x00	R/W
0x00B9:0x00BA	gpio_select_1	0x0000	R/W
0x00BB	gpio_config_1	0x00	R/W
0x00BC:0x00BD	gpio_select_2	0x0000	R/W
0x00BE	gpio_config_2	0x00	R/W
0x00BF:0x00C0	gpio_select_3	0x0000	R/W
0x00C1	gpio_config_3	0x00	R/W
0x00C2:0x00C3	gpio_select_4	0x0000	R/W
0x00C4	gpio_config_4	0x00	R/W
0x00C5:0x00C6	gpio_select_5	0x0000	R/W
0x00C7	gpio_config_5	0x00	R/W
0x00C8:0x00C9	gpio_select_6	0x044E	R/W
0x00CA	gpio_config_6	0x02	R/W
0x00FE	uport	0x00	R/W
0x00FF	page_sel	0x00	R/W

TABLE 9-3: REGISTER MAP (PAGE 2)

Address	Name	Default	Туре
0x0100	gpio_in_status_6_0	0x00	R
0x0106	ref_mon_status_0	0x00	R
0x0107	ref_mon_status_1	0x00	R
0x0108	ref_mon_status_2	0x00	R
0x0109	ref_mon_status_3	0x00	R
0x010A	ref_mon_status_4	0x00	R
0x010B	ref_mon_status_5	0x00	R
0x010C	ref_mon_status_6	0x00	R
0x010D	ref_mon_status_7	0x00	R
0x010E	ref_mon_status_8	0x00	R
0x010F	ref_mon_status_9	0x00	R
0x0116	dpll_mon_status_0	0x00	R
0x0117	dpll_mon_status_1	0x00	R
0x0118	dpll_mon_status_2	0x00	R
0x0119	dpll_mon_status_3	0x00	R
0x0126	dpll_refsel_status_1_0	0x00	R
0x0127	dpll_refsel_status_3_2	0x00	R
0x016E	synth_mon_status_0	0x00	R
0x016F	synth_mon_status_1	0x00	R
0x0170	synth_mon_status_2	0x00	R
0x0171	synth_mon_status_3	0x00	R
0x017E	uport	0x00	R/W

TABLE 9-3: REGISTER MAP (PAGE 2) (CONTINUED)

Address	Name	Default	Туре
0x017F	page sel	0x00	R/W

TABLE 9-4: REGISTER MAP (PAGE 3)

Address	Name	Default	Туре
0x0180	sticky_lock	0x00	R
0x0182	ref_irq_active_7_0	0x00	S
0x0183	ref_irq_active_9_8	0x00	S
0x0184	dpll_irq_active	0x00	S
0x0186	ref_mon_sticky_0	0x00	S
0x0187	ref_mon_sticky_1	0x00	S
0x0188	ref_mon_sticky_2	0x00	S
0x0189	ref_mon_sticky_3	0x00	S
0x018A	ref_mon_sticky_4	0x00	S
0x018B	ref_mon_sticky_5	0x00	S
0x018C	ref_mon_sticky_6	0x00	S
0x018D	ref_mon_sticky_7	0x00	S
0x018E	ref_mon_sticky_8	0x00	S
0x018F	ref_mon_sticky_9	0x00	S
0x0196	dpll_mon_sticky_0	0x00	S
0x0197	dpll_mon_sticky_1	0x00	S
0x0198	dpll_mon_sticky_2	0x00	S
0x0199	dpll_mon_sticky_3	0x00	S
0x01A6	dpll_fastlock_phase_sticky	0x00	S
0x01A8	dpll_fastlock_freq_sticky	0x00	S
0x01AA	dpll_tie_wr_sticky	0x00	S
0x01AC	synth_step_sticky_1_0	0x00	S
0x01AD	synth_step_sticky_3_2	0x00	S
0x01B0	synth_mon_sticky_0	0x00	S
0x01B1	synth_mon_sticky_1	0x00	S
0x01B2	synth_mon_sticky_2	0x00	S
0x01B3	synth_mon_sticky_3	0x00	S
0x01B7	synth_irq_active	0x00	S
0x01FE	uport	0x00	R/W
0x01FF	page_sel	0x00	R/W

TABLE 9-5: REGISTER MAP (PAGE 4)

Address	Name	Default	Туре
0x0200	ref_los_7_0	0x00	R/W
0x0201	ref_los_9_8	0x00	R/W
0x021C	dpll_enable	0x04	R/W
0x021E	dpll_mode_refsel_0	0x00	R/W
0x021F	dpll_ctrl_0	0x08	R/W
0x0221	dpll_mode_refsel_1	0x00	R/W

TABLE 9-5: REGISTER MAP (PAGE 4) (CONTINUED)

Address	Name	Default	Туре
0x0222	dpll_ctrl_1	0x08	R/W
0x0224	dpll_mode_refsel_2	0x00	R/W
0x0225	dpll_ctrl_2	0x08	R/W
0x0227	dpll_mode_refsel_3	0x00	R/W
0x0228	dpll_ctrl_3	0x08	R/W
0x024E	gp_out_ctrl	0x00	R/W
0x0250	hp_out_ctrl_1	0xF0	R/W
0x0251	hp_out_routing_1	0x00	R/W
0x0252	hp_out_ctrl_2	0xA0	R/W
0x0253	h_out_routing_2	0x00	R/W
0x0254	hp_out_ctrl_3	0xA0	R/W
0x0255	hp_out_routing_3	0x00	R/W
0x025C	calibr_alignment_ctrl	0x01	R/W
0x027E	uport	0x00	R/W
0x027F	page_sel	0x00	R/W

# TABLE 9-6: REGISTER MAP (PAGE 5)

Address	Name	Default	Туре
0x02D0	ext_fb_ctrl	0x00	R/W
0x02D1	ext_fb_sel	0x00	R/W
0x02FE	uport	0x00	R/W
0x02FF	page_sel	0x00	R/W

# TABLE 9-7: REGISTER MAP (PAGE 6)

Address	Name	Default	Туре
0x0300:0x0304	dpll_df_offset_0	0x000000000	R/W
0x0305	dpll_df_ctrl_0	0x00	R/W
0x0306:0x0309	dpll_tie_data_0	0x00000000	R/W
0x030A	dpll_tie_ctrl_0	0x00	R/W
0x0310:0x0314	dpll_df_offset_1	0x000000000	R/W
0x0315	dpll_df_ctrl_1	0x00	R/W
0x0316:0x0319	dpll_tie_data_1	0x00000000	R/W
0x031A	dpll_tie_ctrl_1	0x00	R/W
0x0320:0x0324	dpll_df_offset_2	0x000000000	R/W
0x0325	dpll_df_ctrl_2	0x00	R/W
0x0326:0x0329	dpll_tie_data_2	0x00000000	R/W
0x032A	dpll_tie_ctrl_2	0x00	R/W
0x0330:0x0334	dpll_df_offset_3	0x000000000	R/W
0x0335	dpll_df_ctrl_3	0x00	R/W
0x0336:0x0339	dpll_tie_data_3	0x00000000	R/W
0x033A	dpll_tie_ctrl_3	0x00	R/W
0x037E	uport	0x00	R/W
0x037F	page_sel	0x00	R/W

TABLE 9-8: REGISTER MAP (PAGE 10)

Address	Name	Default	Туре
0x0501	phase_step_ctrl	0x00	R/W
0x0502:0x0505	phase_step_data	0x00000000	R/W
0x0506	phase_step_max	0x00	R/W
0x0510	synth_step_div_mask_1_0	0x00	R/W
0x0511	synth_step_div_mask_3_2	0x00	R/W
0x057E	uport	0x00	R/W
0x057F	page_sel	0x00	R/W

TABLE 9-9: REGISTER MAP (PAGE 11)

Address	Name	Default	Туре
0x0582:0x0583	ref_ctrl	0x	R/W
0x0584	ref_mb_sem	0x	R/W
0x0585:0x0586	re_freq_base	0x	R/W
0x0587:0x0588	ref_freq_melt	0x	R/W
0x0589:0x058A	ref_ratio_m	0x	R/W
0x058B:0x058C	ref_ratio_n	0x	R/W
0x058D	ref_config	0x	R/W
0x058F	ref_scm	0x	R/W
0x0590	ref_cfm	0x	R/W
0x0591	ref_gst	0x	R/W
0x0592	ref_pfm_ctrl	0x	R/W
0x0593:0x0594	ref_pfm_disqualify	0x	R/W
0x0595:0x0596	ref_pfm_qualify	0x	R/W
0x0597:0x0598	ref_pfm_period	0x	R/W
0x0599	ref_pfm_filter_limit	0x	R/W
0x059A	ref_phase_mem	0x	R/W
0x05FE	uport	0x	R/W
0x05FF	page_sel	0x	R/W

TABLE 9-10: REGISTER MAP (PAGE 12)

Address	Name	Default	Туре
0x0602:0x0603	dpll_ctrl	0x0001	R/W
0x0604	dpll_semaphore	0x00	R/W
0x0605	dpll_bw_fixed	0x00	R/W
0x0606	reserved	0x00	R/W
0x0608	dpll_config	0x00	R/W
0x0609:0x060A	dpll_psl	0x0000	R/W
0x060B:0x060C	dpll_psl_max_phase	0x0064	R/W
0x060F:0x0610	dpll_range	0x0078	R/W
0x0611	dpll_ref_sw_mask	0x08	R/W
0x0612	dpll_ref_ho_mask	0x17	R/W
0x0613	dpll_ho_filter	0x00	R/W

TABLE 9-10: REGISTER MAP (PAGE 12) (CONTINUED)

Address	Name	Default	Туре
0x0614	dpll_ho_delay	0x4C	R/W
0x0615	dpll_priority_1_0	0x10	R/W
0x0616	dpll_priority_3_2	0x32	R/W
0x0617	dpll_priority_5_4	0x54	R/W
0x0618	dpll_priority_7_6	0x76	R/W
0x0619	dpll_priority_9_8	0x98	R/W
0x061D	dpll_lock_phase	0x92	R/W
0x061E	dpll_lock_period	0x80	R/W
0x061F	dpll_fast_lock_ctrl	0x01	R/W
0x0620	dpll_fast_lock_phase_err	0xFF	R/W
0x0621	dpll_fast_lock_freq_err	0x04	R/W
0x0622	dpll_damping	0x00	R/W
0x0624	dpll_tie	0x00	R/W
0x0625	dpll_tie_wr_thresh	0x00	R/W
0x0638	dpll_lock_delay	0x00	R/W
0x067E	uport	0x00	R/W
0x067F	page_sel	0x00	R/W

TABLE 9-11: REGISTER MAP (PAGE 13)

Address	Name	Default	Туре
0x0682:0x0683	synth_ctrl	0x0001	R/W
0x0684	synth_semaphore	0x00	R/W
0x0685:0x0686	synth_vco_freq_	0x1F40	R/W
0x0687:0x0689	synth_vco_freq_	0x017BB0	R/W
0x068A:0x068B	synth_vco_freq_	0x0001	R/W
0x068C:0x068D	synth_vco_freq_	0x0001	R/W
0x0693	synth_config	0x01	R/W
0x0694	syn_config2	0x00	R/W
0x0699:0x069D	synth_out_a_	0x000000005	R/W
0x069E	synth_out_a_	0x03	R/W
0x069F	synth_out_a_	0x00	R/W
0x06A1:0x06A4	synth_out_a_	0x00000000	R/W
0x06A5:0x06A9	synth_out_a_	0x000000000	R/W
0x06AD:0x06B1	synth_out_b_	0x0000000028	R/W
0x06B2	synth_out_b_	0x03	R/W
0x06B3	synth_out_b_	0x00	R/W
0x06B5:0x06B8	synth_out_b_	0x00000000	R/W
0x06B9:0x06BD	synth_out_b_	0x000000000	R/W
0x06C1:0x06C5	synth_out_c_	0x000000000	R/W
0x06C6	synth_out_c_	0x00	R/W
0x06C7	synth_out_c_	0x00	R/W
0x06C9:0x06CC	synth_out_c_	0x00000000	R/W
0x06CD:0x06D1	synth_out_c_	0x000000000	R/W
0x06D5:0x06D9	synth_out_d_	0x000000000	R/W

TABLE 9-11: REGISTER MAP (PAGE 13) (CONTINUED)

Address	Name	Default	Туре
0x06DA	synth_out_d_	0x00	R/W
0x06DB	synth_out_d_	0x00	R/W
0x06DD:0x06E0	synth_out_d_	0x00000000	R/W
0x06E1:0x06E5	synth_out_d_	0x000000000	R/W
0x06FE	uport	0x	R/W
0x06FF	page_sel	0x	R/W

# 9.4 Register List

# 9.4.1 REGISTER LIST (PAGE 0)

Address:	0x0000	
Name:	info	
Default:	0x1E	
Type:	R	
Bit Field	Function Name	Description
7	ready	Status bit indicating when the device has performed initialization, and it is ready to be programmed. Typically 500 ms from power-up.
6:0	reserved	_

Address:	0x0001:0x0002	
Name:	id	
Default:	0x1C66	
Type:	R	
Bit Field	Function Name	Description

Address:	0x0003	
Name:	revision	
Default:	0x04	
Type:	R	
Bit Field	Function Name	Description
7:0	chip_revision_id	Chip revision number: Unsigned binary value of these bits represent chip revision number. Refer to Section 6.6.5, VDD_DRI and VREG_OUT.
		Note: Following the warm start initiated by enabling split XO mode (see register 0x021D), this register will be reset to 0x00. To determine the correct revision of the device, this register should be read before split XO mode is enabled. If the device uses a custom configuration, the revision register will be correct after the device is automatically configured, even if split XO mode is enabled by the custom configuration).

Address:	0x0007:0x000A	
Name:	custom_config_ver	
Default:	0xFFFFFFF	
Type:	R/W	
Bit Field	Function Name	Description
		Boompton

Address:	0x000B:0x000E	
Name:	central_freq_offset	
Default:	0x046AAAAB	
Туре:	R/W	
Bit Field	Function Name	Description
31:0	_	2's complement binary value of these bits represent central frequency offset for the device. This value should be used to compensate for oscillator inaccuracy, or make the device look like Numerically Controlled Oscillator (NCO). This register controls central frequency of all 4 synthesizers. Expressed in steps of ±2 <sup>-32</sup> of nominal setting.
		When oscillator inaccuracy is known, inacc_osc = (f_osc - f_nom)/f_nom (usually specified in ppm), the value to be programmed in this register is calculated with the following formula:
		When f_osc < f_nom, then $X = (1/(1 + inacc_osc) - 1) \times 2^{32}$ When f_osc > f_nom, then $X = (1/(1 + inacc_osc)) \times 2^{32}$
		<ul> <li>Where:</li> <li>inacc_osc represents oscillator frequency inaccuracy,</li> <li>f_osc represents oscillator frequency, and</li> <li>f_nom represents oscillator nominal frequency (i.e. 25 MHz, 20 MHz, or 50 MHz)</li> </ul>
		When the oscillator frequency is lower than the nominal, frequency offset has to be programmed to compensate for it in the opposite direction, i.e. frequency offset has to be positive and vice versa.
		For example, if oscillator inaccuracy is $-2\%$ (f_osc = 24.5 MHz; inacc_osc = [f_osc - 25 MHz]/25 MHz = $-0.02$ ), then X = $(1/(1 + (-0.02)) - 1) \times 2^{32} = (1/0.98 - 1) \times 2^{32} = 87652394 = 0x0539782A$ .
		When NCO behavior is desired, the output frequency should be calculated as per this formula:
		fout = $(1 + X/2^{32}) \times \text{finit}$
		<ul><li>Where:</li><li>X represents 2's complement number specified in this register</li></ul>
		<ul> <li>finit refers to initial frequency set by Bs, Ks, Ms, Ns, and postdivider number for particular VCO</li> <li>fout represents output frequency</li> </ul>
		Note 1: CFN offset should not be programmed to exceed +0% to -4% or -10% (depending or master clock frequency)
		2: This register cannot be accessed more than once per 25 ms.

Address:	0x007E	
Name:	uport	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7.0	lockout	When set, this field causes all other uport registers to be read-only. When zero, all registers are open for writing.
6:1	reserved	_
0	status	This field indicates if microport attempted access had not been successful. The register content will be 0x00 if the access had been successful.

Address:	0x007F	
Name:	page_sel	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:0	_	Unsigned binary value of these bits represents selected page for SPI access:
		• 0x00: page 0 (first 128 bytes)
		• 0x01: page 1 (second 128 bytes)
		0x02: page 2 (third 128 bytes)
		0x03: page 3 (fourth 128 bytes)
		0x04: page 4 (fifth 128 bytes)
		0x05: page 5 (sixth 128 bytes)
		0x06: page 6 (seventh 128 bytes)
		0x07: reserved
		0x08: page 8 (ninth 128 bytes)
		0x09: reserved
		0x0A: page 10 (eleventh 128 bytes)
		0x0B: page 11 (twelfth 128 bytes)
		0x0C: page 12 (thirteenth 128 bytes)
		0x0D: page 13 (fourteenth 128 bytes)
		Ox0E-0xFF: reserved

# 9.4.2 REGISTER LIST (PAGE 1)

Address:	0x0080	
Name:	ref_irq_mask_7_0	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7	mask_7	See description for mask_0.
6	mask_6	
5	mask_5	
4	mask_4	
3	mask_3	
2	mask_2	
1	mask_1	
0	mask_0	Each bit is only considered when GPIO interrupt (IRQ) is turned on. It determines if a GPIO interrupt is generated when ref0 status changes.
		0: A ref0 status change will not generate a GPIO interrupt. Register <b>0x0182 bit 0 (ref_irq_active_7_0::fail_0)</b> will not be set.
		1: Certain ref0 status changes will generate a GPIO interrupt. Register 0x0182 bit 0 (ref_irq_active_7_0::fail_0) will be set to 1. See register 0x0084 (ref_mon_mask_0) to configure which status changes will generate a GPIO interrupt.

Address:	0x0081	
Name:	ref_irq_mask_9_8	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
Bit Field 7:2	Function Name reserved	Description —
		Description  — See description for register at address 0x0080, bit 0 (ref irq mask 7 0::mask 0).

Address:	0x0082	
Name:	dpll_irq_mask	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:4	reserved	_
3	mask_3	See description for mask_0.
2	mask_2	
1	mask_1	
0	mask_0	This bit is only considered when GPIO interrupt (IRQ) is turned on. It determines if a GPIO interrupt is generated when DPLL0 status changes.
		0: A DPLL0 status change will not generate a GPIO interrupt. Register <b>0x0184 bit 0</b> (dpll_irq_active::fail_0) will not be set.
		1: Certain DPLL0 status changes will generate a GPIO interrupt. Register 0x0184 bit 0 (dpll_irq_active::fail_0) will be set to 1. See register 0x0094 (dpll_mon_mask_0) to configure which status changes will generate a GPIO interrupt.

Address:	0x0084	
Name:	ref_mon_mask_0	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	0: ref0 PFM status changes are masked.
		1: ref0 PFM status changes are unmasked. A GPIO interrupt will be generated and register 0x0182 bit 0 (ref_irq_active_7_0::fail_0) will be set to 1.
3	gst	0: ref0 GST status changes are masked.
		1: ref0 GST status changes are unmasked. A GPIO interrupt will be generated and register 0x0182 bit 0 (ref_irq_active_7_0::fail_0) will be set to 1.
2	cfm	0: ref0 CFM status changes are masked.
		1: ref0 CFM status changes are unmasked. A GPIO interrupt will be generated and register 0x0182 bit 0 (ref_irq_active_7_0::fail_0) will be set to 1.
1	scm	0: ref0 SCM status changes are masked.
		1: ref0 SCM status changes are unmasked. A GPIO interrupt will be generated and register 0x0182 bit 0 (ref_irq_active_7_0::fail_0) will be set to 1.
0	los	0: ref0 LOS status changes are masked.
		1: ref0 LOS status changes are unmasked. A GPIO interrupt will be generated and register 0x0182 bit 0 (ref_irq_active_7_0::fail_0) will be set to 1.

Address:	0x0085	
Name:	ref_mon_mask_1	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register at address 0x0084, bit 4 (ref_mon_mask_0::pfm).
3	gst	See description for register at address 0x0084, bit 3 (ref_mon_mask_0::gst).
2	cfm	See description for register at address 0x0084, bit 2 (ref_mon_mask_0::cfm).
1	scm	See description for register at address 0x0084, bit 1 (ref_mon_mask_0::scm).
0	los	See description for register at address 0x0084, bit 0 (ref_mon_mask_0::los).

Address:	0x0086	
Name:	ref_mon_mask_2	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register at address 0x0084, bit 4 (ref_mon_mask_0::pfm).
3	gst	See description for register at address 0x0084, bit 3 (ref_mon_mask_0::gst).
2	cfm	See description for register at address 0x0084, bit 2 (ref_mon_mask_0::cfm).
1	scm	See description for register at address 0x0084, bit 1 (ref_mon_mask_0::scm).
0	los	See description for register at address 0x0084, bit 0 (ref_mon_mask_0::los).

Address:	0x0087	
Name:	ref_mon_mask_3	
Default:	0x00	
Туре:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register at address 0x0084, bit 4 (ref_mon_mask_0::pfm).
3	gst	See description for register at address 0x0084, bit 3 (ref_mon_mask_0::gst).
2	cfm	See description for register at address 0x0084, bit 2 (ref_mon_mask_0::cfm).
1	scm	See description for register at address 0x0084, bit 1 (ref_mon_mask_0::scm).
0	los	See description for register at address 0x0084, bit 0 (ref_mon_mask_0::los).

Address:	0x0088	
Name:	ref_mon_mask_4	
Default:	0x00	
Туре:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register at address 0x0084, bit 4 (ref_mon_mask_0::pfm).
3	gst	See description for register at address 0x0084, bit 3 (ref_mon_mask_0::gst).
2	cfm	See description for register at address 0x0084, bit 2 (ref_mon_mask_0::cfm).
1	scm	See description for register at address 0x0084, bit 1 (ref_mon_mask_0::scm).
0	los	See description for register at address 0x0084, bit 0 (ref_mon_mask_0::los).

Address:	0x0089	
Name:	ref_mon_mask_5	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register at address 0x0084, bit 4 (ref_mon_mask_0::pfm).
3	gst	See description for register at address 0x0084, bit 3 (ref_mon_mask_0::gst).
2	cfm	See description for register at address 0x0084, bit 2 (ref_mon_mask_0::cfm).
1	scm	See description for register at address 0x0084, bit 1 (ref_mon_mask_0::scm).
0	los	See description for register at address 0x0084, bit 0 (ref_mon_mask_0::los).

Address:	0x008A	
Name:	ref_mon_mask_6	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register at address 0x0084, bit 4 (ref_mon_mask_0::pfm).
3	gst	See description for register at address 0x0084, bit 3 (ref_mon_mask_0::gst).
2	cfm	See description for register at address 0x0084, bit 2 (ref_mon_mask_0::cfm).
1	scm	See description for register at address 0x0084, bit 1 (ref_mon_mask_0::scm).
0	los	See description for register at address 0x0084, bit 0 (ref_mon_mask_0::los).

Address:	0x008B	
Name:	ref_mon_mask_7	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register at address 0x0084, bit 4 (ref_mon_mask_0::pfm).
3	gst	See description for register at address 0x0084, bit 3 (ref_mon_mask_0::gst).
2	cfm	See description for register at address 0x0084, bit 2 (ref_mon_mask_0::cfm).
1	scm	See description for register at address 0x0084, bit 1 (ref_mon_mask_0::scm).
0	los	See description for register at address 0x0084, bit 0 (ref_mon_mask_0::los).

Address:	0x008C	
Name:	ref_mon_mask_8	
Default:	0x00	
Туре:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register at address 0x0084, bit 4 (ref_mon_mask_0::pfm).
3	gst	See description for register at address 0x0084, bit 3 (ref_mon_mask_0::gst).
2	cfm	See description for register at address 0x0084, bit 2 (ref_mon_mask_0::cfm).
1	scm	See description for register at address 0x0084, bit 1 (ref_mon_mask_0::scm).
0	los	See description for register at address 0x0084, bit 0 (ref_mon_mask_0::los).

Address:	0x008D	
Name:	ref_mon_mask_9	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name Description	
7:5	reserved	_
4	pfm	See description for register at address 0x0084, bit 4 (ref_mon_mask_0::pfm).
3	gst	See description for register at address 0x0084, bit 3 (ref_mon_mask_0::gst).
2	cfm	See description for register at address 0x0084, bit 2 (ref_mon_mask_0::cfm).
1	scm	See description for register at address 0x0084, bit 1 (ref_mon_mask_0::scm).
0	los	See description for register at address 0x0084, bit 0 (ref_mon_mask_0::los).

Address:	0x0094	
Name:	dpll_mon_mask_0	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7	pslhit	0: DPLL0 phase slope limit status changes are masked.
		1: DPLL0 phase slope limit status changes are unmasked. A GPIO interrupt will be generated and register 0x0184 bit 0 (dpll_irq_active::fail_0) will be set to 1.
6	pmlhit	0: DPLL0 phase memory limit status changes are masked.
		1: DPLL0 phase memory limit status changes are unmasked. A GPIO interrupt will be generated and register 0x0184 bit 0 (dpll_irq_active::fail_0) will be set to 1.
5	flhit	0: DPLL0 pull-in/hold-in range limit status changes are masked.
		1: DPLL0 pull-in/hold-in range limit status changes are unmasked. A GPIO interrupt will be generated and register 0x0184 bit 0 (dpll_irq_active::fail_0) will be set to 1.
4:2	reserved	_
1	ho	0: DPLL0 holdover status changes are masked.
		1: DPLL0 holdover status changes are unmasked. A GPIO interrupt will be generated and register 0x0184 bit 0 (dpll_irq_active::fail_0) will be set to 1.
0	lol	0: DPLL0 loss-of-lock status changes are masked.
		1: DPLL0 loss-of-lock status changes are unmasked. A GPIO interrupt will be generated and register 0x0184 bit 0 (dpll_irq_active::fail_0) will be set to 1.

Address:	0x0095	
Name:	dpll_mon_mask_1	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7	pslhit	See description for register at address 0x0094, bit 7 (dpll_mon_mask_0::pslhit).
6	pmlhit	See description for register at address 0x0094, bit 6 (dpll_mon_mask_0::pmlhit).
5	flhit	See description for register at address 0x0094, bit 5 (dpll_mon_mask_0::flhit).
4:2	reserved	_
1	ho	See description for register at address 0x0094, bit 1 (dpll_mon_mask_0::ho).
0	lol	See description for register at address 0x0094, bit 0 (dpll_mon_mask_0::lol).

Address:	0x0096	
Addiess.	0x0090	
Name:	dpll_mon_mask_2	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7	pslhit	See description for register at address 0x0094, bit 7 (dpll_mon_mask_0::pslhit).
6	pmlhit	See description for register at address 0x0094, bit 6 (dpll_mon_mask_0::pmlhit).
5	flhit	See description for register at address 0x0094, bit 5 (dpll_mon_mask_0::flhit).
4:2	reserved	_
1	ho	See description for register at address 0x0094, bit 1 (dpll_mon_mask_0::ho).
0	lol	See description for register at address 0x0094, bit 0 (dpll_mon_mask_0::lol).

Address:	0x0097	
Name:	dpll_mon_mask_3	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7	pslhit	See description for register at address 0x0094, bit 7 (dpll_mon_mask_0::pslhit).
6	pmlhit	See description for register at address 0x0094, bit 6 (dpll_mon_mask_0::pmlhit).
5	flhit	See description for register at address 0x0094, bit 5 (dpll_mon_mask_0::flhit).
4:2	reserved	_
1	ho	See description for register at address 0x0094, bit 1 (dpll_mon_mask_0::ho).
0	lol	See description for register at address 0x0094, bit 0 (dpll_mon_mask_0::lol).

Address:	0x00A4	
Name:	gpio_irq_config	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:3	reserved	_
2	high_z	0: The device actively drives the GPIO IRQ pin low when the interrupt is inactive.
		1: The device puts the GPIO IRQ pin in high-z mode when the interrupt is inactive.
1	active_high	0: The GPIO IRQ pin will be high when the interrupt is inactive (active-low mode).
		1: The GPIO IRQ pin will be high when the interrupt is active (active-high mode).
0	level_trig	0: The GPIO IRQ pin is in edge-triggered mode. When an interrupt occurs, the device will generate a short pulse on the GPIO IRQ pin then return it to the inactive state immediately. Once the interrupt has been acknowledged, new interrupts can be generated.
		1: The GPIO IRQ pin is in level-triggered mode. The GPIO IRQ pin will stay low or high (depending on the active_high bit) until the interrupt has been acknowledged. New interrupts cannot be generated until the host has acknowledged the current one by clearing the sticky bits in registers:
		- 0x0182 (ref_irq_active_7_0) - 0x0183 (ref_irq_active_9_8) - 0x0184 (dpll_irq_active) - 0x01B7 (synth irg active)
		- 0x01B9 (xomon irg active)
		For both modes, interrupts are generated whenever the status changes (0-to-1 or 1-to-0).

Address:	0x00A5	
Name:	synth_irq_mask	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7	reserved	_
6	reserved	
5	reserved	
4	reserved	
3	mask_3	See description for mask_0
2	mask_2	
1	mask_1	
0	mask_0	This bit is only considered when GPIO interrupt (IRQ) is turned on. It determines if a GPIO interrupt is generated when synth0 status changes.
		0: A synth0 status change will not generate a GPIO interrupt. Register 0x01B7 bit 0 (synth_irq_active::fail_0) will not be set.
		1: Certain synth0 status changes will generate a GPIO interrupt. Register 0x01B7 bit 0 (synth_irq_active::fail_0) will be set to 1. See register 0x00A6 (synth_mon_mask_0) to configure which status changes will generate a GPIO interrupt.

Address:	0x00A6	
Name:	synth_mon_mask_0	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:6	reserved	_
5	io_align_done_b	See description for io_align_done_a.
4	io_align_done_a	0: synth0 I/O alignment status changes on divider A are masked.
		1: synth0 I/O alignment status changes on divider A are unmasked. A GPIO interrupt will be generated and register 0x01B7 bit 0 (synth_irq_active::fail_0) will be set to 1.
3	reserved	_
2	loss_of_lock	0: synth0 lock status changes are masked.
		1: synth0 lock status changes are unmasked. A GPIO interrupt will be generated and register 0x01B7 bit 0 (synth_irq_active::fail_0) will be set to 1.
1:0	reserved	_

Address:	0x00A7	
Name:	synth_mon_mask_1	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7	io_align_done_d	See description for register at address 0x00A6, bit 4
6	io_align_done_c	(synth_mon_mask_0::io_align_done_a).
5	io_align_done_b	
4	io_align_done_a	
3	reserved	_
2	loss_of_lock	See description for register at address 0x00A6, bit 2 (synth_mon_mask_0::loss_of_lock).
1:0	reserved	_

Address:	0x00A8	
Name:	synth_mon_mask_2	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7	io_align_done_d	See description for register at address 0x00A6, bit 4
6	io_align_done_c	(synth_mon_mask_0::io_align_done_a).
5	io_align_done_b	
4	io_align_done_a	
3	reserved	_
2	loss_of_lock	See description for register at address 0x00A6, bit 2 (synth_mon_mask_0::loss_of_lock).
1:0	reserved	_

Address:	0x00A9	
Name:	synth_mon_mask_3	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:6	reserved	_
5	io_align_done_b	See description for register at address 0x00A6, bit 4
4	io_align_done_a	(synth_mon_mask_0::io_align_done_a).
3	reserved	_
2	loss_of_lock	See description for register at address 0x00A6, bit 2 (synth_mon_mask_0::loss_of_lock).
1:0	reserved	_

Address:	0x00AE	
Name:	gpio_out_6_0	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7	reserved	_
6	gpio6	Sets the output value on pin GPIO6.
5	gpio5	Sets the output value on pin GPIO5.
4	gpio4	Sets the output value on pin GPIO4.
3	gpio3	Sets the output value on pin GPIO3.
2	gpio2	Sets the output value on pin GPIO2.
1	gpio1	Sets the output value on pin GPIO1.
0	gpio0	Sets the output value on pin GPIO0.

Address:	0x00B2	
Name:	gpio_freeze_6_0	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7	reserved	_
6	gpio6	See description for gpio0.
5	gpio5	
4	gpio4	
3	gpio3	
2	gpio2	
1	gpio1	
0	gpio0	Freeze the value in register 0x0100, bit 0 (gpio_in_status_6_0::gpio0) if GPIO0 is configured as input, control or LOS mode.

Address:	0x00B6:0x00B7	
Name:	gpio_select_0	
Default:	0x0000	
Type:	R/W	
Bit Field	Function Name	Description
15	reserved	_
14:12	bit	This field works with the page and offset field to select a single bit in the host register map. Specifically, this field selects the bit position of the selected register byte.
11:8	page	This field works with the bit and offset fields to select a single bit in the host register map. Specifically, this field selects the page.
7	reserved	_
6:0	offset	When GPIO0 is configured as a Status or Control, then this field works with the bit and page fields to select a single bit in the host register map. Specifically, this field selects the offset within the page.  When GPIO0 is configured as an LOS, then this field selects the target reference.

Address:	0x00B8	
Name:	gpio_config_0	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:3	reserved	_
2:0	ctrl	This field determines the mode of operation for GPIO0. Register 0x00B6:0x00B7 (gpio_select_0) should be set before writing this register, if the mode being set requires additional configuration.
		• 000: Input
		<ul> <li>The logic value sensed on GPIO0 is reflected in register 0x0100, bit 0 (gpio_in_status_6_0::gpio0).</li> <li>001: Output</li> </ul>
		<ul> <li>GPIO0 actively drives the value specified in register 0x00AE, bit 0 (gpio_out_6_0::gpio0).</li> </ul>
		010: Control
		<ul> <li>Certain device functions can be actively controlled via GPIO0. The device function to be controlled is selected by configuring register gpio_select_0. Whenever a change is detected on GPIO0 or the selected host register bit, then the device ORs together the GPIO and register bit values before applying the corresponding configuration. In this mode, the selected host register bit must be a R/W type.</li> </ul>
		• 011: Status
		<ul> <li>The device status can be actively supervised via GPIO0. The device mirrors the host register bit, specified in register gpio_select_0, onto GPIO0.</li> <li>Typically, the selected host register bit is a status bit (either R or S type) in this mode.</li> </ul>
		100: Input (GPIO0 to 3), or IRQ (all other GPIOs)
		<ul> <li>No matter how many GPIOs are configured to IRQ mode, only the GPIO that most recently configured will generate interrupts. If the latest GPIO is then configured to other modes, the next latest GPIO will become active and generate interrupts. GPIO interrupt is disabled only if all the GPIOs are set to non-IRQ modes.</li> </ul>
		• 101: LOS
		<ul> <li>The input reference specified by register 0x00B7, bits 6:0 (gpio_select_0::offset) can be forced into failure via GPIO0 control.</li> </ul>

Address:	0x00B9:0x00BA	
Name:	gpio_select_1	
Default:	0x0000	
Type:	R/W	
Bit Field	Function Name	Description
15	reserved	_
14:12	bit	See description for register at address 0x00B6, bits 14:12 (gpio_select_0::bit).
11:8	page	See description for register at address 0x00B6, bits 11:8 (gpio_select_0::page).
7	reserved	_
6:0	offset	See description for register at address 0x00B7, bits 6:0 (gpio_select_0::offset).

Address:	0x00BB	
Name:	gpio_config_1	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:3	reserved	_
2:0	ctrl	See description for register at address 0x00B8, bits 2:0

Address:	0x00BC:0x00BD	
Name:	gpio_select_2	
Default:	0x0000	
Type:	R/W	
Bit Field	Function Name	Description
15	reserved	_
14:12	bit	See description for register at address 0x00B6, bits 14:12 (gpio_select_0::bit).
11:8	page	See description for register at address 0x00B6, bits 11:8 (gpio_select_0::page).
7	reserved	_
6:0	offset	See description for register at address 0x00B7, bits 6:0 (gpio_select_0::offset).

Address:	0x00BE	
Name:	gpio_config_2	
Default:	0x00	
Type:	R/W	
Bit Field	F office Name	December 41 and
Dit Fleid	Function Name	Description
7:3	reserved	— Description

Address:	0x00BF:0x00C0	
Name:	gpio_select_3	
Default:	0x0000	
Type:	R/W	
Bit Field	Function Name	Description
15	reserved	_
14:12	bit	See description for register at address 0x00B6, bits 14:12 (gpio_select_0::bit).
11:8	page	See description for register at address 0x00B6, bits 11:8 (gpio_select_0::page).
7	reserved	_
6:0	offset	See description for register at address 0x00B7, bits 6:0 (gpio_select_0::offset).

Address:	0x00C1	
Name:	gpio_config_3	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:3	reserved	_
2:0	ctrl	See description for register at address 0x00B8, bits 2:0 (gpio_config_0::ctrl).

Address:	0x00C2:0x00C3	
Name:	gpio_select_4	
Default:	0x0000	
Type:	R/W	
Bit Field	Function Name	Description
15	reserved	_
14:12	bit	See description for register at address 0x00B6, bits 14:12 (gpio_select_0::bit).
11:8	page	See description for register at address 0x00B6, bits 11:8 (gpio_select_0::page).
7	reserved	_
6:0	offset	See description for register at address 0x00B7, bits 6:0 (gpio_select_0::offset).

Address:	0x00C4	
Name:	gpio_config_4	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
		· ·
7:3	reserved	<del>-</del>

Address:	0x00C5:0x00C6	
Name:	gpio_select_5	
Default:	0x0000	
Туре:	R/W	
Bit Field	Function Name	Description
15	reserved	_
14:12	bit	See description for register at address 0x00B6, bits 14:12 (gpio_select_0::bit).
11:8	page	See description for register at address 0x00B6, bits 11:8 (gpio_select_0::page).
7	reserved	_
6:0	offset	See description for register at address 0x00B7, bits 6:0 (gpio_select_0::offset).

Address:	0x00C7	
Name:	gpio_config_5	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:3	reserved	_
2:0	ctrl	See description for register at address 0x00B8, bits 2:0 (gpio_config_0::ctrl).

Address:	0x00C8:0x00C9	
Name:	gpio_select_6	
Default:	0x044E	
Type:	R/W	
Bit Field	Function Name	Description
15	reserved	_
14:12	bit	See description for register at address 0x00B6, bits 14:12 (gpio_select_0::bit).
11:8	page	See description for register at address 0x00B6, bits 11:8 (gpio_select_0::page).
7	reserved	_
6:0	offset	See description for register at address 0x00B7, bits 6:0 (gpio_select_0::offset).

Address:	0x00CA	
Name:	gpio_config_6	
Default:	0x02	
Type:	R/W	
Bit Field	Function Name	Description
Bit Field 7:3	Function Name reserved	Description —

Address:	0x00FE	
Name:	uport	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7.0	lockout	When set, this field causes all other uport registers to be read-only. When zero, all registers are open for writing.
6:1	reserved	_
0	status	This field indicates if microport attempted access had not been successful. The register content will be 0x00 if the access had been successful.

Address:	0x00FF	
Name:	page_sel	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:0		Unsigned binary value of these bits represents selected page for SPI access:  0x00: page 0 (first 128 bytes)  0x01: page 1 (second 128 bytes)  0x02: page 2 (third 128 bytes)  0x03: page 3 (fourth 128 bytes)  0x04: page 4 (fifth 128 bytes)  0x05: page 5 (sixth 128 bytes)  0x06: page 6 (seventh 128 bytes)  0x07: reserved  0x08: page 8 (ninth 128 bytes)  0x09: reserved  0x00: page 10 (eleventh 128 bytes)  0x0B: page 11 (twelfth 128 bytes)  0x0C: page 12 (thirteenth 128 bytes)  0x0D: page 13 (fourteenth 128 bytes)

## 9.4.3 REGISTER LIST (PAGE 2)

Address:	0x0100	
Name:	gpio_in_status_6_0	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7	reserved	_
6	gpio6	See description for gpio0.
5	gpio5	See description for gpio0.
4	gpio4	See description for gpio0.
3	gpio3	See description for gpio0.
2	gpio2	See description for gpio0.
1	gpio1	See description for gpio0.
0	gpio0	Logic value seen on pin GPIO0 if it is configured as input, control or LOS mode.

Address:	0x0106	
Name:	ref_mon_status_0	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	0: No PFM failure on ref0.
		1: PFM failure on ref0 detected.
3	gst	0: No GST failure on ref0.
		1: GST failure on ref0 detected.
2	cfm	0: No CFM failure on ref0.
		1: CFM failure on ref0 detected.
1	scm	0: No SCM failure on ref0.
		1: SCM failure on ref0 detected.
0	los	0: No LOS failure on ref0.
		1: LOS failure on ref0 detected.

Address:	0x0107	
Name:	ref_mon_status_1	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register at address 0x0106, bit 4 (ref_mon_status_0::pfm).
3	gst	See description for register at address 0x0106, bit 3 (ref_mon_status_0::gst).
2	cfm	See description for register at address 0x0106, bit 2 (ref_mon_status_0::cfm).
1	scm	See description for register at address 0x0106, bit 1 (ref_mon_status_0::scm).
0	los	See description for register at address 0x0106, bit 0 (ref_mon_status_0::los).

Address:	0x0108	
Name:	ref_mon_status_2	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register at address 0x0106, bit 4 (ref_mon_status_0::pfm).
3	gst	See description for register at address 0x0106, bit 3 (ref_mon_status_0::gst).
2	cfm	See description for register at address 0x0106, bit 2 (ref_mon_status_0::cfm).
1	scm	See description for register at address 0x0106, bit 1 (ref_mon_status_0::scm).
0	los	See description for register at address 0x0106, bit 0 (ref_mon_status_0::los).

Address:	0x0109	
Name:	ref_mon_status_3	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register at address 0x0106, bit 4 (ref_mon_status_0::pfm).
3	gst	See description for register at address 0x0106, bit 3 (ref_mon_status_0::gst).
2	cfm	See description for register at address 0x0106, bit 2 (ref_mon_status_0::cfm).
1	scm	See description for register at address 0x0106, bit 1 (ref_mon_status_0::scm).
0	los	See description for register at address 0x0106, bit 0 (ref_mon_status_0::los).

Address:	0x010A	
Name:	ref_mon_status_4	
Default:	0x00	
Туре:	R	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register at address 0x0106, bit 4 (ref_mon_status_0::pfm).
3	gst	See description for register at address 0x0106, bit 3 (ref_mon_status_0::gst).
2	cfm	See description for register at address 0x0106, bit 2 (ref_mon_status_0::cfm).
1	scm	See description for register at address 0x0106, bit 1 (ref_mon_status_0::scm).
0	los	See description for register at address 0x0106, bit 0 (ref_mon_status_0::los).

Address:	0x010B	
Name:	ref_mon_status_5	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register at address 0x0106, bit 4 (ref_mon_status_0::pfm).
3	gst	See description for register at address 0x0106, bit 3 (ref_mon_status_0::gst).
2	cfm	See description for register at address 0x0106, bit 2 (ref_mon_status_0::cfm).
1	scm	See description for register at address 0x0106, bit 1 (ref_mon_status_0::scm).
0	los	See description for register at address 0x0106, bit 0 (ref_mon_status_0::los).

Address:	0x010C	
Name:	ref_mon_status_6	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register at address 0x0106, bit 4 (ref_mon_status_0::pfm).
3	gst	See description for register at address 0x0106, bit 3 (ref_mon_status_0::gst).
2	cfm	See description for register at address 0x0106, bit 2 (ref_mon_status_0::cfm).
1	scm	See description for register at address 0x0106, bit 1 (ref_mon_status_0::scm).
0	los	See description for register at address 0x0106, bit 0 (ref_mon_status_0::los).

Address:	0x010D	
Name:	ref_mon_status_7	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register at address 0x0106, bit 4 (ref_mon_status_0::pfm).
3	gst	See description for register at address 0x0106, bit 3 (ref_mon_status_0::gst).
2	cfm	See description for register at address 0x0106, bit 2 (ref_mon_status_0::cfm).
1	scm	See description for register at address 0x0106, bit 1 (ref_mon_status_0::scm).
0	los	See description for register at address 0x0106, bit 0 (ref_mon_status_0::los).

Address:	0x010E	
Name:	ref_mon_status_8	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register at address 0x0106, bit 4 (ref_mon_status_0::pfm).
3	gst	See description for register at address 0x0106, bit 3 (ref_mon_status_0::gst).
2	cfm	See description for register at address 0x0106, bit 2 (ref_mon_status_0::cfm).
1	scm	See description for register at address 0x0106, bit 1 (ref_mon_status_0::scm).
0	los	See description for register at address 0x0106, bit 0 (ref_mon_status_0::los).

Address:	0x010F	
Name:	ref_mon_status_9	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register at address 0x0106, bit 4 (ref_mon_status_0::pfm).
3	gst	See description for register at address 0x0106, bit 3 (ref_mon_status_0::gst).
2	cfm	See description for register at address 0x0106, bit 2 (ref_mon_status_0::cfm).
1	scm	See description for register at address 0x0106, bit 1 (ref_mon_status_0::scm).
0	los	See description for register at address 0x0106, bit 0 (ref_mon_status_0::los).

Address:	0x0116	
Name:	dpll_mon_status_0	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7	pslhit	O: DPLL0 is below the configured phase slope limit.  1: DPLL0 has hit the configured phase slope limit.
6	pmlhit	O: DPLL0 has not exceeded the configured phase memory limit for the active reference.  1: DPLL0 has exceeded the configured phase memory limit for the active reference.
5	flhit	0: DPLL0 is within the configured pull-in/hold-in range limit. 1: DPLL0 has hit the specified pull-in/hold-in range limit.
4:2	reserved	_
1	ho	O: DPLL0 is not in holdover (is either locking or already locked).  1: DPLL0 is in holdover.
0	lol	0: DPLL0 is locked. 1: DPLL0 is not locked.

Address:	0x0117	
Name:	dpll_mon_status_1	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7	pslhit	See description for register at address 0x116, bit 7 (dpll_mon_status_0::pslhit).
6	pmlhit	See description for register at address 0x116, bit 6 (dpll_mon_status_0::pmlhit).
5	flhit	See description for register at address 0x116, bit 5 (dpll_mon_status_0::flhit).
4:2	reserved	_
1	ho	See description for register at address 0x116, bit 1 (dpll_mon_status_0::ho).
0	lol	See description for register at address 0x116, bit 0 (dpll_mon_status_0::lol).

Address:	0x0118	
Name:	dpll_mon_status_2	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7	pslhit	See description for register at address 0x116, bit 7 (dpll_mon_status_0::pslhit).
6	pmlhit	See description for register at address 0x116, bit 6 (dpll_mon_status_0::pmlhit).
5	flhit	See description for register at address 0x116, bit 5 (dpll_mon_status_0::flhit).
4:2	reserved	_
1	ho	See description for register at address 0x116, bit 1 (dpll_mon_status_0::ho).
0	lol	See description for register at address 0x116, bit 0 (dpll_mon_status_0::lol).

Address:	0x0119	
Name:	dpll_mon_status_3	
Default:	0x00	
Туре:	R	
Bit Field	Function Name	Description
7	pslhit	See description for register at address 0x116, bit 7 (dpll_mon_status_0::pslhit).
6	pmlhit	See description for register at address 0x116, bit 6 (dpll_mon_status_0::pmlhit).
5	flhit	See description for register at address 0x116, bit 5 (dpll_mon_status_0::flhit).
4:2	reserved	_
1	ho	See description for register at address 0x116, bit 1 (dpll_mon_status_0::ho).
0	lol	See description for register at address 0x116, bit 0 (dpll_mon_status_0::lol).

Address:	0x0126	
Name:	dpll_refsel_status_1_0	
Default:	0x00	
Туре:	R	
Bit Field	Function Name	Description
	T direction reality	Description
7:4	dpll_1	Indicates the reference selected by DPLL1 (only valid in automatic mode).

Address:	0x0127	
Name:	dpll_refsel_status_3_2	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7:4	dpll_3	Indicates the reference selected by DPLL3 (only valid in automatic mode).

Address:	0x016E	
Name:	synth_mon_status_0	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7	reserved	_
6	reserved	_
5	io_align_done_b	See description for io_align_done_a.
4	io_align_done_a	O: I/O alignment has not completed on synth0 divider A.  1: I/O alignment has completed on synth0 divider A.  This bit will be cleared when the corresponding output or synth0 is disabled.
3	reserved	_
2	loss_of_lock	0: synth0 is locked (VCO frequency is in the correct range). 1: synth0 is not locked (VCO frequency is out of the correct range).
1:0	reserved	_

Address:	0x016F	
Name:	synth_mon_status_1	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7	io_align_done_d	See description for register at address 0x16E, bit 4 (synth_mon_status_0::io_align_done_a).
6	io_align_done_c	See description for register at address 0x16E, bit 4 (synth_mon_status_0::io_align_done_a).
5	io_align_done_b	See description for register at address 0x16E, bit 4 (synth_mon_status_0::io_align_done_a).
4	io_align_done_a	See description for register at address 0x16E, bit 4 (synth_mon_status_0::io_align_done_a).
3	reserved	_
2	loss_of_lock	See description for register at address 0x16E, bit 2 (synth_mon_status_0::loss_of_lock).
1:0	reserved	_

Address:	0x0170	
Name:	synth_mon_status_2	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7	io_align_done_d	See description for register at address 0x16E, bit 4 (synth_mon_status_0::io_align_done_a).
6	io_align_done_c	See description for register at address 0x16E, bit 4 (synth_mon_status_0::io_align_done_a).
5	io_align_done_b	See description for register at address 0x16E, bit 4 (synth_mon_status_0::io_align_done_a).
4	io_align_done_a	See description for register at address 0x16E, bit 4 (synth_mon_status_0::io_align_done_a).
3	reserved	_
2	loss_of_lock	See description for register at address 0x16E, bit 2 (synth_mon_status_0::loss_of_lock).
1:0	reserved	_

Address:	0x0171	
Name:	synth_mon_status_3	
Default:	0x00	
Type:	R	
Bit Field	Function Name	Description
7:6	reserved	_
5	io_align_done_b	See description for register at address 0x16E, bit 4 (synth_mon_status_0::io_align_done_a).
4	io_align_done_a	See description for register at address 0x16E, bit 4 (synth_mon_status_0::io_align_done_a).
3	reserved	_
2	loss_of_lock	See description for register at address 0x16E, bit 2 (synth_mon_status_0::loss_of_lock).
1:0	reserved	_

Address:	0x017E	
Name:	uport	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7.0	lockout	When set, this field causes all other uport registers to be host read-only. When zero, all registers are open for writing.
6:1	reserved	_
0	status	This field indicates if microport attempted access had not been successful. The register content will be 0x00 if the access had been successful.

Address:	0x017F	
Name:	page_sel	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:0		Unsigned binary value of these bits represents selected page for SPI access:  0x00: page 0 (first 128 bytes)  0x01: page 1 (second 128 bytes)  0x02: page 2 (third 128 bytes)  0x03: page 3 (fourth 128 bytes)  0x04: page 4 (fifth 128 bytes)  0x05: page 5 (sixth 128 bytes)  0x06: page 6 (seventh 128 bytes)  0x07: reserved  0x08: page 8 (ninth 128 bytes)  0x09: reserved  0x0A: page 10 (eleventh 128 bytes)  0x0B: page 11 (twelfth 128 bytes)  0x0C: page 12 (thirteenth 128 bytes)  0x0D: page 13 (fourteenth 128 bytes)  0x0E-0xFF: reserved

## 9.4.4 REGISTER LIST (PAGE 3)

Address:	0x0180	
Name:	sticky_lock	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:0	_	This register needs to be set to a non-zero value prior to clearing sticky bits, to avoid race condition that can happen when the internal processor updates the register while the host clears the bit. Having non-zero value in this register will prevent the internal processor from updating the sticky bit registers.
		For proper sticky bit monitoring, the following procedure is recommended:
		Write non-zero value into this register
		2. Clear sticky bits in other registers
		3. Write 0 into this register
		Read sticky bits status registers

Address:	0x0182	
Name:	ref_irq_active_7_0	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7	fail_7	0: ref7 has no unacknowledged interrupts.     1: ref7 interrupt has occurred, not yet acknowledged.
6	fail_6	0: ref6 has no unacknowledged interrupts.     1: ref6 interrupt has occurred, not yet acknowledged.
5	fail_5	ref5 has no unacknowledged interrupts.     ref5 interrupt has occurred, not yet acknowledged.
4	fail_4	0: ref4 has no unacknowledged interrupts.     1: ref4 interrupt has occurred, not yet acknowledged.
3	fail_3	0: ref3 has no unacknowledged interrupts.     1: ref3 interrupt has occurred, not yet acknowledged.
2	fail_2	0: ref2 has no unacknowledged interrupts.     1: ref2 interrupt has occurred, not yet acknowledged.
1	fail_1	0: ref1 has no unacknowledged interrupts.     1: ref1 interrupt has occurred, not yet acknowledged.
0	fail_0	0: ref0 has no unacknowledged interrupts.     1: ref0 interrupt has occurred, not yet acknowledged.

Address:	0x0183	
Name:	ref_irq_active_9_8	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7:2	reserved	_
1	fail_9	ref9 has no unacknowledged interrupts.     ref9 interrupt has occurred, not yet acknowledged.
0	fail_8	ref8 has no unacknowledged interrupts.     ref8 interrupt has occurred, not yet acknowledged.

Address:	0x0184	
Name:	dpll_irq_active	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7:4	reserved	_
3	fail_3	DPLL3 has no unacknowledged interrupts.     DPLL3 interrupt has occurred, not yet acknowledged.
2	fail_2	DPLL2 has no unacknowledged interrupts.     DPLL2 interrupt has occurred, not yet acknowledged.
1	fail_1	DPLL1 has no unacknowledged interrupts.     DPLL1 interrupt has occurred, not yet acknowledged.
0	fail_0	DPLL0 has no unacknowledged interrupts.     DPLL0 interrupt has occurred, not yet acknowledged.

Address:	0x0186	
Name:	ref_mon_sticky_0	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	0: ref0 has no unacknowledged PFM failures.
		1: ref0 PFM failure has occurred, not yet acknowledged.
3	gst	0: ref0 has no unacknowledged GST failures.
		1: ref0 GST failure has occurred, not yet acknowledged.
2	cfm	0: ref0 has no unacknowledged CFM failures.
		1: ref0 GST failure has occurred, not yet acknowledged.
1	scm	0: ref0 has no unacknowledged SCM failures.
		1: ref0 GST failure has occurred, not yet acknowledged.
0	los	0: ref0 has no unacknowledged LOS failures.
		1: ref0 GST failure has occurred, not yet acknowledged.

Address:	0x0187	
Name:	ref_mon_sticky_1	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register of address 0x186, bit 4 (ref_mon_sticky_0::pfm).
3	gst	See description for register of address 0x186, bit 3 (ref_mon_sticky_0::gst).
2	cfm	See description for register of address 0x186, bit 2 (ref_mon_sticky_0::cfm).
1	scm	See description for register of address 0x186, bit 1 (ref_mon_sticky_0::scm).
0	los	See description for register of address 0x186, bit 0 (ref_mon_sticky_0::los).

Address:	0x0188	
Name:	ref_mon_sticky_2	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register of address 0x186, bit 4 (ref_mon_sticky_0::pfm).
3	gst	See description for register of address 0x186, bit 3 (ref_mon_sticky_0::gst).
2	cfm	See description for register of address 0x186, bit 2 (ref_mon_sticky_0::cfm).
1	scm	See description for register of address 0x186, bit 1 (ref_mon_sticky_0::scm).
0	los	See description for register of address 0x186, bit 0 (ref_mon_sticky_0::los).

Address:	0x0189	
Name:	ref_mon_sticky_3	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register of address 0x186, bit 4 (ref_mon_sticky_0::pfm).
3	gst	See description for register of address 0x186, bit 3 (ref_mon_sticky_0::gst).
2	cfm	See description for register of address 0x186, bit 2 (ref_mon_sticky_0::cfm).
1	scm	See description for register of address 0x186, bit 1 (ref_mon_sticky_0::scm).
0	los	See description for register of address 0x186, bit 0 (ref_mon_sticky_0::los).

Address:	0x018A	
Name:	ref_mon_sticky_4	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register of address 0x186, bit 4 (ref_mon_sticky_0::pfm).
3	gst	See description for register of address 0x186, bit 3 (ref_mon_sticky_0::gst).
2	cfm	See description for register of address 0x186, bit 2 (ref_mon_sticky_0::cfm).
1	scm	See description for register of address 0x186, bit 1 (ref_mon_sticky_0::scm).
0	los	See description for register of address 0x186, bit 0 (ref_mon_sticky_0::los).

Address:	0x018B	
Name:	ref_mon_sticky_5	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register of address 0x186, bit 4 (ref_mon_sticky_0::pfm).
3	gst	See description for register of address 0x186, bit 3 (ref_mon_sticky_0::gst).
2	cfm	See description for register of address 0x186, bit 2 (ref_mon_sticky_0::cfm).
1	scm	See description for register of address 0x186, bit 1 (ref_mon_sticky_0::scm).
0	los	See description for register of address 0x186, bit 0 (ref_mon_sticky_0::los).

Address:	0x018C	
Name:	ref_mon_sticky_6	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register of address 0x186, bit 4 (ref_mon_sticky_0::pfm).
3	gst	See description for register of address 0x186, bit 3 (ref_mon_sticky_0::gst).
2	cfm	See description for register of address 0x186, bit 2 (ref_mon_sticky_0::cfm).
1	scm	See description for register of address 0x186, bit 1 (ref_mon_sticky_0::scm).
0	los	See description for register of address 0x186, bit 0 (ref_mon_sticky_0::los).

Address:	0x018D	
Name:	ref_mon_sticky_7	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register of address 0x186, bit 4 (ref_mon_sticky_0::pfm).
3	gst	See description for register of address 0x186, bit 3 (ref_mon_sticky_0::gst).
2	cfm	See description for register of address 0x186, bit 2 (ref_mon_sticky_0::cfm).
1	scm	See description for register of address 0x186, bit 1 (ref_mon_sticky_0::scm).
0	los	See description for register of address 0x186, bit 0 (ref_mon_sticky_0::los).

Address:	0x018E	
Name:	ref_mon_sticky_8	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register of address 0x186, bit 4 (ref_mon_sticky_0::pfm).
3	gst	See description for register of address 0x186, bit 3 (ref_mon_sticky_0::gst).
2	cfm	See description for register of address 0x186, bit 2 (ref_mon_sticky_0::cfm).
1	scm	See description for register of address 0x186, bit 1 (ref_mon_sticky_0::scm).
0	los	See description for register of address 0x186, bit 0 (ref_mon_sticky_0::los).

Address:	0x018F	
Name:	ref_mon_sticky_9	
Default:	0x00	
Туре:	S	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	See description for register of address 0x186, bit 4 (ref_mon_sticky_0::pfm).
3	gst	See description for register of address 0x186, bit 3 (ref_mon_sticky_0::gst).
2	cfm	See description for register of address 0x186, bit 2 (ref_mon_sticky_0::cfm).
1	scm	See description for register of address 0x186, bit 1 (ref_mon_sticky_0::scm).
0	los	See description for register of address 0x186, bit 0 (ref_mon_sticky_0::los).

Address:	0x0196	
Name:	dpll_mon_sticky_0	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7	pslhit	O: DPLL0 has no unacknowledged phase slope limit failures.  1: DPLL0 phase slope limit failure has occurred, not yet acknowledged.
6	pmlhit	O: DPLL0 has no unacknowledged phase memory limit failures.  1: DPLL0 phase memory limit failure has occurred, not yet acknowledged.
5	flhit	O: DPLL0 has no unacknowledged pull-in/hold-in range limit failures.  1: DPLL0 pull-in/hold-in range limit failure has occurred, not yet acknowledged.
4:2	reserved	_
1	ho	DPLL0 is not in holdover (is locking or already locked).     DPLL0 holdover entry detected, not yet acknowledged.
0	lol	O: DPLL0 is locked. I: DPLL0 loss of lock detected, not yet acknowledged.

Address:	0x0197	
Name:	dpll_mon_sticky_1	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7	pslhit	See description for register at address 0x196, bit 7 (dpll_mon_sticky_0::pslhit).
6	pmlhit	See description for register at address 0x196, bit 6 (dpll_mon_sticky_0::pmlhit).
5	flhit	See description for register at address 0x196, bit 5 (dpll_mon_sticky_0::flhit).
4:2	reserved	_
1	ho	See description for register at address 0x196, bit 1 (dpll_mon_sticky_0::ho).
0	lol	See description for register at address 0x196, bit 0 (dpll_mon_sticky_0::lol).

Address:	0x0198	
Name:	dpll_mon_sticky_2	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7	pslhit	See description for register at address 0x196, bit 7 (dpll_mon_sticky_0::pslhit).
6	pmlhit	See description for register at address 0x196, bit 6 (dpll_mon_sticky_0::pmlhit).
5	flhit	See description for register at address 0x196, bit 5 (dpll_mon_sticky_0::flhit).
4:2	reserved	_
1	ho	See description for register at address 0x196, bit 1 (dpll_mon_sticky_0::ho).
0	lol	See description for register at address 0x196, bit 0 (dpll_mon_sticky_0::lol).

Address:	0x0199	
Name:	dpll_mon_sticky_3	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7	pslhit	See description for register at address 0x196, bit 7 (dpll_mon_sticky_0::pslhit).
6	pmlhit	See description for register at address 0x196, bit 6 (dpll_mon_sticky_0::pmlhit).
5	flhit	See description for register at address 0x196, bit 5 (dpll_mon_sticky_0::flhit).
4:2	reserved	_
1	ho	See description for register at address 0x196, bit 1 (dpll_mon_sticky_0::ho).
0	lol	See description for register at address 0x196, bit 0 (dpll_mon_sticky_0::lol).

Address:	0x01A6	
Name:	dpll_fastlock_phase_sticky	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7:4	reserved	_
3	dpll_3	O: DPLL3 has no unacknowledged fast lock phase error status.  1: DPLL3 fast lock phase error threshold exceeded, not yet acknowledged.
2	dpII_2	O: DPLL2 has no unacknowledged fast lock phase error status.  1: DPLL2 fast lock phase error threshold exceeded, not yet acknowledged.
1	dpll_1	O: DPLL1 has no unacknowledged fast lock phase error status.  1: DPLL1 fast lock phase error threshold exceeded, not yet acknowledged.
0	dpll_0	O: DPLL0 has no unacknowledged fast lock phase error status.  1: DPLL0 fast lock phase error threshold exceeded, not yet acknowledged.

Address:	0x01A8	
Name:	dpll_fastlock_freq_sticky	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7:4	reserved	_
3	dpll_3	O: DPLL3 has no unacknowledged fast lock phase error status.  1: DPLL3 fast lock phase error threshold exceeded, not yet acknowledged.
2	dpII_2	O: DPLL2 has no unacknowledged fast lock phase error status.  1: DPLL2 fast lock phase error threshold exceeded, not yet acknowledged.
1	dpll_1	O: DPLL1 has no unacknowledged fast lock phase error status.  1: DPLL1 fast lock phase error threshold exceeded, not yet acknowledged.
0	dpll_0	O: DPLL0 has no unacknowledged fast lock phase error status.  1: DPLL0 fast lock phase error threshold exceeded, not yet acknowledged.

Address:	0x01AA	
Name:	dpll_tie_wr_sticky	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7	reserved	_
6:4	reserved	_
3	dpll_3	DPLL3 has no unacknowledged TIE write status.     DPLL3 TIE write completed, not yet acknowledged.
2	dpll_2	DPLL2 has no unacknowledged TIE write status.     DPLL2 TIE write completed, not yet acknowledged.
1	dpll_1	DPLL1 has no unacknowledged TIE write status.     DPLL1 TIE write completed, not yet acknowledged.
0	dpll_0	DPLL0 has no unacknowledged TIE write status.     DPLL0 TIE write completed, not yet acknowledged.

Address:	0x01AC	
Name:	synth_step_sticky_1_0	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7	synth1_div_d	0: synth1 divider D has no unacknowledged phase step status.     1: synth1 divider D phase step has completed, not yet acknowledged.
6	synth1_div_c	0: synth1 divider C has no unacknowledged phase step status.  1: synth1 divider C phase step has completed, not yet acknowledged.
5	synth1_div_b	0: synth1 divider B has no unacknowledged phase step status.     1: synth1 divider B phase step has completed, not yet acknowledged.
4	synth1_div_a	0: synth1 divider A has no unacknowledged phase step status.  1: synth1 divider A phase step has completed, not yet acknowledged.
3:2	reserved	_
1	synth0_div_b	0: synth0 divider B has no unacknowledged phase step status.     1: synth0 divider B phase step has completed, not yet acknowledged.
0	synth0_div_a	0: synth0 divider A has no unacknowledged phase step status.     1: synth0 divider A phase step has completed, not yet acknowledged.

Address:	0x01AD	
Name:	synth_step_sticky_3_2	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7:6	reserved	_
5	synth3_div_b	0: synth3 divider B has no unacknowledged phase step status.     1: synth3 divider B phase step has completed, not yet acknowledged.
4	synth3_div_a	0: synth3 divider A has no unacknowledged phase step status.     1: synth3 divider A phase step has completed, not yet acknowledged.
3	synth2_div_d	0: synth2 divider D has no unacknowledged phase step status.     1: synth2 divider D phase step has completed, not yet acknowledged.
2	synth2_div_c	0: synth2 divider C has no unacknowledged phase step status.     1: synth2 divider C phase step has completed, not yet acknowledged.
1	synth2_div_b	0: synth2 divider B has no unacknowledged phase step status.     1: synth2 divider B phase step has completed, not yet acknowledged.
0	synth2_div_a	0: synth2 divider A has no unacknowledged phase step status.     1: synth2 divider A phase step has completed, not yet acknowledged.

Address:	0x01B0	
Name:	synth_mon_sticky_0	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7:6	reserved	_
5	io_align_done_b	See description for io_align_done_a.
4	io_align_done_a	0: synth0 divider A has no unacknowledged I/O alignment completions.     1: synth0 divider A has compeletd I/O alignment, not yet acknowledged.
3	reserved	_
2	loss_of_lock	0: synth0 has no unacknowledged loss-of-lock failures.     1: synth0 loss-of-lock failure has occurred, not yet acknowledged.
1:0	reserved	_

Address:	0x01B0	
Name:	synth_mon_sticky_0	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7	io_align_done_d	See description for register at address 0x1B0 bit 4 (synth_mon_sticky_0::io_align_done_a).
6	io_align_done_c	See description for register at address 0x1B0 bit 4 (synth_mon_sticky_0::io_align_done_a).
5	io_align_done_b	See description for register at address 0x1B0 bit 4 (synth_mon_sticky_0::io_align_done_a).
4	io_align_done_a	See description for register at address 0x1B0 bit 4 (synth_mon_sticky_0::io_align_done_a).
3	reserved	_
2	loss_of_lock	See description for register at address 0x1B0 bit 2 (synth_mon_sticky_0::loss_of_lock).
1:0	reserved	_

Address:	0x01B1	
Name:	synth_mon_sticky_1	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7	io_align_done_d	See description for register at address 0x1B0 bit 4 (synth_mon_sticky_0::io_align_done_a).
6	io_align_done_c	See description for register at address 0x1B0 bit 4 (synth_mon_sticky_0::io_align_done_a).
5	io_align_done_b	See description for register at address 0x1B0 bit 4 (synth_mon_sticky_0::io_align_done_a).
4	io_align_done_a	See description for register at address 0x1B0 bit 4 (synth_mon_sticky_0::io_align_done_a).
3	reserved	_
2	loss_of_lock	See description for register at address 0x1B0 bit 2 (synth_mon_sticky_0::loss_of_lock).
1:0	reserved	_

Address:	0x01B2	
Name:	synth_mon_sticky_2	
Default:	0x00	
Туре:	S	
Bit Field	Function Name	Description
7	io_align_done_d	See description for register at address 0x1B0 bit 4 (synth_mon_sticky_0::io_align_done_a).
6	io_align_done_c	See description for register at address 0x1B0 bit 4 (synth_mon_sticky_0::io_align_done_a).
5	io_align_done_b	See description for register at address 0x1B0 bit 4 (synth_mon_sticky_0::io_align_done_a).
4	io_align_done_a	See description for register at address 0x1B0 bit 4 (synth_mon_sticky_0::io_align_done_a).
3	reserved	_
2	loss_of_lock	See description for register at address 0x1B0 bit 2 (synth_mon_sticky_0::loss_of_lock).
1:0	reserved	_

Address:	0x01B3	
Name:	synth_mon_sticky_3	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7	io_align_done_d	See description for register at address 0x1B0 bit 4 (synth_mon_sticky_0::io_align_done_a).
6	io_align_done_c	See description for register at address 0x1B0 bit 4 (synth_mon_sticky_0::io_align_done_a).
5	io_align_done_b	See description for register at address 0x1B0 bit 4 (synth_mon_sticky_0::io_align_done_a).
4	io_align_done_a	See description for register at address 0x1B0 bit 4 (synth_mon_sticky_0::io_align_done_a).
3	reserved	_
2	loss_of_lock	See description for register at address 0x1B0 bit 2 (synth_mon_sticky_0::loss_of_lock).
1:0	reserved	_

Address:	0x01B7	
Name:	synth_irq_active	
Default:	0x00	
Type:	S	
Bit Field	Function Name	Description
7:4	reserved	_
3	fail_3	See description for fail_0.
2	fail_2	See description for fail_0.
1	fail_1	See description for fail_0.
0	fail_0	synth0 has no unacknowledged interrupts.     synth0 interrupt has occurred, not yet acknowledged.

Address:	0x01FE	
Name:	uport	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7.0	lockout	When set, this field causes all other uport registers to be read-only. When zero, all registers are open for writing.
6:1	reserved	_
0	status	This field indicates if microport attempted access had not been successful. The register content will be 0x00 if the access had been successful.

Address:	0x01FF	
Name:	page_sel	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:0		Unsigned binary value of these bits represents selected page for SPI access:  • 0x00: page 0 (first 128 bytes)  • 0x01: page 1 (second 128 bytes)  • 0x02: page 2 (third 128 bytes)  • 0x03: page 3 (fourth 128 bytes)  • 0x04: page 4 (fifth 128 bytes)  • 0x05: page 5 (sixth 128 bytes)  • 0x06: page 6 (seventh 128 bytes)  • 0x07: reserved  • 0x08: page 8 (ninth 128 bytes)  • 0x09: reserved  • 0x0A: page 10 (eleventh 128 bytes)  • 0x0B: page 11 (twelfth 128 bytes)  • 0x0C: page 12 (thirteenth 128 bytes)
		<ul><li>0x0D: page 13 (fourteenth 128 bytes)</li><li>0x0E-0xFF: reserved</li></ul>

## 9.4.5 REGISTER LIST (PAGE 4)

Address:	0x0200	
Name:	ref_los_7_0	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7	los_7	Ref7 external Loss Of Signal (LOS) - indicator to DPLLs that Ref7 has failed. Internally in the DPLLs this signal is used for reference monitor indicator, reference switching or holdover entering and for ISR generation.
6	los_6	External LOS for Ref6
5	los_5	External LOS for Ref5
4	los_4	External LOS for Ref4
3	los_3	External LOS for Ref3
2	los_2	External LOS for Ref2
1	los_1	External LOS for Ref1
0	los_0	External LOS for Ref0

Address:	0x0201	
Name:	ref_los_9_8	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:4	reserved	_
3:2	reserved	_
1	los_9	External LOS for Ref9
0	los_8	External LOS for Ref8

Address:	0x021C	
Name:	dpll_enable	
Default:	0x04	
Type:	R/W	
Bit Field	Function Name	Decarintian
Dit i leiu	Function Name	Description
7:3	reserved	— Description

Address:	0x021E	
Name:	split_xo_mode_control	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:4	ref	Sets the reference to use as the TCXO/OCXO input source. An invalid reference number will set the source to ref0.
3:1	reserved	_
0	en	0: Split-XO mode disabled. 1: Split-XO mode enabled.
		Note 1: Changing this bit will cause the device to perform a warm start.
		2: Following the warm start the revision register (0x003) will be set to 0x00. To determine the correct revision of the device, the <b>revision</b> register (0x003) should be read before split_xo mode is enabled.

Address:	0x021E	
Name:	dpll_mode_refsel_0	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:4	ref	Specifies which reference the DPLL0 is forced to select, when the mode bitfield is set to '010' (forced reference lock mode). When this forced reference fails, DPLL0 will go to holdover state. An invalid reference number will select ref0. When DPLL0 is not in forced reference lock mode, this bit-field is ignored.
3	reserved	_
2:0	mode	000: Freerun mode 001: Forced holodover mode 010: Forced reference lock mode 011: Automatic mode 100: NCO mode 101-111: Invalid (automatic mode)

Address:	0x021F	
Name:	dpll_ctrl_0	
Default:	0x08	
Type:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	nco_auto_read	0: DPLL0 automatic NCO read is disabled. 1: DPLL0 automatic NCO read is enabled. When switching to forced holdover or NCO modes, an NCO read operation is automatically performed, the device will write DPLL0's frequency offset to register 0x300-0x304 (dpll_df_offset_0).
3:2	reserved	_
1	tie_clear	O: DPLL0 will not align its output to the reset position. This represents "hitless" reference switching mode.  1: DPLL0 will align its outputs to the reset position (specified by appropriate phase shift selection). This bit should be set when initial output to input alignment is desired after numerous reference rearrangements.
0	reserved	_

Address:	0x0221	
Name:	dpll_mode_refsel_1	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:4	ref	See description for register at address 0x21E, bits 7:4 (dpll_mode_refsel_0::ref).
3	reserved	_
2:0	mode	See description for register at address 0x21E, bits 2:0 (dpll_mode_refsel_0::mode).

Address:	0x0222	
Name:	dpll_ctrl_1	
Default:	0x08	
Type:	R/W	
Bit Field	Function Name	Description
7	reserved	_
6:5	reserved	_
4	nco_auto_read	See description for register at address 0x21F, bit 4 (dpll_c-trl_0::nco_auto_read).
3:2	reserved	_
1	tie_clear	See description for register at address 0x21F, bit 1 (dpll_c-trl_0::tie_clear).
0	reserved	_

Address:	0x0224	
Name:	dpll_mode_refsel_2	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:4	ref	See description for register at address 0x21E, bits 7:4 (dpll_mode_refsel_0::ref).
3	reserved	_
2:0	mode	See description for register at address 0x21E, bits 2:0 (dpll_mode_refsel_0::mode).

Address:	0x0225	
Name:	dpll_ctrl_2	
Default:	0x08	
Type:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	nco_auto_read	See description for register at address 0x21F, bit 4 (dpll_c-trl_0::nco_auto_read).
3:2	reserved	_
1	tie_clear	See description for register at address 0x21F, bit 1 (dpll_c-trl_0::tie_clear).
0	reserved	_

Address:	0x0227	
Name:	dpll_mode_refsel_3	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:4	ref	See description for register at address 0x21E, bits 7:4 (dpll_mode_refsel_0::ref).
3	reserved	_
2:0	mode	See description for register at address 0x21E, bits 2:0 (dpll mode refsel 0::mode).

Address:	0x0228	
Name:	dpll_ctrl_3	
Default:	0x08	
Type:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	nco_auto_read	See description for register at address 0x21F, bit 4 (dpll_c-trl_0::nco_auto_read).
3:2	reserved	_
1	tie_clear	See description for register at address 0x21F, bit 1 (dpll_c-trl_0::tie_clear).
0	reserved	_

Address:	0x024E	
Name:	gp_out_ctrl	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:2	reserved	_
1	gp_en_1	gpoutclk1 is a CMOS output driven by synth0 divider B. 0: Output disabled 1: Output enabled
0	gp_en_0	gpoutclk0 is a CMOS output driven by synth0 divider A. 0: Output disabled 1: Output enabled

Address:	0x0250	
Name:	hp_out_ctrl_1	
Default:	0xF0	
Type:	R/W	
Bit Field	Function Name	Description
7	hp_type_2	Controls the type of output on hpoutclk2 and 3. 0: Outputs are CMOS. 1: Outputs are a differential pair and depend on hp_route_2. hp_clone_2 and hp_route_3 are ignored.
6	hp_clone_2	O: hpoutclk2 depends on hp_route_2. hpoutclk3 depends on hp_route_3.  1: hpoutclk2 and 3 depend on hp_route_2. hp_route_3 is ignored.
5	hp_type_0	Controls the type of output on hpoutclk0 and 1. 0: Outputs are CMOS. 1: Outputs are a differential pair driven by synth1 divider A. hp_clone_0 is ignored.
4	hp_clone_0	O: hpoutclk0 is driven by synth1 divider A. hpoutclk1 is driven by synth1 divider B.  1: hpoutclk0 and 1 are driven by synth1 divider A.
3	hp_en_3	Controls the state of hpoutclk3 in CMOS mode. Ignored in differential mode. See hp_type_2 bit to set output mode. When this bit is set to 0, hp_clone_2 must also be set to 0. 0: Output disabled 1: Output enabled
2	hp_en_2	Controls the state of hpoutclk2 in CMOS mode. Controls the state of hpoutclk2 and 3 in differential mode. See hptype_1 bit to set output mode.  0: Output(s) disabled  1: Output(s) enabled
1	hp_en_1	Controls the state of hpoutclk1 in CMOS mode. Ignored in differential mode. See hp_type_0 bit to set output mode.  0: Output disabled 1: Output enabled
0	hp_en_0	Controls the state of hpoutclk0 in CMOS mode. Controls the state of hpoutclk0 and 1 in differential mode. See hptype_0 bit to set output mode.  0: Output(s) disabled  1: Output(s) enabled

Address:	0x0251	
Name:	hp_out_routing_1	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:4	reserved	_
3	hp_route_3	0: synth1 divider D drives hpoutclk3 1: synth1 divider B drives hpoutclk3
2	hp_route_2	0: synth1 divider C drives hpoutclk2 1: synth1 divider A drives hpoutclk2
1:0	reserved	-

Address:	0x0252	
Name:	hp_out_ctrl_2	
Default:	0xA0	
Type:	R/W	
Bit Field	Function Name	Description
7	hp_type_6	Controls the type of output on hpoutclk6 and 7. Outputs dividers depend on register 0x253, bit 2 (hp_out_routing_2::hp_route_6).  0: Outputs are CMOS.  1: Outputs are a differential pair.
6	reserved	_
5	hp_type_4	Controls the type of output on hpoutclk4 and 5. Outputs are driven by synth2 divider A.  0: Outputs are CMOS.  1: Outputs are a differential pair.
4	reserved	_
3	hp_en_7	Controls the state of hpoutclk7 in CMOS mode. Ignored in differential mode. See hp_type_6 bit to set output mode.  0: Output disabled  1: Output enabled
2	hp_en_6	Controls the state of hpoutclk6 in CMOS mode. Controls the state of hpoutclk6 and 7 in differential mode. See hp_type_6 bit to set output mode.  0: Output(s) disabled 1: Output(s) enabled
1	hp_en_5	Controls the state of hpoutclk5 in CMOS mode. Ignored in differential mode. See hp_type_4 bit to set output mode.  0: Output disabled 1: Output enabled
0	hp_en_4	Controls the state of hpoutclk4 in CMOS mode. Controls the state of hpoutclk4 and 5 in differential mode. See hp_type_4 bit to set output mode.  0: Output(s) disabled 1: Output(s) enabled

Address:	0x0253	
Name:	hp_out_routing_2	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
Dit i leiu	i unction Name	Description
7:3	reserved	— Description
		0: synth2 divider B drives hpoutclk6 and 7 1: synth2 divider A drives hpoutclk6 and 7

Address:	0x0254	
Name:	hp_out_ctrl_3	
Default:	0xA0	
Туре:	R/W	
Bit Field	Function Name	Description
7	hp_type_10	Controls the type of output on hpoutclk10 and 11. 0: Outputs are CMOS. 1: Outputs are a differential pair.  Output dividers depend on register 0x255, bit 2 (hp_out_routing_3::hp_route_10).
6	reserved	
5	hp_type_8	Controls the type of output on hpoutclk8 and 9. 0: Outputs are CMOS. 1: Outputs are a differential pair.  Output dividers depend on synth2 mailbox register 0x694, bit 0 (synth_config2::remap). remap = 0: Outputs are driven by synth3 divider A. remap = 1: Outputs are driven by synth2 divider C.
4	reserved	—
3	hp_en_11	Controls the state of hpoutclk11 in CMOS mode. Ignored in differential mode. See hp_type_10 bit to set output mode.  0: Output disabled 1: Output enabled
2	hp_en_10	Controls the state of hpoutclk10 in CMOS mode. Controls the state of hpoutclk10 and 11 in differential mode. See hp_type_10 bit to set output mode.  0: Output(s) disabled 1: Output(s) enabled
1	hp_en_9	Controls the state of hpoutclk9 in CMOS mode. Ignored in differential mode. See hp_type_8 bit to set output mode.  0: Output disabled 1: Output enabled
0	hp_en_8	Controls the state of hpoutclk8 in CMOS mode. Controls the state of hpoutclk8 and 9 in differential mode. See hp_type_8 bit to set output mode.  0: Output(s) disabled 1: Output(s) enabled

Address:	0x0255	
Name:	hp_out_routing_3	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:3	reserved	_
2	hp_route_10	The behavior of this bit depends on the value of synth2 mailbox register 0x694, bit 0 (synth_config2::remap).  remap = 0: 0: synth3 divider B drives hpoutclk10 and 11 1: synth3 divider A drives hpoutclk10 and 11 remap = 1: 0: synth2 divider D drives hpoutclk10 and 11 1: synth2 divider C drives hpoutclk10 and 11
1:0	reserved	_

Address:	0x025C	
Name:	calibr_alignment_ctrl	
Default:	0x01	
Type:	R/W	
Bit Field	Function Name	Description
7:1	reserved	_

Address:	0x027E	
Name:	uport	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7.0	lockout	When set, this field causes all other uport registers to be read-only. When zero, all registers are open for writing.
6:1	reserved	_
0	status	This field indicates if microport attempted access had not been successful. The register content will be 0x00 if the access had been successful.

Address:	0x027F	
Name:	page_sel	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7.0		Unsigned binary value of these bits represents selected page for SPI access:  0x00: page 0 (first 128 bytes)  0x01: page 1 (second 128 bytes)  0x02: page 2 (third 128 bytes)  0x03: page 3 (fourth 128 bytes)  0x04: page 4 (fifth 128 bytes)  0x05: page 5 (sixth 128 bytes)  0x06: page 6 (seventh 128 bytes)  0x07: reserved  0x08: page 8 (ninth 128 bytes)  0x09: reserved  0x00: page 10 (eleventh 128 bytes)  0x0B: page 11 (twelfth 128 bytes)  0x0C: page 12 (thirteenth 128 bytes)  0x0D: page 13 (fourteenth 128 bytes)  0x0E-0xFF: reserved

# 9.4.6 REGISTER LIST (PAGE 5)

Address:	0x02D0	
Name:	ext_fb_ctrl	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:1	reserved	_
0	en	0: External feedback is disabled 1: External feedback is enabled  Note: Defere readificient this bit all symthetics by the
		Note: Before modifying this bit, all synths driven by the DPLL specified in register 0x2D1, bits 2:0 (ext_fb_sel::dpll) should be disabled. After modifying this bit, the synths can then be re-enabled.

Address:	0x02D1	
Name:	ext fb sel	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:4	ref	Sets the reference to use as the external feedback source. An invalid reference number will disable external feedback.
3	reserved	_
2:0	dpll	Sets the DPLL to use for external feedback. External feedback phase represents the difference in phase between this DPLL's selected active reference and selected feedback source. An invalid DPLL number will disable external feedback.
		Note 1: If external feedback is enabled for a specific DPLL (see mailbox register 0x608 bit 0, dpll_config::ext_fb_en), that DPLL's output phase will be compensated for by the external feedback phase, regardless which DPLL is used for the external feedback phase calculation.  2: In order to have proper behavior with external feedback, it is required that main reference and
		feedback, it is required that main reference and the external feedback source are frequency locked (they do not have to have the same carrier frequency).

Address:	0x02FE	
Name:	uport	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7.0	lockout	When set, this field causes all other uport registers to be read-only. When zero, all registers are open for writing.
6:1	reserved	_
0	status	This field indicates if microport attempted access had not been successful. The register content will be 0x00 if the access had been successful.

Address:	0x02FF	
Name:	page_sel	
Default:	0x00	
Туре:	R/W	
Bit Field	Function Name	Description
7:0		Unsigned binary value of these bits represents selected page for SPI access:
		• 0x00: page 0 (first 128 bytes)
		• 0x01: page 1 (second 128 bytes)
		<ul> <li>0x02: page 2 (third 128 bytes)</li> </ul>
		<ul> <li>0x03: page 3 (fourth 128 bytes)</li> </ul>
		0x04: page 4 (fifth 128 bytes)
		• 0x05: page 5 (sixth 128 bytes)
		0x06: page 6 (seventh 128 bytes)
		0x07: reserved
		0x08: page 8 (ninth 128 bytes)
		0x09: reserved
		0x0A: page 10 (eleventh 128 bytes)
		0x0B: page 11 (twelfth 128 bytes)
		0x0C: page 12 (thirteenth 128 bytes)
		0x0D: page 13 (fourteenth 128 bytes)
		0x0E=0xFF: reserved

## 9.4.7 REGISTER LIST (PAGE 6)

Address:	0x0300:0x0304	
Name:	dpll_df_offset_0	
Default:	0x000000000	
Type:	R/W	
Bit Field	Function Name	Description
39:0		When DPLL0 is programmed into NCO mode (dpll_mode_refsel_0 register), this register contains a 2's complement binary value of delta frequency offset. This register controls delta frequency of synthesizers that are associated with DPLL0. Delta frequency is expressed in steps of $\pm 2^{-40}$ of nominal setting.  The output frequency should be calculated as per formula: $f_{out} = (1 - X/2^{40}) \times f_{nom}$ where, X is 2's complement number specified in this register, $f_{nom}$ is the nominal frequency set by Bs, Ks, Ms, Ns and postdivider number for particular Synthesizer and $f_{not}$ is the desired output frequency
		Note 1: The delta frequency offset should not exceed ±1% of the nominal value.
		2: This register can be written as fast as once per 600 us, but no faster.
		<b>3:</b> This register should not be written while a read operation is pending.

Address:	0x0305	
Name:	dpll_df_ctrl_0	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	read_sem	Set to 1 to perform a manual df offset read. When the operation has completed, the result is written to registers 0x300–0x304 (dpll_df_offset_0), then the device sets this bit to 0. The host always writes a 1 value, while the device writes 0. To avoid race conditions, the host should check this bit for a 0 value, before writing to it.
3	reserved	_
2:0	cmd	Sets the type of delta frequency read operation for manual reads (by setting read_sem to 1) and automatic NCO reads (when dpll_ctrl_0::nco_auto_read is 1).  Normal operation: x00: Read the accumulated I-part (iMemory) x01: Read the output of the holdover filter (filtered iMemory) x10: Read the sum of the P and I-parts (delta frequency) x11: Read P-part only  Holdover: 0xx: Read the output of the holdover filter 100: Read the accumulated I-part, latched before entering holdover 101: Read the output of the holdover filter 110: Read the sum of the P and I-parts, latched before entering holdover 111: Read P-part only, latched before entering holdover  NCO (all reads represent values latched before entering NCO): x00: Read the accumulated I-part x01: Read the output of the holdover filter 010: Depends on previous state Normal: Read the sum of the P and I-parts Holdover: Read the output of the holdover filter

Address:	0x0306:0x0309	
Name:	dpll_tie_data_0	
Default:	0x00000000	
Type:	R/W	
Bit Field	Function Name	Description
31:0	_	This register contains the argument or results of a DPLL0 time interval error (TIE) control operation. LSB = 1ns.  See register 0x30A (dpll_tie_ctrl_0) for details on TIE control operations. This register should only be read or written when register 0x30A bits 1:0 (dpll_tie_ctrl_0::op) == 00.

Address:	0x030A	
Name:	dpll_tie_ctrl_0	
Default:	0x00	
Туре:	R/W	
Bit Field	Function Name	Description
7:2	reserved	_
7:2	reserved op	This field selects a time interval error (TIE) related operation to perform. When the operation request has been latched by the device, this bitfield reads 00. To prevent race conditions, the host only writes non-zero values to this register, while the device only writes zero. The host controller should read this register prior to writing, and should only write to this bitfield when it contains value 00.  All operations provided by this register are only valid when DPLL0 is in forced reference or automatic or mode (see register 0x21E) with a valid, qualified reference. If an operation is requested on DPLL0 in another mode of operation (e.g., NCO mode), then the operation will be delayed until DPLL0 is configured to forced reference or automatic mode with a qualified reference. Available operations are:  00: Previous operation complete / new operation can be requested  01: Request a Snap MTIE operation  10: Request to read TIE  11: Request to write TIE  Snap MTIE: When the input reference is 1 Hz, the DPLL0 bandwidth must be ≤ 30 mHz. With such a low bandwidth and a low edge rate it would take very long time to do zero phase alignment between the input and output. This operation allows the user to perform an instantaneous I/O alignment. This alignment zeros out hitless reference switch TIE and Write TIE offsets, but excludes post-divider phase steps. The instantaneous alignment is completed when this bitfield reads 00.  Read TIE: Reads the TIE between the input reference and output, not including post-divider phase steps. The results are returned in registers 0x306-0x309 (dpll_tie_data_0). The results are valid when this bitfield reads 00. The return value "wraps around" such that the range is -1s to 1s. When mailbox register 0x608, bit 3 (dpll_ctrl::low_freq_mode) is set to 1, the return strip is -2s to 2s.  Write TIE: Write the TIE between the input reference and output. The desired TIE value is written to registers 0x306-0x309 (dpll_tie_data_0) prior to writing this bitfield. The allowed range is -1s to 1s.

Address:	0x0310:0x0314	
Name:	dpll_df_offset_1	
Default:	0x000000000	
Туре:	R/W	
Bit Field	Function Name	Description
39:0	_	See description for register at address 0x300-0x304 (dpll_df_offset_0).

Address:	0x0315	
Name:	dpll_df_ctrl_1	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	read_sem	See description for register at address 0x305, bit 4 (dpll_d-f_ctrl_0::read_sem).
3	reserved	_
2:0	cmd	See description for register at address 0x305, bits 2:0 (dpll_df_ctrl_0::cmd).

Address:	0x0316:0x0319	
Name:	dpll_tie_data_1	
Default:	0x00000000	
Type:	R/W	
Bit Field	Function Name	Description
31:0	_	See description for register at address 0x306-0x309 (dpll_tie_data_0).

Address:	0x031A	
Name:	dpll_tie_ctrl_1	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:2	reserved	_
1:0	ор	See description for register at address 0x30A, bits 1:0 (dpll_tie_ctrl_0::op).

Address:	0x0320:0x0324	
Name:	dpll_df_offset_2	
Default:	0x000000000	
Type:	R/W	
Bit Field	Function Name	Description
39:0	_	See description for register at address 0x300-0x304 (dpll_df_offset_0).

Address:	0x0325	
Name:	dpll_df_ctrl_2	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	read_sem	See description for register at address 0x305, bit 4 (dpll_d-f_ctrl_0::read_sem).
3	reserved	_
2:0	cmd	See description for register at address 0x305, bits 2:0 (dpll_df_ctrl_0::cmd).

Address:	0x0326:0x0329	
Name:	dpll_tie_data_2	
Default:	0x00000000	
Type:	R/W	
Bit Field	Function Name	Description
31:0	_	See description for register at address 0x306-0x309 (dpll_tie_data_0).

Address:	0x032A	
Name:	dpll_tie_ctrl_2	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
Bit Field 7:2	Function Name reserved	Description —

Address:	0x0330:0x0334	
Name:	dpll_df_offset_3	
Default:	0x000000000	
Type:	R/W	
Bit Field	Function Name	Description
39:0	_	See description for register at address 0x300-0x304 (dpll_df_offset_0).

Address:	0x0335	
Name:	dpll_df_ctrl_3	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	read_sem	See description for register at address 0x305, bit 4 (dpll_d-f_ctrl_0::read_sem).
3	reserved	_
2:0	cmd	See description for register at address 0x305, bits 2:0 (dpll_df_ctrl_0::cmd).

Address:	0x0336:0x0339	
Name:	dpll_tie_data_3	
Default:	0x00000000	
Туре:	R/W	
Bit Field	Function Name	Description
31:0	_	See description for register at address 0x306-0x309 (dpll_tie_data_0).

Address:	0x033A	
Name:	dpll_tie_ctrl_3	
Default:	0x00	
Type:	R/W	
		B
Bit Field	Function Name	Description
7:2	reserved	— Description

Address:	0x037E	
Name:	uport	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7.0	lockout	When set, this field causes all other uport registers to be read-only. When zero, all registers are open for writing.
6:1	reserved	_
0	status	This field indicates if microport attempted access had not been successful. The register content will be 0x00 if the access had been successful.

Address:	0x037F	
Name:	page_sel	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:0		Unsigned binary value of these bits represents selected page for SPI access:  • 0x00: page 0 (first 128 bytes)  • 0x01: page 1 (second 128 bytes)  • 0x02: page 2 (third 128 bytes)  • 0x03: page 3 (fourth 128 bytes)  • 0x04: page 4 (fifth 128 bytes)  • 0x05: page 5 (sixth 128 bytes)  • 0x06: page 6 (seventh 128 bytes)  • 0x07: reserved  • 0x08: page 8 (ninth 128 bytes)  • 0x09: reserved  • 0x0A: page 10 (eleventh 128 bytes)  • 0x0B: page 11 (twelfth 128 bytes)  • 0x0C: page 12 (thirteenth 128 bytes)  • 0x0D: page 13 (fourteenth 128 bytes)  • 0x0E-0xFF: reserved

## 9.4.8 REGISTER LIST (PAGE 10)

Address:	0x0501	
Name:	phase_step_ctrl	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7	reserved	_
6:4	dpll	Selects the DPLL that is the target of the requested phase step operation. This bitfield should be set during the same write that changes the op bitfield to a non-zero value. If this value is invalid, no phase step operation will execute.
3:2	reserved	_
1:0	ор	This field selects a Phase-Step-related operation to perform. When the device has grabbed the information in phase_step_data and phase_step_max registers (see registers 0x0502-0x0506), this field is cleared to 0x00. To prevent race conditions, the host only writes non-zero values to this field, while the device only writes zero. The host controller should read this field prior to writing, and should only write to this field when it contains a 0x00 value. Available operations are:  00 = Previous operation complete / New operation can be requested 01 = Request a Phase Step Reset 10 = Request a Phase Step Read 11 = Request a Phase Step Write  Below is a summary of each of the operations.  Phase Step Write: Write and apply a new Phase Step Offset to the specified synthesizer (see Synthesizer Selection). The desired phase step value should be written to the phase_step_data register prior to writing this field. Phase step operations are cumulative subsequent phase steps are added to the previous accumulated phase step offset.  Phase Step Read: Read the current Phase Step Offset for the specified synthesizer (see Synthesizer Selection). The result of this operation is found in the phase_step_data register once the control field has returned to 0x00. Note that bits 7:4 are used to select which output is read, and that only one output should be selected for read operations.  Phase Step Reset: Clears all previously applied phase steps.

Address:	0x0502:0x0505	
Name:	phase_step_data	
Default:	0x00000000	
Type:	R/W	
Bit Field	Function Name	Description
31:0		This register contains the argument or results of a Phase Step control operation. For details, see the phase_step_ctrl register. This register should not be read or written while a Phase Step control operation is ongoing. The register should only be read or written when the phase_step_ctrl::op bitfield is zero.  The phase step contained in this register is a 32-bit signed word with the MSB at the lowest address. The signed representation is in 2's complement form. A positive phase step implies phase advancement and a negative step implies phase delay. The step size of the phase step data is 1.25 ns.

Address:	0x0506	
Name:	phase_step_max	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:0	_	This register contains a numerical value which specifies the maximum phase step to be applied to an output clock/ frame pulse. This value is specified as a percentage of the output clock/frame pulse period. This value must be between 1 and 49.

Address:	0x0510	
Name:	synth_step_div_mask_1_0	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7	synth1_div_d	Request phase step on synthesizer 1 divider D.
6	synth1_div_c	Request phase step on synthesizer 1 divider C.
5	synth1_div_b	Request phase step on synthesizer 1 divider B.
4	synth1_div_a	Request phase step on synthesizer 1 divider A.
3:2	reserved	_
1	synth0_div_b	Request phase step on synthesizer 0 divider B.
0	synth0_div_a	Request phase step on synthesizer 0 divider A.

Address:	0x0511	
Name:	synth_step_div_mask_3_2	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:6	reserved	_
5	synth3_div_b	Request phase step on synthesizer 3 divider B.
4	synth3_div_a	Request phase step on synthesizer 3 divider A.
3	synth2_div_d	Request phase step on synthesizer 2 divider D.
2	synth2_div_c	Request phase step on synthesizer 2 divider C.
1	synth2_div_b	Request phase step on synthesizer 2 divider B.
0	synth2_div_a	Request phase step on synthesizer 2 divider A.

Address:	0x057E	
Name:	uport	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7.0	lockout	When set, this field causes all other uport registers to be read-only. When zero, all registers are open for writing.
6:1	reserved	_
0	status	This field indicates if microport attempted access had not been successful. The register content will be 0x00 if the

Address:	0x057F	
Name:	page_sel	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:0		Unsigned binary value of these bits represents selected page for SPI access:  0x00: page 0 (first 128 bytes)  0x01: page 1 (second 128 bytes)  0x02: page 2 (third 128 bytes)  0x03: page 3 (fourth 128 bytes)  0x04: page 4 (fifth 128 bytes)  0x05: page 5 (sixth 128 bytes)  0x06: page 6 (seventh 128 bytes)  0x07: reserved  0x08: page 8 (ninth 128 bytes)  0x09: reserved  0x0A: page 10 (eleventh 128 bytes)  0x0B: page 11 (twelfth 128 bytes)  0x0C: page 12 (thirteenth 128 bytes)  0x0D: page 13 (fourteenth 128 bytes)

# 9.4.9 REGISTER LIST (PAGE 11)

Address:	0x0582:0x0583	
Name:	ref_strl	
Default:	0x0001	
Type:	R/W	
Bit Field	Function Name	Description
15:12	reserved	_
11:0	mask	For a write operation (see ref_semaphore_wr bit), this field determines which input reference's configuration is modified. Multiple bits can be set to affect multiple references in a single operation.  For a read operation (see ref_semaphore_rd bit), this field determines which input reference configuration to read back from the device. One (and only one) bit should be set for a read operation.  • Bit 0 – REFIN0_0P  • Bit 1 – REFIN1_0N  • Bit 2 – REFIN2_1P  • Bit 3 – REFIN3_1N  • Bit 4 – REFIN4_2P  • Bit 5 – REFIN5_2N  • Bit 6 – REFIN6_3P  • Bit 7 – REFIN7_3N  • Bit 8 – REFIN8_4P  • Bit 9 – REFIN9_4N  • Bit 10 – unused  • Bit 11 – unused

Address:	0x0584	
Name:	ref_mb_sem	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:2	reserved	_
1	rd	When this bit is written to a one by the host controller, the device will perform a read of the masked reference (see ref_ctrl register). Only one mask bit should be set in this case.  When this register reads back 0x00, then the read has completed, and the host can read back any or all of the registers on this page to determine the corresponding Input Referecence configuration.
0	wr	When this bit is written to a one by the host controller (and the read bit is zero), the device will perform a write of the masked references (see ref_ctrl register). All of the configuration options on this page will be applied to each of the references indicated by the reg_ctrl mask. The write is complete when this register reads back a zero.

Address:	0x0585:0x0586	
Name:	ref_freq_base	
Default:	0x9C40	
Type:	R/W	
Bit Field	Function Name	Description
15:0		Sets the input reference base frequency (Br), in Hz. The final expected input reference is given by:
		f_Hz = Br × Kr × Mr / Nr
		Some example frequency configurations shown below as Reference Frequency   ref_freq_base (Br)   ref_freq_mult (Kr): 8 kHz   1 kHz (0x07D0)   8 (0x0008) 19.44 MHz   20 kHz (0x9C40)   972 (0x01E6) 155.52 MHz   20 kHz (0x9C40)   7776 (0x1E60)

Address:	0x0587:0x0588	
Name:	ref_freq_mult	
Default:	0x0001	
Type:	R/W	
Bit Field	Function Name	Description
15:0	_	Sets the input reference frequency multiple (Kr).

Address:	0x0589:0x058A	
Name:	ref_ratio_m	
Default:	0x0001	
Type:	R/W	
Bit Field	Function Name	Description
15:0	_	Sets the FEC ratio numerator (Mr).

Address:	0x058B:0x058C	
Name:	ref_ratio_n	
Default:	0x0001	
Type:	R/W	
Bit Field	Function Name	Description
15:0	_	Sets the FEC ratio denominator (Nr).

Address:	0x058D	
Name:	ref_config	
Default:	0x01	
Type:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	pre_divide	When this bit is set, the associated reference input clock will be divided by 2 prior being processed by the DPLLs. All register programming that requires information about this reference's frequency should be done with half of the actual input frequency.  When cleared, the associated reference input will not be divided prior to being processed by the DPLLs.
3	reserved	_
2	diff_en	When this bit is set, the device expects a differential signal the associated reference pins (REFn REFn+1). When cleared, the device expects a single-ended signal on the associated REFn pin.  This bit is ignored for odd-numbered references.
1	lvpecl_en	When this bit is set, the device expects a single-ended LVPECL signal on the associated REFn pin. This bit is ignored if the reference is part of a differential pair (e.g., if the diff_en bit is set for ref0, this bit is ignored on ref0 and ref1).
0	enable	When this bit is set, the phase acquisition module of the associated reference will be enabled. When cleared, the associated phase acquisition module is disabled (powered down).

Address:	0x058F	
Name:	ref_scm	
Default:	0x05	
Type:	R/W	
Bit Field	Function Name	Description
7:3	reserved	_
2:0	limit	Sets the Single Cycle Monitor (SCM) limit selection. When the reference fails the specified criteria, the scm bit in the associated ref_mon_status_n register will be high. Selection:
		000: ±0.1% (input frequency units)
		• 001: ±0.5%
		• 010: ±1%
		• 011: ±2%
		• 100: ±5%
		• 101: ±10%
		• 110: ±20%
		• 111: ±50%
		Reference clock is sampled at 800 MHz (for nominal oscillator frequencies), so the measurement granularity is 1.25 ns. This imposes limitation to SCM limits that can be programmed depending on the input clock frequency:
		• ±0.1% : can be programmed for frequencies below 800 kHz
		• ±0.5% : below 4 MHz
		• ±1% : below 8 MHz
		• ±2% : below 16 MHz
		• ±5% : below 40 MHz
		• ±10% : below 80 MHz
		• ±20% : below 160 MHz
		• ±50% : below 400 MHz
		SCM indicator should not be used (should be masked) for reference frequencies above 400 MHz.

Address:	0x0590	
Name:	ref_cfm	
Default:	0x05	
Type:	R/W	
Bit Field	Function Name	Description
7:3	reserved	_
2:0	limit	Sets the Coarse Frequency Monitor (CFM) limit selection. When the reference fails the specified criteria, the cfm bit in the associated ref_mon_status_n register will be high. Selection:  • 000: ±0.1% (input frequency units)  • 001: ±0.5%  • 010: ±1%  • 011: ±2%  • 100: ±5%  • 101: ±10%  • 111: ±50%

Address:	0x0591	
Name:	ref_gst	
Default:	0x21	
Type:	R/W	
Bit Field	Function Name	Description
7:6	reserved	_
5:4	disqualify	Sets the time to disqualify the reference after detecting either a CFM or SCM failure. If the Guard Soak Timer (GST) disqualify time expires and the source of the failure is still present, the gst bit in the associated ref_mon_status_n register will go high. Selection:  • 00: minimum delay possible  • 01: 10 ms  • 10: 50 ms (default)  • 11: 2.5s
3:2	reserved	_
1:0	qualify	Sets the time to qualify the reference after both the CFM and SCM indicators are low. If the GST qualify timer expires without detecting a CFM or SCM failure, the gst bit in the associated ref_mon_status_n register will go low. Selection:
		00: 2x configured GST disqualify time
		01: 4x configured GST disqualify time (default)
		10: 8x configured GST disqualify time
		11: 16x configured GST disqualify time

Address:	0x0592	
Name:	ref_pfm_ctrl	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:1	reserved	_
0	resolution	Sets the resolution and range of ref_pfm_disqualify (0x593–0x594) and ref_pfm_qualify (0x595–0x596).  0: Resolution is 0.01 ppm, range is ±0.01 ppm to 655.35 ppm.  1: Resolution is 0.1 ppm, range is ±0.1 ppm to 6553.5 ppm.

Address:	0x0593:0x0594	
Name:	ref_pfm_disqualify	
Default:	0x32B4	
Type:	R/W	
Bit Field	Function Name	Description
15:0		Sets the Precise Frequency Monitor (PFM) disqualify fre-

Address:	0x0595:0x0596	
Name:	ref_pfm_qualify	
Default:	0x2724	
Type:	R/W	
Bit Field	Function Name	Description
15:0	_	Sets the PFM qualify frequency offset. If a reference is below this offset, the pfm bit in the associated ref_mon_status_n register will go low. The default value is 100 ppm.
		Note: When the reference offset is between the qualify and disqualify limits (hysteresis), the state of the pfm bit in the ref_mon_status_n register will not be changed.

Address:	0x0597:0x0598	
Name:	ref_pfm_period	
Default:	0x0000	
Type:	R/W	
Bit Field	Function Name	Description
15:0	_	Range 1 to 2048s with 1s resolution. Default value is 0. Setting value of 0 is recommended.  Setting value of 0 disables this use register override, and uses the recommended defaults which are suitable for standard compliant behavior (e.g.,10 second observation interval).

Address:	0x0599	
Name:	ref_pfm_filter_limit	
Default:	0x28	
Type:	R/W	
Bit Field	Function Name	Description
7:0		The PFM filter limit represents a threshold. When the threshold is a non-zero value, and the difference between the PFM average filter output and 10 second PFM average is larger than this threshold, the PFM average filter will be replaced by 10 second PFM average output. The purpose of this is to speed up the filter reaction.  The default value corresponds to a 4 ppm filter limit. A value of 0 disables the filter limit check. Any other value is in units (or resolution) of 100 ppb. Thus the allowed range is 100 ppb to 25.5 ppm.  It is recommended to be used for PFM filter average time being larger than 10 seconds. This threshold should be set to 0 (means disabled) when the average time is smaller than 10 seconds.

Address:	0x059A	
Name:	ref_phase_mem	
Default:	0x1B	
Type:	R/W	
Bit Field	Function Name	Description
7:0		These bits specify reference phase memory limit using the following E32 series formula:  Value = round(32 × log(phase_mem_limit / 10)), where phase_mem_limit is given in us. e.g., 10 us (min) = 0x00, 1 ms = 0x40, 1s (max) = 0xA0.  This register should be programmed to have value that represents at least one reference period.  Values 0xA1–0xFF will set the phase memory limit to 1s.

Address:	0x05FE	
Name:	uport	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7.0	lockout	When set, this field causes all other uport registers to be read-only. When zero, all registers are open for writing.
6:1	reserved	_
0	status	This field indicates if microport attempted access had not been successful. The register content will be 0x00 if the access had been successful.

Address:	0x05FF	
Name:	page_sel	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:0	_	Unsigned binary value of these bits represents selected page for SPI access:
		0x00: page 0 (first 128 bytes)
		0x01: page 1 (second 128 bytes)
		0x02: page 2 (third 128 bytes)
		0x03: page 3 (fourth 128 bytes)
		0x04: page 4 (fifth 128 bytes)
		0x05: page 5 (sixth 128 bytes)
		0x06: page 6 (seventh 128 bytes)
		0x07: reserved
		0x08: page 8 (ninth 128 bytes)
		0x09: reserved
		0x0A: page 10 (eleventh 128 bytes)
		0x0B: page 11 (twelfth 128 bytes)
		0x0C: page 12 (thirteenth 128 bytes)
		0x0D: page 13 (fourteenth 128 bytes)
		0x0E_0xFF: reserved

## 9.4.10 REGISTER LIST (PAGE 12)

Address:	0x0602:0x0603	
Name:	dpll_ctrl	
Default:	0x0001	
Type:	R/W	
Bit Field	Function Name	Description
15:7	reserved	_
6:0	mask	For a write operation (see dpll_semaphore_wr bit), this field determines which DPLL's configuration is modified. Multiple bits can be set to affect multiple DPLLs in a single operation.  For a read operation (see dpll_semaphore_rd bit), this field determines which DPLL configuration to read back from the device. One (and only one) bit should be set for a read operation.  • Bit 0 – DPLL0  • Bit 1 – DPLL1  • Bit 2 – DPLL2  • Bit 3 – DPLL3  • Bit 4 – unused  • Bit 5 – unused  • Bit 6 – unused

Address:	0x0604	
Name:	dpll_semaphore	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:2	reserved	_
1	rd	When this bit is written to a one by the host controller, the device will perform a read of the masked DPLL (see dpll_ctrl register). Only one mask bit should be set in this case.  When this register reads back 0x00, then the read has completed, and the host can read back any or all of the registers on this page to determine the corresponding DPLL configuration.
0	wr	When this bit is written to a one by the host controller (and the read bit is zero), the device will perform a write of the masked DPLL (see dpll_ctrl register). All of the configuration options on this page will be applied to each of the DPLLs indicated by the dpll_ctrl mask. The write is complete when this register reads back a zero.

Address:	0x0605	
Name:	dpll_bw_fixed	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:3	reserved	_
2:0	bw	Sets the DPLL loop filter corner frequency.
		• 000: 14 Hz
		• 001: 29 Hz
		• 010: 61 Hz
		• 011: 130 Hz
		• 100: 380 Hz
		• 101-110: reserved
		111: variable value set from register 0x0606
		To program 470 Hz bandwidth, set this bitfield to '111' and set register at address 0x0606 value 0xC8

Address:	0x0606	
Name:	reserved	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:0	_	This register can be used to set up 470 Hz loop bandwidth as described in register dpll_bw_fixed

Address:	0x0608	
Name:	dpll_config	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:6	ref_edge	Sets the DPLL selected reference edge sensitivity.  Our positive (rising) edge  Our negative (falling) edge  10: low pulse  11: high pulse  The low and high pulse options select the middle between edges.
5:1	reserved	_
0	ext_fb_en	0: External feedback disabled 1: External feedback enabled

Address:	0x0609:0x060A	
Name:	dpll_psl	
Default:	0x0000	
Type:	R/W	
Bit Field	Function Name	Description

Address:	0x060B:0x060C	
Name:	dpll_psl_max_phase	
Default:	0x0064	
Type:	R/W	
Bit Field	Function Name	Description
15:0	_	Sets the maximum phase for which the phase slope will stay below specified PSL, in units of 100 ns.  Selection:  O: Maximum phase step while meeting the PSL will be 10 us (default)  1–1000: Maximum phase step (us) = 0.1 × dpll_psl_max_phase  >1000: Same as 1000 (100 us)
		Note: For phase steps above the maximum phase, the DPLL will operate correctly but not guarantee that it will meet the given phase slope limit in mailbox registers 0x609–0x60A (dpll_psl).

Address:	0x060F:0x0610	
Name:	dpll_range	
Default:	0x0078	
Type:	R/W	
Bit Field	Function Name	Description
15:0		Sets the pull-in/hold-in range, in steps of 0.1 ppm. (from

Address:	0x0611	
Name:	dpll_ref_sw_mask	
Default:	0x08	
Type:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	This bit acts as an enable mask for the PFM failure reference switch. When this bit is set, a PFM failure of the selected reference will cause the associated DPLL to perform a reference switch. When the bit is cleared, a PFM failure will be ignored by the reference switch algorithm (a switch to holdover may still be possible, see the dpll_ref_ho_mask::pfm bitfield for details).  Note: The DPLL also will not switch to a reference which has a PFM failure while either the PFM reference switch or holdover mask bits are set.
3	gst	This bit acts as an enable mask for the GST failure reference switch. See pfm bit description.
2	cfm	This bit acts as an enable mask for the CFM failure reference switch. See pfm bit description.
1	scm	This bit acts as an enable mask for the SCM failure reference switch. See pfm bit description.
0	los	This bit acts as an enable mask for the LOS failure reference switch. See pfm bit description.

Address:	0x0612	
Name:	dpll_ref_ho_mask	
Default:	0x17	
Type:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4	pfm	When set to high, this bit will allow selected reference PFM failure to cause associated DPLL to go to holdover.  When low, selected reference PFM failure will be masked and the associated DPLL will not go to holdover due to the PFM failure.  A switch to holdover will only be attempted after all reference switching options have been exhausted, regardless of the state of the dpll_ref_ho_mask bits.
3	gst	This bit acts as an enable mask for the GST holdover switch. See pfm bit description.
2	cfm	This bit acts as an enable mask for the CFM holdover switch. See pfm bit description.
1	scm	This bit acts as an enable mask for the SCM holdover switch. See pfm bit description.
0	los	This bit acts as an enable mask for the LOS holdover switch. See pfm bit description.

Address:	0x0613	
Name:	dpll_ho_filter	
Default:	0x00	
Туре:	R/W	
Bit Field	Function Name	Description
7:4	reserved	_
3:0	bw	This register specifies the holdover filter bandwidth. The default value of 0x00 means that the filter is bypassed. These are the possible settings: $BW = 343/(2^{n\times 2\pi}) Hz$
		Selection:
		0x0: Bypass
		• 0x1: 27.3 Hz
		• 0x2: 13.6 Hz
		• 0x3: 6.8 Hz
		• 0x4: 3.4 Hz
		• 0x5: 1.7 Hz
		• 0x6: 883 mHz
		• 0x7: 426 mHz
		• 0x8: 213 mHz
		• 0x9: 107 mHz
		• 0xA: 53.3 mHz
		• 0xB: 26.6 mHz
		• 0xC: 13.3 mHz
		• 0xD: 6.7 mHz
		• 0xE: 3.3 mHz
		• 0xF: 1.7 mHz

Address:	0x0614	
Name:	dpll_ho_delay	
Default:	0x4C	
Type:	R/W	
Bit Field	Function Name	Description
_	_	This register specifies the DPLL holdover storage delay using the following E32 series formula:
		Value = round(32 × log(delay)), where delay is in ms
		Example: If desired delay is 1 ms, value to be written to this register is 0x00, for 1 second the value is 0x60, and for 2 hours the value is 0xDC. The default value of 0x4C corresponds to 237 ms.

Address:	0x0615	
Name:	dpll_priority_1_0	
Default:	0x10	
Type:	R/W	
Bit Field	Function Name	Description
7:4	ref_1	Priority of ref1. When the DPLL is in automatic mode of operation (see dpll_mode_refsel_x::mode bitfield), these bits set the priority of each reference for the DPLL. 0000 is highest priority and 1110 is lowest priority. Setting these bits to 1111 will disable the reference (the DPLL will never lock to it).  When two references are programmed to have different priority numbers, the DPLL will perform revertive switching between them: the DPLL will always switch to the highest priority reference (lowest priority number) whenever that reference is qualified.  When two references are programmed to have the same priority number, the DPLL will perform non-revertive switching between them: the DPLL will not switch to the reference with the same priority when that reference qualifies.  Combinations of same and different priority numbers can be used, such that DPLL performs revertive switching
		between different priority references, but non-revertive switching among references with the same priority.  Example: if ref0 has priority 0 (highest), ref1, ref2 and ref3 have priority 1. Whenever ref0 is qualified, the DPLL will
		switch to it. If ref0 is not qualified, the DPLL will not change the currently selected reference (e.g., ref3) even if ref2 or ref2 become available.
3:0	ref_0	Priority of ref0

Address:	0x0616	
Name:	dpll_priority_3_2	
Default:	0x32	
Type:	R/W	
Bit Field	Function Name	Description
7:4	ref_3	Priority of ref3
3:0	ref_2	Priority of ref2

Address:	0x0617	
Name:	dpll_priority_5_4	
Default:	ox54	
Type:	R/W	
Bit Field	Function Name	Description
7:4	ref_5	Priority of ref5
3:0	ref_4	Priority of ref4

Address:	0x0618	
Name:	dpll_priority_7_6	
Default:	0x76	
Type:	R/W	
Bit Field	Function Name	Description
		-
7:4	ref_7	Priority of ref7

Address:	0x0619	
Name:	dpll_priority_9_8	
Default:	0x98	
Туре:	R/W	
Bit Field	Function Name	Description
7:4	ref_9	Priority of ref9
3:0	ref_8	Priority of ref8

Address:	0x061D	
Name:	dpll_lock_phase	
Default:	0x92	
Type:	R/W	
Bit Field	Function Name	Description
7:0	_	Sets the phase for lock declaration using the following E32 series formula:
		dpll_lock_phase = round(32 $\times$ log(phase)), where phase is in ns.
		The minimum is $0x00 = 1$ ns. The maximum is $0xA0 = 100$ us. The default is $36.5$ us.

Address:	0x061E	
Name:	dpll_lock_period	
Default:	0x80	
Туре:	R/W	
Bit Field	Function Name	Description
7:0	_	Sets the period for lock declaration using the following E32 series formula:
		dpll_lock_period = round(32 × log(period)), where period is in ms.
		The minimum is $0x56 = 487$ ms. The maximum is $0xC0 = 1000$ s. The default is $10$ s.

Address:	0x061F	
Name:	dpll_fast_lock_ctrl	
Default:	0x01	
Type:	R/W	
Bit Field	Function Name	Description
7:3	reserved	_
2	nco_en	Controls whether fast-lock is forcibly disabled during transitions out of NCO mode.  0: Fast-lock is disabled during transitions out of NCO mode  1: Fast-lock is allowed during transitions out of NCO mode
1	force_en	Note: The master-control (bit 0 of this register) still has to be enabled for this control to work. This control, when enabled, will ignore the outputs of the frequency and phase error monitors.
0	master_en	This is the master-enable control for the fast-lock feature.

Address:	0x0620	
Name:	dpll_fast_lock_phase_err	
Default:	0xFF	
Type:	R/W	
Bit Field	Function Name	Description
7:0		

Address:	0x0621	
Name:	dpll_fast_lock_freq_err	
Default:	0x04	
Type:	R/W	
Bit Field	Function Name	Description
7:0	_	This is the frequency error threshold for triggering a transition to fast-lock. The threshold is specified in steps of 1 ppm, programmable from 1 to 255 ppm. If the threshold is programmed to zero, the fast-lock frequency error check is disabled.

Address:	0x0622	
Name:	dpll_damping	
Default:	0x00	
Туре:	R/W	
Bit Field	Function Name	Description
7:5	reserved	_
4:0	factor	Sets the DPLL damping factor.
		• 0: 5
		• 1: 1
		• 2: 2
		• 3: 2.998801
		• 4: 4.003204
		• 5: 5 (default, peaking <0.1dB)
		• 6: 6.019293
		• 7: 7.0014
		• 8: 8.006408
		• 9: 8.980265
		• 10: 10
		• 11: 10.91089
		• 12: 12.12678
		• 13: 12.90994
		• 14: 13.8675
		• 15: 15.07557
		• 16: 15.81139
		• 17: 16.66667
		• 18: 17.67767
		• 19: 18.89822
		• 20: 20.41241
		• 21: 22.36068
		• 22: 25
		• 23: 28.86751
		• 24: 35.35534
		• 25-31: 50

Address:	0x0623	
Name:	split_xo_config	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:1	reserved	_
0		0: Split-XO mode disabled for DPLL (DPLL's will use mas-

Address:	0x0624	
Name:	dpll_tie	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:1	reserved	_
0	switch_clear_en	This bit enables the TIE-write clear on reference switch mode of operation. The DPLL's tie_clear bit (e.g., register 0x21F bit 1 for DPLL0) must also be set to 1 for this feature to be enabled.
		When this bit is set, the corresponding DPLL will clear the accumulated TIE from all previous TIE-write operations whenever the DPLL performs a reference switch, or whenever the DPLL mode is changed from NCO to either Automatic or Forced Reference.

Address:	0x0625	
Name:	dpll_tie_wr_thresh	
Default:	0x00	
Туре:	R/W	
Bit Field	Function Name	Description
7:0	_	This register specifies the threshold for declaring that the TIE Write operation has completed. When the output has moved within the threshold of the expected alignment position, then the dpll_tie_wr_status register will indicate that the TIE Write operation has completed. When this register is programmed to the default of 0x00, the sticky bits in dpll_tie_wr_status will never be set. Otherwise, a non-zero value specifies the threshold in 10 ns steps (10 ns to 2.55 us range).

Address:	0x0638	
Name:	dpll_lock_delay	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:0		Sets the lock declaration delay time. The actual delay time

Address:	0x067E	
Name:	uport	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7.0	lockout	When set, this field causes all other uport registers to be read-only. When zero, all registers are open for writing.
6:1	reserved	_
0	status	This field indicates if microport attempted access had not been successful. The register content will be 0x00 if the access had been successful.

Address:	0x067F	
Name:	page_sel	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:0		Unsigned binary value of these bits represents selected page for SPI access:  • 0x00: page 0 (first 128 bytes)  • 0x01: page 1 (second 128 bytes)  • 0x02: page 2 (third 128 bytes)  • 0x03: page 3 (fourth 128 bytes)  • 0x04: page 4 (fifth 128 bytes)  • 0x05: page 5 (sixth 128 bytes)  • 0x06: page 6 (seventh 128 bytes)  • 0x07: reserved  • 0x08: page 8 (ninth 128 bytes)  • 0x09: reserved  • 0x0A: page 10 (eleventh 128 bytes)  • 0x0B: page 11 (twelfth 128 bytes)
		0x0C: page 12 (thirteenth 128 bytes)
		0x0D: page 13 (fourteenth 128 bytes)
		0x0E=0xFF: reserved

# 9.4.11 REGISTER LIST (PAGE 13)

Address:	0x0682:0x0683	
Name:	synth_ctrl	
Default:	0x0001	
Type:	R/W	
Bit Field	Function Name	Description
15:10	reserved	_
9:0	mask	For a write operation (see synth_semaphore_wr bit), this field determines which synthesizer's configuration is modified. Multiple bits can be set to affect multiple synthesizers in a single operation.  For a read operation (see synth_semaphore_rd bit), this field determines which synthesizer configuration to read back from the device. One (and only one) bit should be set for a read operation.  • Bit 0 – Synth0 (GP-Synth)  • Bit 1 – Synth1  • Bit 2 – Synth2  • Bit 3 – Synth3  • Bit 4 – unused  • Bit 5 – unused  • Bit 6 – unused  • Bit 7 – unused  • Bit 8 – unused  • Bit 9 – unused

Address:	0x0684	
Name:	synth_semaphore	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:2	reserved	_
1	rd	When this bit is written to a one by the host controller, the device will perform a read of the masked synthesizer (see synth_ctrl register). Only one mask bit should be set in this case.  When this register reads back 0x00, then the read has completed, and the host can read back any or all of the registers on this page to determine the corresponding Synthesizer configuration.
0	wr	When this bit is written to a one by the host controller (and the read bit is zero), the device will perform a write of the masked Synthesizer (see synth_ctrl register). All of the configuration options on this page will be applied to each of the Synthesizer indicated by the synth_ctrl mask. The write is complete when this register reads back a zero.

Address:	0x0685:0x0686	
Name:	synth_vco_freq_base	
Default:	0x1F40	
Туре:	R/W	
Bit Field	Function Name	Description
15:0	_	Sets the synthesizer VCO base frequency (Bs), in Hz. The final VCO frequency is given by: fvco = Bs x Ks x Ms / Ns  Some example frequency configurations show below as VCO Frequency   synth_vco_freq_base (Bs)   synth_vco_freq_mult (Ks): 2.50000 GHz   25 kHz (0x61A8)   100,000 (0x0186A0) 4.35456 GHz   8 kHz (0x1F40)   544,320 (0x084E40)

Address:	0x0687:0x0689	
Name:	synth_vco_freq_mult	
Default:	0x017BB0	
Type:	R/W	
Bit Field	Function Name	Description
23:0	_	Sets the synthesizer frequency multiplier (Ks). See synth_vco_freq_base description for more information.

Address:	0x068A:0x068B	
Name:	synth_vco_freq_m	
Default:	0x0001	
Type:	R/W	
Bit Field	Function Name	Description
15:0	_	Sets the Ms component of the VCO frequency. See synth_vco_freq_base description for more information.

Address:	0x068C:0x068D	
Name:	synth_vco_freq_n	
Default:	0x0001	
Type:	R/W	
Bit Field	Function Name	Description
15:0	_	Sets the Ns component of the VCO frequency. See synth vco freq base description for more information.

Address:	0x0693	
Name:	synth_config	
Default:	0x01	
Type:	R/W	
Bit Field	Function Name	Description
7	reserved	_
6:4	dpll_sel	Selects the DPLL that drives the associated synthesizer. An invalid DPLL number will select DPLL0.  To change this bitfield for an enabled synth, this sequence must be followed:  1. Set bit 0 to 0 (disable synthesizer)  2. Request mailbox write  3. Modify this bitfield and set bit 0 to 1 (re-enable synthesizer)  4. Request mailbox write
3:1	reserved	_
0	en	0: Disable synthesizer 1: Enable synthesizer

Address:	0x0694	
Name:	synth_config2	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:1	reserved	_
0	remap	For synth2:  0: synth2 dividers C and D are not exposed on any outputs. synth3 dividers A and B are exposed on hpoutclk8 to 11.  1: synth2 dividers C and D are exposed on outputs hpoutclk8 to 11. synth3 dividers A and B are not exposed on any outputs.  See registers 0x254 (hp_out_ctrl_3) and 0x255 (hp_out_routing_3) for complete details.  For synth2 in system PLL, bypass FALSE (see Figure 6-19) the bit must be 1.  For synth2 in system PLL, bypass TRUE (see Figure 6-20) the bit must be 0.

Address:	0x0699:0x069D	
Name:	synth_out_a_div	
Default:	0x000000005	
Type:	R/W	
Bit Field	E C N	<b>-</b>
Dit Fleid	Function Name	Description
39:34	reserved	— Description

Address:	0x069E	
Name:	synth_out_a_driver	
Default:	0x03	
Type:	R/W	
Bit Field	Function Name	Description
7:3	reserved	_
2:0	strength	For synth0, sets the drive strength for gpoutclk0:
		• x00: 1x
		• x01: 2x
		• x10: 3x
		x11: 4x (default)
		For all other synths, the drive strength only applies to differential outputs.
		For synth1, sets the drive strength for hpoutclk0 and 1.
		For synth2, sets the drive strength for hpoutclk4 and 5, etc.
		• 000: 8 mA (0.4V @ 50Ω)
		• 001: 12 mA (0.6V @ 50Ω)
		• 010: 14 mA (0.7V @ 50Ω)
		• 011: 16 mA (0.4V @ 25Ω)
		• 100: 24 mA (0.6V @ 25Ω)
		• 101: 28 mA (0.7V @ 25Ω)
		• 110–111: Invalid (8 mA)

Address:	0x069F	
Name:	synth_out_a_ctrl	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:6	reserved	_
5	width_en	O: Output clock is 50% duty cycle     Output clock high pulse is programmed by synth_out_a_width register
4	polarity	0: Regular (non-inverse) polarity 1: Inverse polarity
3	reserved	_
2:0	mode	This field selects the output clock mode:  • 000: Regular clock  • 001: Clock + PWM PPS 25/75  • 010: Clock + PWM PPS 75/25  • 011: Clock + PWM PP2S 25/75  • 100: Clock + PWM PP2S 75/25  • 101–111: Invalid (regular clock)

Address:	0x06A1:0x06A4	
Name:	synth_out_a_width	
Default:	0x00000000	
Type:	R/W	
Bit Field	Function Name	Description

Address:	0x06A5:0x06A9	
Name:	synth_out_a_shift	
Default:	0x000000000	
Type:	R/W	
Bit Field	Function Name	Description
39:34	reserved	_
33:0	reserved	_

Address:	0x06AD:0x06B1	
Name:	synth_out_b_div	
Default:	0x0000000028	
Type:	R/W	
Bit Field	Function Name	Description
39:34	reserved	Description —

Address:	0x06B2	
Name:	synth_out_b_driver	
Default:	0x03	
Type:	R/W	
Bit Field	Function Name	Description
7:3	reserved	_
2:0	strength	For synth0, sets the drive strength for gpoutclk1:
		• x00: 1x
		• x01: 2x
		• x10: 3x
		• x11: 4x (default)
		For synth2 and 3, the drive strength only applies to differential outputs. For synth2, sets the drive strength for hpoutclk6 and 7. For synth3, sets the drive strength for hpoutclk10 and 11, etc. $\bullet\ 000: 8\ \text{mA}\ (0.4V\ @\ 50\Omega)$ $\bullet\ 001: 12\ \text{mA}\ (0.6V\ @\ 50\Omega)$ $\bullet\ 010: 14\ \text{mA}\ (0.7V\ @\ 50\Omega)$ $\bullet\ 011: 16\ \text{mA}\ (0.4V\ @\ 25\Omega)$ $\bullet\ 100: 24\ \text{mA}\ (0.6V\ @\ 25\Omega)$ $\bullet\ 101: 28\ \text{mA}\ (0.7V\ @\ 25\Omega)$ $\bullet\ 110-111: \text{Invalid}\ (8\ \text{mA})$
		For all other synths, this register is reserved.

Address:	0x06B3	
Name:	synth_out_b_ctrl	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:6	reserved	_
5	width_en	See description for register at address 0x69F bit 5 (synth_out_a_ctrl::width_en).
4	polarity	See description for register at address 0x69F bit 4 (synth_out_a_ctrl::polarity).
3	reserved	_
2:0	mode	See description for register at address 0x69F bits 2:0 (synth_out_a_ctrl::mode).

Address:	0x06B5:0x06B8	
Name:	synth_out_b_width	
Default:	0x00000000	
Type:	R/W	
Bit Field	Function Name	Description
31:0	_	See description for register at address 0x6A1:0x6A4 (synth_out_a_width).

Address:	0x06B9:0x06BD	
Name:	synth_out_b_shift	
Default:	0x000000000	
Type:	R/W	
Bit Field	Function Name	Description
39:34	reserved	_
33:0	reserved	

Address:	0x06C1:0x06C5	
Name:	synth out c div	
Default:	0x000000000	
Type:	R/W	
Bit Field	E C N	<b>-</b>
Dit Fleid	Function Name	Description
39:34	reserved	— Description

Address:	0x06C6	
Name:	synth_out_c_driver	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:3	reserved	_
2:0	strength	For synth1, the drive strength only applies to differential outputs. For synth1, sets the drive strength for hpoutclk2 and 3.   • 000: 8 mA $(0.4V @ 50\Omega)$ • 001: 12 mA $(0.6V @ 50\Omega)$ • 010: 14 mA $(0.7V @ 50\Omega)$ • 011: 16 mA $(0.4V @ 25\Omega)$ • 100: 24 mA $(0.6V @ 25\Omega)$ • 101: 28 mA $(0.7V @ 25\Omega)$ • 101-11: Invalid $(8 \text{ mA})$

Address:	0x06C7	
Name:	synth_out_c_ctrl	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:6	reserved	_
5	width_en	See description for register at address 0x69F bit 5 (synth_out_a_ctrl::width_en).
4	polarity	See description for register at address 0x69F bit 4 (synth_out_a_ctrl::polarity).
3	reserved	_
2:0	mode	See description for register at address 0x69F bits 2:0 synth_out_a_ctrl::mode).

Address:	0x06C9:0x06CC	
Name:	synth_out_c_width	
Default:	0x00000000	
Type:	R/W	
Bit Field	Function Name	Description
31:0	_	See description for register at address 0x6A1–0x6A4 (synth_out_a_width).

Address:	0x06CD:0x06D1	
Name:	synth_out_c_shift	
Default:	0x000000000	
Type:	R/W	
Bit Field	Function Name	Description
Bit Field 39:34	Function Name reserved	Description

Address:	0x06D5:0x06D9	
Name:	synth_out_d_div	
Default:	0x000000000	
Type:	R/W	
Bit Field	Function Name	Description
Bit Field 39:34	Function Name reserved	Description —

Address:	0x06DA	
Name:	synth_out_d_driver	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:3	reserved	_
2:0	strength	For synth2, the drive strength only applies to differential outputs. For synth2, set the drive strength for hpoutclk10 and 11.   • 000: 8 mA $(0.4V @ 50\Omega)$ • 001: 12 mA $(0.6V @ 50)$ • 010: 14 mA $(0.7V @ 50\Omega)$ • 011: 16 mA $(0.4V @ 25\Omega)$ • 100: 24 mA $(0.6V @ 25\Omega)$ • 101: 28 mA $(0.7V @ 25\Omega)$ • 110–111: Invalid $(8 \text{ mA})$

Address:	0x06DB	
Name:	synth_out_d_ctrl	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7:6	reserved	_
5	width_en	See description for register at address 0x69F bit 5 (synth_out_a_ctrl::width_en).
4	polarity	See description for register at address 0x69F bit 4 (synth_out_a_ctrl::polarity).
3	reserved	_
2:0	mode	See description for register at address 0x69F bits 2:0 (synth_out_a_ctrl::mode).

Address:	0x06DD:0x06E0	
Name:	synth_out_d_width	
Default:	0x00000000	
Туре:	R/W	
Bit Field	Function Name	Description
31:0	_	See description for register at address 0x6A1–0x6A4 (synth_out_a_width).

Address:	0x06E1:0x06E5	
Name:	synth_out_d_shift	
Default:	0x000000000	
Type:	R/W	
Bit Field	Function Name	Description
Bit Field 39:34	Function Name reserved	Description —

Address:	0x06FE	
Name:	uport	
Default:	0x00	
Type:	R/W	
Bit Field	Function Name	Description
7.0	lockout	When set, this field causes all other uport registers to be read-only. When zero, all registers are open for writing.
6:1	reserved	_
0	status	This field indicates if microport attempted access had not been successful. The register content will be 0x00 if the access had been successful.

Unsigned binary value of these bits represents selected page for SPI access:
Unsigned binary value of these bits represents selected page for SPI access:
Unsigned binary value of these bits represents selected page for SPI access:
Unsigned binary value of these bits represents selected page for SPI access:
page for SPI access:
<ul> <li>0x00: page 0 (first 128 bytes)</li> <li>0x01: page 1 (second 128 bytes)</li> <li>0x02: page 2 (third 128 bytes)</li> <li>0x03: page 3 (fourth 128 bytes)</li> <li>0x04: page 4 (fifth 128 bytes)</li> <li>0x05: page 5 (sixth 128 bytes)</li> <li>0x06: page 6 (seventh 128 bytes)</li> <li>0x07: reserved</li> <li>0x08: page 8 (ninth 128 bytes)</li> <li>0x09: reserved</li> <li>0x0A: page 10 (eleventh 128 bytes)</li> <li>0x0B: page 11 (twelfth 128 bytes)</li> <li>0x0C: page 12 (thirteenth 128 bytes)</li> <li>0x0D: page 13 (fourteenth 128 bytes)</li> </ul>

## 10.0 ELECTRICAL CHARACTERISTICS

# 10.1 Absolute Maximum Ratings

TABLE 10-1: ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min.	Тур.	Max.	Units
Supply Voltage, 3.3V	$V_{DD_R}$	-0.5	_	4.0	V
Supply Voltage, 2.5V	V <sub>DD_R</sub>	-0.5	_	4.0	V
Supply Voltage, 1.8V	V <sub>DD18_R</sub>	-0.5	_	2.5	V
Output Supply Voltage	$V_{DDO_R}$	-0.5	_	4.0	V
CML Pull-up Voltage	V <sub>DDU_R</sub>	-0.5	_	4.0	V
Voltage on any Digital Pin	V <sub>PIN</sub>	-0.5	_	4.0	V
Voltage on any OSCI or OSCO Pin	V <sub>osc</sub>	-0.3	_	V <sub>DD</sub> + 0.3	V
Storage Temperature	T <sub>ST</sub>	-55	_	125	°C

- Note 1: Exceeding these values may cause permanent damage.
  - 2: Functional operation under these conditions is not implied.
  - 3: Voltages are with respect to ground (GND) unless otherwise stated.
  - **4:** The device supports two power supply modes (3.3V and 1.8V; 2.5V and 1.8V).

## 10.2 Recommended Operating Conditions

TABLE 10-2: RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Units	
Supply Voltage, 3.3V	V <sub>DD</sub>	3.135	3.30	3.465	V	
Supply Voltage, 2.5V	V <sub>DD</sub>	2.375	2.50	2.625	V	
Supply Voltage, 1.8V	V <sub>DD18</sub>	1.71	1.80	1.89	V	
		1.71	1.8	1.89		
Output Supply Voltage	V <sub>DDO</sub>	2.375	2.5	2.625	V	
		3.135	3.3	3.465		
		1.71	1.8	1.89		
CML Pull-up Voltage	V <sub>DDPU</sub>	2.375	2.5	2.625	V	
		3.135	3.3	3.465	7	
Operating Temperature	T <sub>A</sub>	-40	25	85	°C	
Input Voltage	V <sub>DD-IN</sub>	V <sub>DD</sub> – 0.3	_	V <sub>DD</sub> + 0.3	V	

Note 1: Voltages are with respect to ground (GND) unless otherwise stated.

<sup>2:</sup> The device supports two power supply modes (3.3V and 1.8V; 2.5V and 1.8V).

#### 10.3 DC Electrical Characteristics

TABLE 10-3: DC ELECTRICAL CHARACTERISTICS: CURRENT—CORE

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
	1 ()/ 2.2\/)	_	150	160	mA	3.3V/1.8V sysApII
	I <sub>CORE</sub> (V <sub>DD</sub> 3.3V)	_	90	100	mA	3.3V/1.8V bypApll
	I <sub>CORE</sub> (V <sub>DD18</sub> 1.8V)	_	280	300	mA	3.3V/1.8V sysApII
Current for Core		_	190	210	mA	3.3V/1.8V bypApll
Current for Core	I <sub>CORE</sub> (V <sub>DD</sub> 2.5V)	_	130	150	mA	2.5V/1.8V sysApII
		_	70	80	mA	2.5V/1.8V bypApll
	1 (\/ 1.9\/)	_	280	300	mA	2.5V/1.8V sysApII
	I <sub>CORE</sub> (V <sub>DD18</sub> 1.8V)	_	200	210	mA	2.5V/1.8V bypApll

Note 1: V<sub>DDO</sub> is connected to V<sub>DD</sub> and is included in the V<sub>DD</sub> measured current value.

<sup>2:</sup> sysApll is "System APLL Mode" and is when osc input is 49.152 MHz and Syn[3] is used for internal clock generation.

**<sup>3:</sup>** bypApII is "Bypass APLL Mode" and is when osc input is 114.285 MHz and no synthesizers are used for internal clock generation.

<sup>4:</sup> Current is measured with synthesizers, dividers and outputs disabled.

TABLE 10-4: DC ELECTRICAL CHARACTERISTICS: CURRENT—CORE + SYNTHESIZERS 3:1

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
	1 ()/ 2.2)/)	_	310	340	mA	3.3V/1.8V sysApII
	$I_{C\_SYN1}$ ( $V_{DD}$ 3.3V)	_	250	270	mA	3.3V/1.8V bypApII
		_	350	370	mA	3.3V/1.8V sysApII
Command for Commandors Sound	I <sub>C_SYN1</sub> (V <sub>DD18</sub> 1.8V)	_	260	280	mA	3.3V/1.8V bypApII
Current for Core plus Syn1		_	280	310	mA	2.5V/1.8V sysApII
	$I_{C\_SYN1}$ ( $V_{DD}$ 2.5V)	_	220	250	mA	2.5V/1.8V bypApII
	1 ()/ 1.0\/)	_	350	370	mA	2.5V/1.8V sysApII
	I <sub>C_SYN1</sub> (V <sub>DD18</sub> 1.8V)	_	260	280	mA	2.5V/1.8V bypApII
	1 ()/ 2.2)/)	_	240	270	mA	3.3V/1.8V sysApII
	$I_{C\_SYN2}$ ( $V_{DD}$ 3.3V)	_	180	200	mA	3.3V/1.8V bypApII
	1 ()/ 4.0)/)	_	400	430	mA	3.3V/1.8V sysApII
Company for Company of the Compa	I <sub>C_SYN2</sub> (V <sub>DD18</sub> 1.8V)	_	320	340	mA	3.3V/1.8V bypApII
Current for Core plus Syn2	I <sub>C_SYN2</sub> (V <sub>DD</sub> 2.5V)	_	210	240	mA	2.5V/1.8V sysApII
		_	150	180	mA	2.5V/1.8V bypApII
	I <sub>C_SYN2</sub> (V <sub>DD18</sub> 1.8V)	_	400	430	mA	2.5V/1.8V sysApII
		_	320	340	mA	2.5V/1.8V bypApII
	I <sub>C_SYN3</sub> (V <sub>DD</sub> 3.3V)	_	160	180	mA	2.2)//4.0)/
Company for Company of the Compa	I <sub>C SYN3</sub> (V <sub>DD18</sub> 1.8V)	_	300	320	mA	3.3V/1.8V bypApll
Current for Core plus Syn3	I <sub>C SYN3</sub> (V <sub>DD</sub> 2.5V)	_	140	160	mA	2 E\//1 9\/ b\/p \p
	I <sub>C SYN3</sub> (V <sub>DD18</sub> 1.8V)	_	300	320	mA	2.5V/1.8V bypApll
	. (// 2.2)/)	_	400	450	mA	3.3V/1.8V sysApII
	$I_{C_SYN12}$ ( $V_{DD}$ 3.3V)	_	340	380	mA	3.3V/1.8V bypApII
	1 ()/ 4.0)/)	_	480	510	mA	3.3V/1.8V sysApII
Current for Core plus Syn1	I <sub>C_SYN12</sub> (V <sub>DD18</sub> 1.8V)	_	390	410	mA	3.3V/1.8V bypApII
+ Syn2	. (// 0.5)()	_	360	410	mA	2.5V/1.8V sysApII
	$I_{C_SYN12}$ ( $V_{DD}$ 2.5V)	_	300	340	mA	2.5V/1.8V bypApII
	1 ()/ 4.0\/)	_	480	510	mA	2.5V/1.8V sysApII
	I <sub>C_SYN12</sub> (V <sub>DD18</sub> 1.8V)	_	390	410	mA	2.5V/1.8V bypApII
	I <sub>C SYN3</sub> (V <sub>DD</sub> 3.3V)	_	420	460	mA	2 2) //4 0) / 5 4 !!
Current for Core plus Syn1	I <sub>C SYN3</sub> (V <sub>DD18</sub> 1.8V)	_	490	530	mA	3.3V/1.8V bypApll
+ Syn2 + Syn3	I <sub>C SYN3</sub> (V <sub>DD</sub> 2.5V)	_	380	420	mA	0 5)//4 0)/ by m A m !!
	I <sub>C SYN3</sub> (V <sub>DD18</sub> 1.8V)	l —	490	530	mA	2.5V/1.8V bypApll

**Note 1:**  $V_{DDO}$  is connected to  $V_{DD}$  and is included in the  $V_{DD}$  measured current value.

- **4:** VCOs are programmed to their highest rate; dividers and outputs are disabled.
- 5: Current is measured with synthesizer individually enabled/disabled and includes core current.

<sup>2:</sup> sysApll is "System APLL Mode" and is when osc input is 49.152 MHz and Syn[3] is used for internal clock generation.

**<sup>3:</sup>** bypApII is "Bypass APLL Mode" and is when osc input is 114.285 MHz and no synthesizers are used for internal clock generation.

TABLE 10-5: DC ELECTRICAL CHARACTERISTICS: CURRENT—CORE + SYNTHESIZER 1 + HPOUT\_DIFF[1:0] OUTPUTS

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
		_	330	370	mA	3.3V/1.8V sysApII
	I <sub>CS1_HPD</sub> (V <sub>DD</sub> 3.3V)	_	270	300	mA	3.3V/1.8V bypApII
	1 ()/ 10\/)	_	350	370	mA	3.3V/1.8V sysApII
Current for Core plus: Syn1DivA +	I <sub>CS1_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	260	280	mA	3.3V/1.8V bypApII
HPOUT_DIFF[0]	1 (\/ 2.5\/)	_	300	340	mA	2.5V/1.8V sysApII
	I <sub>CS1_HPD</sub> (V <sub>DD</sub> 2.5V)	_	240	270	mA	2.5V/1.8V bypApII
	1 ()/ 10\/)	_	350	370	mA	2.5V/1.8V sysApII
	I <sub>CS1_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	260	280	mA	2.5V/1.8V bypApII
	1 ()/ 2.2)/)	_	380	420	mA	3.3V/1.8V sysApII
	I <sub>CS1_HPD</sub> (V <sub>DD</sub> 3.3V)	_	320	350	mA	3.3V/1.8V bypApII
	I <sub>CS1_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	350	370	mA	3.3V/1.8V sysApII
Current for Core plus: Syn1DivA +		_	260	280	mA	3.3V/1.8V bypApII
HPOUT DIFF[0:1]	I <sub>CS1_HPD</sub> (V <sub>DD</sub> 2.5V)	_	350	390	mA	2.5V/1.8V sysApII
[]		_	290	320	mA	2.5V/1.8V bypApII
	1 ()/ 10\/)	_	350	370	mA	2.5V/1.8V sysApll
	I <sub>CS1_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	270	290	mA	2.5V/1.8V bypApII
	1 (1/ 0.01/)	_	380	420	mA	3.3V/1.8V sysApII
	I <sub>CS1_HPD</sub> (V <sub>DD</sub> 3.3V)	_	320	350	mA	3.3V/1.8V bypApII
	1 ()/ 10)/)	_	350	370	mA	3.3V/1.8V sysApII
Current for Core plus:	I <sub>CS1_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	260	280	mA	3.3V/1.8V bypApII
Syn1DivAC +   HPOUT DIFF[0:1]	I ()/ 2.5\/)	_	350	390	mA	2.5V/1.8V sysApll
	I <sub>CS1_HPD</sub> (V <sub>DD</sub> 2.5V)	_	290	320	mA	2.5V/1.8V bypApII
	1 ()/ 10\/)	_	350	370	mA	2.5V/1.8V sysApII
	I <sub>CS1_HPD</sub> (V <sub>DD18</sub> 1.8V)		270	280	mA	2.5V/1.8V bypApII

- **Note 1:** V<sub>DDO</sub> and V<sub>DDPU</sub> are connected to V<sub>DD</sub> and are included in the V<sub>DD</sub> measured current value; see Figure 9-1.
  - 2: sysApll is "System APLL Mode" and is when osc input is 49.152 MHz and Syn[3] is used for internal clock generation.
  - **3:** bypApII is "Bypass APLL Mode" and is when osc input is 114.285 MHz and no synthesizers are used for internal clock generation.
  - 4: VCOs are programmed to their highest rate; outputs are at 622.08 MHz.
  - **5:** Output drive impedance is set to  $25\Omega$ ; output drivel level is set to 0.4V.
  - 6: Current is measured with synthesizer and outputs individually enabled/disabled and includes core current.




FIGURE 10-1: HPOUT\_DIFF (CML) Output.

TABLE 10-6: DC ELECTRICAL CHARACTERISTICS: CURRENT—CORE + SYNTHESIZER 2 + HPOUT\_DIFF[5:2] OUTPUTS

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
	1 ()/ 2.2\/)	_	270	300	mA	3.3V/1.8V sysApII
	I <sub>CS2_HPD</sub> (V <sub>DD</sub> 3.3V)	_	210	230	mA	3.3V/1.8V bypApII
	1 ()/ 1.9)/)	_	400	430	mA	3.3V/1.8V sysApII
Current for Core plus: Syn2DivA +	I <sub>CS2_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	320	340	mA	3.3V/1.8V bypApII
HPOUT_DIFF[2]	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	_	240	270	mA	2.5V/1.8V sysApII
665[2]	I <sub>CS2_HPD</sub> (V <sub>DD</sub> 2.5V)	_	180	200	mA	2.5V/1.8V bypApII
	1 (\/ 1.9\/)	_	400	430	mA	2.5V/1.8V sysApII
	I <sub>CS2_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	320	340	mA	2.5V/1.8V bypApII
	1 ()/ 2.2\/)	_	290	330	mA	3.3V/1.8V sysApII
	I <sub>CS2_HPD</sub> (V <sub>DD</sub> 3.3V)	_	230	260	mA	3.3V/1.8V bypApII
	I <sub>CS2_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	410	440	mA	3.3V/1.8V sysApII
Current for Core plus: Syn2DivA +		_	320	350	mA	3.3V/1.8V bypApII
HPOUT_DIFF[2:3]	I <sub>CS2_HPD</sub> (V <sub>DD</sub> 2.5V)	_	260	300	mA	2.5V/1.8V sysApII
55 [2.0]		_	200	230	mA	2.5V/1.8V bypApII
	I <sub>CS2_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	410	440	mA	2.5V/1.8V sysApII
		_	320	350	mA	2.5V/1.8V bypApII
		_	290	330	mA	3.3V/1.8V sysApII
	I <sub>CS2_HPD</sub> (V <sub>DD</sub> 3.3V)	_	230	260	mA	3.3V/1.8V bypApII
	1 (\/ 1.9\/)	_	420	450	mA	3.3V/1.8V sysApII
Current for Core plus: Syn2DivAB +	I <sub>CS2_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	330	360	mA	3.3V/1.8V bypApII
HPOUT_DIFF[2:3]	1 ()/ 25\/)	_	260	300	mA	2.5V/1.8V sysApII
[]	I <sub>CS2_HPD</sub> (V <sub>DD</sub> 2.5V)	_	200	230	mA	2.5V/1.8V bypApII
	1 ()/ 1.9)/)	_	420	450	mA	2.5V/1.8V sysApII
	I <sub>CS2_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	330	360	mA	2.5V/1.8V bypApII
	I <sub>CS2_HPD</sub> (V <sub>DD</sub> 3.3V)	_	330	370	mA	3.3V/1.8V sysApII
Current for Core plus: Syn2DivABCD +	I <sub>CS2_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	480	520	mA	J.JV/1.OV SYSAPII
HPOUT DIFF[2:5]	I <sub>CS2_HPD</sub> (V <sub>DD</sub> 2.5V)	_	300	340	mA	2.5V/1.8V sysApll
	I <sub>CS2_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	480	520	mA	2.0 V/ 1.0 V SysApii

**Note 1:** V<sub>DDO</sub> and V<sub>DDPU</sub> are connected to V<sub>DD</sub> and are included in the V<sub>DD</sub> measured current value; see Figure 9-1.

- 2: sysApll is "System APLL Mode" and is when osc input is 49.152 MHz and Syn[3] is used for internal clock generation.
- **3:** bypApII is "Bypass APLL Mode" and is when osc input is 114.285 MHz and no synthesizers are used for internal clock generation.
- 4: Syn2DivCD + HPOUT\_DIFF[4:5] should not be used in bypass mode as jitter is significantly higher.
- 5: VCOs are programmed to their highest rate; outputs are at 622.08 MHz.
- **6:** Output drive impedance is set to  $25\Omega$ ; output drivel level is set to 0.4V.
- 7: Current is measured with synthesizer and outputs individually enabled/disabled and includes core current.

TABLE 10-7: DC ELECTRICAL CHARACTERISTICS: CURRENT—CORE + SYNTHESIZER 3 + HPOUT\_DIFF[5:4] OUTPUTS

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
	I <sub>CS3_HPD</sub> (V <sub>DD</sub> 3.3V)	_	180	210	mA	3.3V/1.8V bypApll
Current for Core plus: Syn3DivA +	I <sub>CS3_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	300	320	mA	3.3V/1.6V bypApii
HPOUT DIFF[4]	I <sub>CS3_HPD</sub> (V <sub>DD</sub> 2.5V)	_	160	190	mA	2.5V/1.8V bypApll
005[1]	I <sub>CS3_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	300	320	mA	2.3V/1.6V bypApii
	I <sub>CS3_HPD</sub> (V <sub>DD</sub> 3.3V)	_	200	230	mA	3.3V/1.8V bypApll
Current for Core plus: Syn3DivA +	I <sub>CS3_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	300	330	mA	3.3 V/ I.O V DypApii
HPOUT DIFF[4:5]	I <sub>CS3_HPD</sub> (V <sub>DD</sub> 2.5V)	_	180	210	mA	2.5V/1.8V bypApll
	I <sub>CS3_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	300	330	mA	2.3V/1.6V bypApii
	I <sub>CS3_HPD</sub> (V <sub>DD</sub> 3.3V)	_	200	230	mA	3.3V/1.8V bypApll
Current for Core plus: Syn3DivAB + HPOUT_DIFF[4:5]	I <sub>CS3_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	310	340	mA	3.3 V/ I.O V DypApii
	I <sub>CS3_HPD</sub> (V <sub>DD</sub> 2.5V)	_	180	210	mA	2.5V/1.8V bypApll
	I <sub>CS3_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	310	340	mA	Z.3V/1.0V bypApii

**Note 1:**  $V_{DDO}$  and  $V_{DDPU}$  are connected to  $V_{DD}$  and are included in the  $V_{DD}$  measured current value; see Figure 9-1.

- 3: VCOs are programmed to their highest rate; outputs are at 622.08 MHz.
- **4:** Output drive impedance is set to  $25\Omega$ ; output drivel level is set to 0.4V.
- 5: Current is measured with synthesizer and outputs individually enabled/disabled and includes core current.

**<sup>2:</sup>** bypApII is "Bypass APLL Mode" and is when osc input is 114.285 MHz and no synthesizers are used for internal clock generation.

TABLE 10-8: DC ELECTRICAL CHARACTERISTICS: CURRENT—CORE + SYNTHESIZER 3:1 + HPOUT\_DIFF[5:0] OUTPUTS

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
	1 ()/ 2.2)/)	_	450	500	mA	3.3V/1.8V sysApll
	I <sub>CS2_HPD</sub> (V <sub>DD</sub> 3.3V)	_	390	430	mA	3.3V/1.8V bypApII
	1 ()/ 10)/)	_	480	510	mA	3.3V/1.8V sysApll
Current for Core plus: Syn1DivA + Syn2DivA	I <sub>CS2_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	390	410	mA	3.3V/1.8V bypApII
+ HPOUT DIFF[0,2]	1 ()/ 2.5\/)	_	410	460	mA	2.5V/1.8V sysApll
7 11 001_511 [0,2]	I <sub>CS2_HPD</sub> (V <sub>DD</sub> 2.5V)	_	350	400	mA	2.5V/1.8V bypApII
	1 ()/ 19\/)	_	480	510	mA	2.5V/1.8V sysApll
	I <sub>CS2_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	390	420	mA	2.5V/1.8V bypApII
	1 ()/ 2.2\/)	_	520	580	mA	3.3V/1.8V sysApII
	I <sub>CS2_HPD</sub> (V <sub>DD</sub> 3.3V)	_	460	510	mA	3.3V/1.8V bypApII
Current for Core plus:	1 ()/ 10)/)	_	490	520	mA	3.3V/1.8V sysApll
Syn1DivAC +	I <sub>CS2_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	400	430	mA	3.3V/1.8V bypApII
Syn2DivAB +	I <sub>CS2_HPD</sub> (V <sub>DD</sub> 2.5V)	_	480	540	mA	2.5V/1.8V sysApll
HPOUT_DIFF[0:3]		_	420	470	mA	2.5V/1.8V bypApII
	I <sub>CS2_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	490	520	mA	2.5V/1.8V sysApll
		_	400	430	mA	2.5V/1.8V bypApII
Current for Core plus:	I <sub>CS2 HPD</sub> (V <sub>DD</sub> 3.3V)	_	490	540	mA	2 2) //4 0) / h. /p A p
Syn1DivA + Syn2DivA	I <sub>CS2 HPD</sub> (V <sub>DD18</sub> 1.8V)	_	490	530	mA	3.3V/1.8V bypApII
+ Syn3DivA +	I <sub>CS2 HPD</sub> (V <sub>DD</sub> 2.5V)	_	440	500	mA	2 E\//1 9\/ by n A nll
HPOUT_DIFF[0,2,4]	I <sub>CS2_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	490	530	mA	2.5V/1.8V bypApII
Current for Core plus:	I <sub>CS2_HPD</sub> (V <sub>DD</sub> 3.3V)	_	580	640	mA	2 2)//1 0)/ by/p A pll
Syn1DivA + Syn2DivA	I <sub>CS2 HPD</sub> (V <sub>DD18</sub> 1.8V)	_	520	560	mA	3.3V/1.8V bypApII
+ Syn3DivA +	I <sub>CS2 HPD</sub> (V <sub>DD</sub> 2.5V)	_	530	600	mA	0. 5) //4. 0) / b. //2 A z. II
HPOUT_DIFF[0:5]	I <sub>CS2_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	520	560	mA	2.5V/1.8V bypApII
Current for Core plus:	I <sub>CS2 HPD</sub> (V <sub>DD</sub> 3.3V)	_	580	640	mA	2 2)//1 0)/ by/p A pll
Syn1DivAC + Syn2DivAB +	I <sub>CS2 HPD</sub> (V <sub>DD18</sub> 1.8V)	_	520	560	mA	3.3V/1.8V bypApII
Syn3DivAB +	I <sub>CS2 HPD</sub> (V <sub>DD</sub> 2.5V)	_	530	600	mA	0. 5) //4. 0) / b. //2 A z. II
HPOUT_DIFF[0:5]	I <sub>CS2 HPD</sub> (V <sub>DD18</sub> 1.8V)	_	520	560	mA	2.5V/1.8V bypApII
Current for Core plus:	I <sub>CS2 HPD</sub> (V <sub>DD</sub> 3.3V)	_	630	710	mA	0.0)//4.0)//
Syn1DivAC + Syn2DivAB +	I <sub>CS2_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	520	560	mA	3.3V/1.8V bypApII
Syn3DivAB + HPOUT DIFF[0:5]	I <sub>CS2_HPD</sub> (V <sub>DD</sub> 2.5V)	_	590	660	mA	0.5)//4.0)//1
Drive Level = 0.7V	I <sub>CS2_HPD</sub> (V <sub>DD18</sub> 1.8V)	_	520	560	mA	2.5V/1.8V bypApll

**Note 1:** V<sub>DDO</sub> and V<sub>DDPU</sub> are connected to V<sub>DD</sub> and are included in the VDD measured current value; see Figure 9-1.

- 2: sysApll is "System APLL Mode" and is when osc input is 49.152 MHz and Syn[3] is used for internal clock generation.
- **3:** bypApII is "Bypass APLL Mode" and is when osc input is 114.285 MHz and no synthesizers are used for internal clock generation.
- 4: VCOs are programmed to their highest rate; outputs are at 622.08 MHz.
- 5: Output drive impedance is set to  $25\Omega$ ; output drivel level is set to 0.4V unless otherwise indicated.
- 6: Current is measured with synthesizer and outputs individually enabled/disabled and includes core current.

TABLE 10-9: DC ELECTRICAL CHARACTERISTICS: CURRENT—CORE + SYNTHESIZER 1 + HPOUT[3:0] OUTPUTS

Characteristics	Symbol	Min.	Тур.	Max.	Unit s	Notes
	1 ()/ 2.2)/)	_	350	390	mA	3.3V/1.8V sysApII
	I <sub>CS1_HPO</sub> (V <sub>DD</sub> 3.3V)	_	290	330	mA	3.3V/1.8V bypApII
	1 (\/ 1.0\/)	_	350	380	mA	3.3V/1.8V sysApII
Current for Core plus:	I <sub>CS1_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	260	290	mA	3.3V/1.8V bypApII
Syn1DivA + HPOUT[0]	1 ()/ 2.5\()	_	300	340	mA	2.5V/1.8V sysApll
	I <sub>CS1_HPO</sub> (V <sub>DD</sub> 2.5V)	_	240	280	mA	2.5V/1.8V bypApII
	laav vaa (Vaava 1 8V)	_	350	380	mA	2.5V/1.8V sysApll
	I <sub>CS1_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	260	290	mA	2.5V/1.8V bypApII
	1 ()/ 2.2\/)	_	400	440	mA	3.3V/1.8V sysApII
	I <sub>CS1_HPO</sub> (V <sub>DD</sub> 3.3V)	_	340	370	mA	3.3V/1.8V bypApII
	las / (\/ /a 1.8\/)	_	350	380	mA	3.3V/1.8V sysApII
Current for Core plus:	I <sub>CS1_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	260	290	mΑ	3.3V/1.8V bypApII
Syn1DivA + HPOUT[0:3]	1 ()/ 25\/)	_	350	390	mA	2.5V/1.8V sysApII
	I <sub>CS1_HPO</sub> (V <sub>DD</sub> 2.5V)	_	290	320	mA	2.5V/1.8V bypApII
	1	_	350	380	mA	2.5V/1.8V sysApII
	I <sub>CS1_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	270	290	mA	2.5V/1.8V bypApII
	(\/ 2.3\/)	_	480	520	mΑ	3.3V/1.8V sysApII
	I <sub>CS1_HPO</sub> (V <sub>DD</sub> 3.3V)	_	420	450	mA	3.3V/1.8V bypApII
	L (\/ 1.9\/)	_	370	410	mΑ	3.3V/1.8V sysApII
Current for Core plus: Syn1DivABCD +	I <sub>CS1_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	290	320	mΑ	3.3V/1.8V bypApII
HPOUT[0:3]	l (\/ 2.5\/\	_	420	460	mA	2.5V/1.8V sysApII
	I <sub>CS1_HPO</sub> (V <sub>DD</sub> 2.5V)	_	360	400	mA	2.5V/1.8V bypApII
	l (\/ 1 \\/_	_	370	410	mΑ	2.5V/1.8V sysApII
	I <sub>CS1_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	290	320	mA	2.5V/1.8V bypApII

- **Note 1:**  $V_{DDO}$  is connected to  $V_{DD}$  and is included in the  $V_{DD}$  measured current value.
  - 2: sysApll is "System APLL Mode" and is when osc input is 49.152 MHz and Syn[3] is used for internal clock generation.
  - **3:** bypApII is "Bypass APLL Mode" and is when osc input is 114.285 MHz and no synthesizers are used for internal clock generation.
  - **4:** VCOs are programmed to their highest rate; outputs are at 125 MHz.
  - 5: Current is measured with synthesizer and outputs individually enabled/disabled and includes core current.
  - **6:** See Figure 10-1.




FIGURE 10-2: HPOUT and GPOUT (CMOS) Output.

TABLE 10-10: DC ELECTRICAL CHARACTERISTICS: CURRENT—CORE + SYNTHESIZER 2 + HPOUT[11:4] OUTPUTS.

Characteristics	Symbol	Min.	Тур.	Max.	Unit s	Notes
	1 (\/ 2.2\/)	_	270	300	mA	3.3V/1.8V sysApII
	I <sub>CS2_HPO</sub> (V <sub>DD</sub> 3.3V)	_	210	230	mΑ	3.3V/1.8V bypApII
	1 (\/ 1.9\/)	_	400	440	mΑ	3.3V/1.8V sysApII
Current for Core plus:	I <sub>CS2_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	320	350	mA	3.3V/1.8V bypApII
Syn2DivA + HPOUT[4]	l (\/ 2.5\/\	_	230	260	mΑ	2.5V/1.8V sysApll
	I <sub>CS2_HPO</sub> (V <sub>DD</sub> 2.5V)	_	170	190	mΑ	2.5V/1.8V bypApII
	lace vac (Vac ve 1.8V/)	_	400	440	mA	2.5V/1.8V sysApII
	I <sub>CS2_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	320	350	mA	2.5V/1.8V bypApII
	1 ()/ 2.2)/)	_	310	340	mA	3.3V/1.8V sysApII
Current for Core plus: Syn2DivA + HPOUT[4:7]	I <sub>CS2_HPO</sub> (V <sub>DD</sub> 3.3V)	_	250	280	mA	3.3V/1.8V bypApII
	1 ()/ 10)/)	_	410	450	mA	3.3V/1.8V sysApII
	I <sub>CS2_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	320	350	mA	3.3V/1.8V bypApII
	1 ()/ () 5)/)	_	260	290	mA	2.5V/1.8V sysApII
	I <sub>CS2_HPO</sub> (V <sub>DD</sub> 2.5V)	_	200	220	mA	2.5V/1.8V bypApII
	I <sub>CS2_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	410	450	mA	2.5V/1.8V sysApII
		_	320	360	mA	2.5V/1.8V bypApII
	1 ()/ 2.2)/)	_	310	340	mA	3.3V/1.8V sysApII
	$I_{CS2\_HPO} (V_{DD} 3.3V)$	_	250	280	mA	3.3V/1.8V bypApII
	1 ()/ 10)/)	_	420	460	mA	3.3V/1.8V sysApII
Current for Core plus: Syn2DivAB +	I <sub>CS2_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	330	370	mA	3.3V/1.8V bypApII
HPOUT[4:7]	I (\/ 2.5\/\	_	260	290	mA	2.5V/1.8V sysApII
66.[]	$I_{CS2\_HPO} (V_{DD} 2.5V)$	_	200	220	mA	2.5V/1.8V bypApII
	1 ()/ 4.0)/)	_	420	460	mA	2.5V/1.8V sysApII
	I <sub>CS2_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	330	370	mA	2.5V/1.8V bypApII
	I <sub>CS2_HPO</sub> (V <sub>DD</sub> 3.3V)	_	370	410	mA	2 2)//4 9)/ 0//0 / 0//
Current for Core plus:	I <sub>CS2_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	480	530	mA	3.3V/1.8V sysApII
Syn2DivABCD + HPOUT[4:11]	I <sub>CS2 HPO</sub> (V <sub>DD</sub> 2.5V)	_	310	340	mA	2 EV//4 9V/ ava A all
3 .[]	I <sub>CS2_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	480	530	mA	2.5V/1.8V sysApll

Note 1:  $V_{DDO}$  is connected to  $V_{DD}$  and is included in the  $V_{DD}$  measured current value.

- 2: sysApll is "System APLL Mode" and is when osc input is 49.152 MHz and Syn[3] is used for internal clock generation.
- **3:** bypApIl is "Bypass APLL Mode" and is when osc input is 114.285 MHz and no synthesizers are used for internal clock generation.
- 4: Syn2DivCD + HPOUT[8:11] should not be used in bypass mode as jitter is significantly higher.
- **5:** VCOs are programmed to their highest rate; outputs are at 125 MHz.
- 6: Current is measured with synthesizer and outputs individually enabled/disabled and includes core current.
- **7:** See Figure 10-1.

TABLE 10-11: DC ELECTRICAL CHARACTERISTICS: CURRENT—CORE + SYNTHESIZER 3 + HPOUT[11:8] OUTPUTS

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
	I <sub>CS3_HPO</sub> (V <sub>DD</sub> 3.3V)	_	180	200	mA	3.3V/1.8V bypApll
Current for Core plus: Syn3DivA + HPOUT[8]	re plus: I <sub>CS3_HPO</sub> (V <sub>DD18</sub> 1.8V)		300	340	mA	3.3V/1.0V bypApii
	I <sub>CS3_HPO</sub> (V <sub>DD</sub> 2.5V)	_	160	180	mA	2.5V/1.8V bypApll
	I <sub>CS3_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	300	340	mA	2.5V/1.6V bypApii
	I <sub>CS3_HPO</sub> (V <sub>DD</sub> 3.3V)	_	220	250	mA	2 2\//1 9\/ bynAnll
Current for Core plus: Syn3DivA +	I <sub>CS3_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	300	340	mA	3.3V/1.8V bypApll
HPOUT[8:11]	I <sub>CS3_HPO</sub> (V <sub>DD</sub> 2.5V)	_	190	210	mA	2.5V/1.8V bypApll
	I <sub>CS3_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	310	340	mA	2.5V/1.6V bypApii
	I <sub>CS3_HPO</sub> (V <sub>DD</sub> 3.3V)	_	220	250	mA	3.3V/1.8V bypApll
Current for Core plus:	I <sub>CS3_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	310	350	mA	3.3V/1.0V bypApii
Syn3DivAB + HPOUT[8:11]	I <sub>CS3_HPO</sub> (V <sub>DD</sub> 2.5V)	_	190	210	mA	2.5V/1.8V bypApll
	I <sub>CS3_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	320	350	mA	2.5V/1.6V DypApii

**Note 1:**  $V_{DDO}$  is connected to  $V_{DD}$  and is included in the  $V_{DD}$  measured current value.

**<sup>2:</sup>** bypApII is "Bypass APLL Mode" and is when osc input is 114.285 MHz and no synthesizers are used for internal clock generation.

<sup>3:</sup> VCOs are programmed to their highest rate; outputs are at 125 MHz.

<sup>4:</sup> Current is measured with synthesizer and outputs individually enabled/disabled and includes core current.

**<sup>5</sup>**: See Figure 10-1.

TABLE 10-12: DC ELECTRICAL CHARACTERISTICS: CURRENT—CORE + SYNTHESIZER 3:1 + HPOUT[11:0] OUTPUTS

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes	
	1 ()/ 2.2)/)	_	470	520	mA	3.3V/1.8V sysApll	
	I <sub>CS2_HPO</sub> (V <sub>DD</sub> 3.3V)	_	400	460	mA	3.3V/1.8V bypApII	
	1 ()/ 4.0)/)	_	480	520	mA	3.3V/1.8V sysApII	
Current for Core plus:	I <sub>CS2_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	390	430	mA	3.3V/1.8V bypApII	
Syn1DivA + Syn2DivA + HPOUT[0,4]		_	400	450	mA	2.5V/1.8V sysApll	
55 .[5, .]	I <sub>CS2_HPO</sub> (V <sub>DD</sub> 2.5V)	_	340	390	mA	2.5V/1.8V bypApII	
	1 ()/ 10\/)	_	480	520	mA	2.5V/1.8V sysApll	
	I <sub>CS2_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	390	430	mA	2.5V/1.8V bypApII	
	1 ()/ 2.2\/)	_	640	690	mA	3.3V/1.8V sysApll	
Current for Core plus: Syn1DivABCD + Syn2DivAB + HPOUT[0:7]	I <sub>CS2_HPO</sub> (V <sub>DD</sub> 3.3V)	_	580	620	mA	3.3V/1.8V bypApII	
	1 ()/ 4.0)/)	_	520	560	mA	3.3V/1.8V sysApll	
	I <sub>CS2_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	430	470	mA	3.3V/1.8V bypApII	
		_	560	600	mA	2.5V/1.8V sysApll	
	I <sub>CS2_HPO</sub> (V <sub>DD</sub> 2.5V)	_	490	530	mA	2.5V/1.8V bypApII	
	1 07 4 070	_	520	560	mA	2.5V/1.8V sysApll	
	I <sub>CS2_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	430	470	mA	2.5V/1.8V bypApII	
	I <sub>CS2 HPO</sub> (V <sub>DD</sub> 3.3V)	_	500	560	mA	2 2) //4 0) /	
Current for Core plus:	I <sub>CS2 HPO</sub> (V <sub>DD18</sub> 1.8V)	_	500	550	mA	3.3V/1.8V bypApII	
Syn1DivA + Syn2DivA + Syn3DivA + HPOUT[0,4,8]	I <sub>CS2 HPO</sub> (V <sub>DD</sub> 2.5V)	_	430	480	mA	2 E\//1 9\/ by/p A pll	
	I <sub>CS2_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	500	550	mA	2.5V/1.8V bypApII	
	I <sub>CS2_HPO</sub> (V <sub>DD</sub> 3.3V)	_	640	680	mA	2 2)//1 0)/ by/p A pll	
Current for Core plus: Syn1DivA + Syn2DivA +	I <sub>CS2_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	510	560	mA	3.3V/1.8V bypApII	
Syn3DivA + HPOUT[0:11]	I <sub>CS2_HPO</sub> (V <sub>DD</sub> 2.5V)	_	550	580	mA	0 5)//4 0)/ by m A mil	
Synobla (* Fill Sortering	I <sub>CS2_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	510	560	mA	2.5V/1.8V bypApII	
Current for Core plus:	I <sub>CS2_HPO</sub> (V <sub>DD</sub> 3.3V)	_	720	760	mA	2 2)//1 0)/ by/p A pll	
Syn1DivABCD +	I <sub>CS2 HPO</sub> (V <sub>DD18</sub> 1.8V)	_	550	610	mA	3.3V/1.8V bypApII	
Syn2DivAB + Syn3DivAB	I <sub>CS2_HPO</sub> (V <sub>DD</sub> 2.5V)	_	620	660	mA	0 5)//4 0)/ by m A mil	
+ HPOUT[0:11]	I <sub>CS2 HPO</sub> (V <sub>DD18</sub> 1.8V)	_	550	510	mA	2.5V/1.8V bypApII	
Current for Core plus:	I <sub>CS2_HPO</sub> (V <sub>DD</sub> 3.3V)	_	590	650	mA	2 2)//4 0)/ 5: 4 !!	
Syn1DivABCD +	I <sub>CS2_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	520	580	mA	3.3V/1.8V bypApII	
Syn2DivAB + Syn3DivAB + HPOUT[0:11] (Outputs are at	I <sub>CS2_HPO</sub> (V <sub>DD</sub> 2.5V)	_	520	570	mA	0.5)//4.0)//1	
100 Hz)	I <sub>CS2_HPO</sub> (V <sub>DD18</sub> 1.8V)	_	520	580	mA	2.5V/1.8V bypApII	

- Note 1:  $V_{DDO}$  is connected to  $V_{DD}$  and is included in the  $V_{DD}$  measured current value.
  - 2: sysApll is "System APLL Mode" and is when osc input is 49.152 MHz and Syn[3] is used for internal clock generation.
  - **3:** bypApII is "Bypass APLL Mode" and is when osc input is 114.285 MHz and no synthesizers are used for internal clock generation.
  - 4: VCOs are programmed to their highest rate; outputs are at 125 MHz unless otherwise indicated.
  - 5: Current is measured with synthesizer and outputs individually enabled/disabled and includes core current.
  - **6:** See Figure 10-1.

TABLE 10-13: DC ELECTRICAL CHARACTERISTICS: CURRENT—CORE + SYNTHESIZER 0 + GPOUT[1:0] OUTPUTS

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
	1 (\/ 2.2\/)	_	160	180	mA	3.3V/1.8V sysApII
Current for Core plus: Syn0DivA + GPOUT[0]	$I_{CS0\_GP}$ ( $V_{DD}$ 3.3V)	_	100	110	mA	3.3V/1.8V bypApII
	1(\/ 1.8\/\	_	270	300	mA	3.3V/1.8V sysApII
	I <sub>CS0_GP</sub> (V <sub>DD18</sub> 1.8V)	_	190	220	mA	3.3V/1.8V bypApII
	I (\/ 2.5\/)	_	140	160	mA	2.5V/1.8V sysApII
	I <sub>CS0_GP</sub> (V <sub>DD</sub> 2.5V)	_	80	90	mA	2.5V/1.8V bypApII
	I (\/ 1 8\/)	_	270	300	mA	2.5V/1.8V sysApII
	I <sub>CS0_GP</sub> (V <sub>DD18</sub> 1.8V)	_	190	220	mA	2.5V/1.8V bypApII
	1(\/ 3.3\/)	_	170	180	mA	3.3V/1.8V sysApll
	I <sub>CS0_GP</sub> (V <sub>DD</sub> 3.3V)	_	110	120	mA	3.3V/1.8V bypApII
	1 (\/ 1.9\/\	_	270	300	mA	3.3V/1.8V sysApll
Current for Core plus:	I <sub>CS0_GP</sub> (V <sub>DD18</sub> 1.8V)		190	220	mA	3.3V/1.8V bypApII
Syn0DivAB + GPOUT[0:1]	L (\/ 2.5\/)	_	140	160	mA	2.5V/1.8V sysApII
	I <sub>CS0_GP</sub> (V <sub>DD</sub> 2.5V)	_	80	90	mA	2.5V/1.8V bypApII
	1(\/ 1.8\/\	_	270	300	mA	2.5V/1.8V sysApll
	I <sub>CS0_GP</sub> (V <sub>DD18</sub> 1.8V)	_	190	220	mA	2.5V/1.8V bypApII

- **Note 1:**  $V_{DDO}$  is connected to  $V_{DD}$  and is included in the  $V_{DD}$  measured current value.
  - 2: sysApll is "System APLL Mode" and is when osc input is 49.152 MHz and Syn[3] is used for internal clock generation.
  - **3:** bypApII is "Bypass APLL Mode" and is when osc input is 114.285 MHz and no synthesizers are used for internal clock generation.
  - 4: VCOs are programmed to their highest rate; outputs are at 125 MHz.
  - 5: Output drivel level is set to 4X.
  - 6: Current is measured with synthesizer and outputs individually enabled/disabled and includes core current.
  - **7:** See Figure 10-1.

TABLE 10-14: DC ELECTRICAL CHARACTERISTICS: CURRENT—CORE + SYNTHESIZER 3:0 + HPOUT[11:0] + GPOUT[1:0]

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Current for Core plus:	I <sub>CS012_HPOGP</sub> (V <sub>DD</sub> 3.3V)	_	720	760	mA	_
Syn0DivAB + Syn1DivABCD +	I <sub>CS012_HPOGP</sub> (V <sub>DD18</sub> 1.8V)	_	580	640	mA	_
Syn2DivABCD + GPOUT[0:1]	I <sub>CS012_HPOGP</sub> (V <sub>DD</sub> 2.5V)	_	620	650	mA	_
+ HPOUT[0:11]	I <sub>CS012_HPOGP</sub> (V <sub>DD18</sub> 1.8V)	_	580	640	mA	
Current for Core plus:	I <sub>CS012_HPOGP</sub> (V <sub>DD</sub> 3.3V)	_	600	650	mA	_
Syn0DivAB + Syn1DivABCD +	I <sub>CS012_HPOGP</sub> (V <sub>DD18</sub> 1.8V)	_	550	610	mA	_
Syn2DivABCD + GPOUT[0:1]   + HPOUT[0:11] (Outputs are at	I <sub>CS012_HPOGP</sub> (V <sub>DD</sub> 2.5V)	_	520	570	mA	_
100 Hz)	I <sub>CS012_HPOGP</sub> (V <sub>DD18</sub> 1.8V)	_	550	610	mA	_
Current for Core plus:	I <sub>CS0123_HPOGP</sub> (V <sub>DD</sub> 3.3V)	_	730	770	mA	_
Syn0DivAB + Syn1DivABCD +	I <sub>CS0123_HPOGP</sub> (V <sub>DD18</sub> 1.8V)	_	550	610	mA	_
Syn2DivAB + Syn3DivAB +	I <sub>CS0123_HPOGP</sub> (V <sub>DD</sub> 2.5V)		630	670	mA	_
GPOUT[0:1] + HPOUT[0:11]	I <sub>CS0123_HPOGP</sub> (V <sub>DD18</sub> 1.8V)	_	550	610	mA	_

TABLE 10-14: DC ELECTRICAL CHARACTERISTICS: CURRENT—CORE + SYNTHESIZER 3:0 + HPOUT[11:0] + GPOUT[1:0] (CONTINUED)

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Current for Core plus:	I <sub>CS0123_HPOGP</sub> (V <sub>DD</sub> 3.3V)	_	610	660	mA	_
Syn0DivAB + Syn1DivABCD +	I <sub>CS0123_HPOGP</sub> (V <sub>DD18</sub> 1.8V)	_	520	580	mA	
Syn2DivAB + Syn3DivAB + GPOUT[0:1] + HPOUT[0:11]	I <sub>CS0123_HPOGP</sub> (V <sub>DD</sub> 2.5V)	_	540	580	mA	
(Outputs are at 100 Hz)	I <sub>CS0123_HPOGP</sub> (V <sub>DD18</sub> 1.8V)		520	580	mA	_

- **Note 1:** V<sub>DDO</sub> is connected to V<sup>DD</sup> and is included in the V<sub>DD</sub> measured current value.
  - 2: sysApll is "System APLL Mode" is when osc input is 49.152 MHz and Syn[3] is used for internal clock generation.
  - **3:** bypApII is "Bypass APLL Mode" and is when osc input is 114.285 MHz and no synthesizers are used for internal clock generation.
  - 4: VCOs are programmed to their highest rate; outputs are at 125 MHz unless otherwise indicated.
  - 5: GPOUT output drivel level is set to 4X.
  - 6: Current is measured with synthesizer and outputs individually enabled/disabled and includes core current.
  - **7:** See Figure 10-1.

TABLE 10-15: DC ELECTRICAL CHARACTERISTICS: REFERENCE INPUTS (Note 1)

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Single-ended CMOS high-level input voltage for ref[9:0]	V <sub>IH-CMOS</sub>	0.7 × V <sub>DD</sub>	_	_	V	_
Single-ended CMOS low-level input voltage for ref[9:0]	V <sub>IL-CMOS</sub>	_	_	0.3 × V <sub>DD</sub>	V	_
Single-ended CMOS input leakage current for ref[9:0]	I <sub>IL-CMOS</sub>	-10	_	10	μA	Note 2, Note 3
Single-ended PECL high-level input voltage for ref[9:0]	V <sub>IH-PECL</sub>	V <sub>REF-PECL</sub> + 0.2	_	_	V	
Single-ended PECL low-level input voltage for ref[9:0]	V <sub>IL-PECL</sub>	_	_	V <sub>REF-PECL</sub> – 0.2	V	V <sub>DD</sub> = 3.3V or 2.5V
Single-ended PECL input reference voltage for ref[9:0]	V <sub>IL-PECL</sub>	_	0.55 × V <sub>DD</sub>	_	V	
Single-ended PECL input leakage current for ref[9:0]	I <sub>IL-PECL</sub>		_	10	μA	V <sub>I</sub> = V <sub>DD</sub> or 0.8V, Note 2
Differential input common mode voltage for ref[4:0]	V <sub>CM</sub>		_	2.0	V	_
Differential input voltage difference for ref[4:0]	V <sub>ID</sub>		_	1.0	V	_
Differential input leakage current for ref[4:0]	I <sub>IL</sub>		_	10	μA	Note 2, Note 3

**Note 1:** Values are over both power supply modes (3.3V and 1.8V, 2.5V and 1.8V).

2: Leakage current flowing out of the device pin referenced as positive.

**3:**  $V_I = V_{DD}$  or 0V.

TABLE 10-16: DC ELECTRICAL CHARACTERISTICS\* - OTHER INPUTS AND I/O, BI-DIRECTIONAL

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
High-level input voltage for osci[2:0]	V <sub>IH</sub>	1.26	_	_	V	_
Low-level input voltage for osci[2:0]	V <sub>IL</sub>	_	_	0.54	V	_
Input leakage current for osci[2:0]	I <sub>IL</sub>	-10	_	10	μA	Note 1, Note 2
Differential input common mode voltage for mclki[p,n]	V <sub>CM</sub>	_		2.0	V	_
Differential input voltage difference for mclki[p,n]	V <sub>ID</sub>	_		1.0	V	_
Differential input leakage current for mclki[p,n]	I <sub>IL</sub>	-20		10	μA	Note 1, Note 2
CMOS high-level input voltage for gpio[3:0], rst_b	V <sub>IH-CMOS</sub>	_	_	_	V	_
CMOS low-level input voltage for gpio[3:0], rst_b	V <sub>IL-CMOS</sub>	_	_	0.3 × V <sub>DD</sub>	V	_
CMOS input leakage current for gpio[3:0] (75 kΩ pulldown)	I <sub>IL-CMOS</sub>	-80		10	μA	Note 1, Note 2
CMOS input leakage current for rst_b (75 kΩ pullup)	I <sub>IL-CMOS</sub>	-10	_	80	μA	Note 1, Note 2
Schmitt high-level input voltage for tdi, tms, tck, trst_b, cs_b_asel0, m_so	V <sub>IH-SCHM</sub>	2.0		_	V	_
Schmitt low-level input voltage for tdi, tms, tck, trst_b, cs_b_asel0, m_so	V <sub>IL-SCHM</sub>	_	_	0.7	V	_
Schmitt input leakage current for tdi, tms, tck, trst_b, cs_b_asel0, m_so (33 kΩ pullup)	I <sub>IL-SCHM</sub>	-10		160	μA	Note 1, Note 2
Bidirectional schmitt high-level input voltage for si_sda, sck_scl, so_asel1, gpio[6:4]	V <sub>IH-BIDI</sub>	2.0	_	_	V	_
Bidirectional schmitt low-level input voltage for si_sda, sck_scl, so_asel1, gpio[6:4]	V <sub>SIL-BIDI</sub>	_	_	0.7	V	_
Bidirectional schmitt input leakage current for si_sda, sck_scl (33 kΩ pullup)	I <sub>IL-BIDI</sub>	-10	_	160	μA	Note 1, Note 2
Bidirectional schmitt input leakage current for so_asel1	I <sub>IL-BIDI</sub>	-10	_	10	μA	Note 1, Note 2
Bidirectional schmitt input leakage current for gpio[6:4] (33 kΩ pulldown)	I <sub>IL-BIDI</sub>	-160	_	15	μA	Note 1, Note 2
Tri-Level high-level input voltage for cnfgsel	V <sub>IH-TRI</sub>	2.2		_	V	_
Tri-Level mid-level input voltage for cnfgsel	V <sub>IM-TRI</sub>	1.1		1.8	V	_
Tri-Level low-level input voltage for cnfgsel	V <sub>IL-TRI</sub>			0.8	V	_
Tri-Level input leakage current for cnfgsel (115 k $\Omega$ pullup, 125 k $\Omega$ pulldown)	I <sub>IL-TRI</sub>	-10	_	50	μΑ	V <sub>I</sub> = V <sub>DD18</sub> or 0V, Note 1

Note 1: Leakage current flowing out of the device pin referenced as positive.

**2:**  $V_I = V_{DD}$  or 0V.

TABLE 10-17: DC ELECTRICAL CHARACTERISTICS: HPOUT\_DIFF OUTPUTS

Output Voltage Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
HPOUT_DIFF[0:1] high level	V <sub>OH-CML</sub>	V <sub>DDO</sub> – 0.11	V <sub>DDO</sub> – 0.02	$V_{DDO}$	V	
HPOUT_DIFF[0:1] low level	V <sub>OL-CML</sub>	V <sub>DDO</sub> - 0.92	V <sub>DDO</sub> - 0.69	V <sub>DDO</sub> - 0.48	V	
HPOUT_DIFF[0:1] high to low	V <sub>OD-CML</sub>	0.46	0.67	0.90	V	
HPOUT_DIFF[0:1] differential	2 × V <sub>OD-CML</sub>	0.92	1.34	1.80	V	
HPOUT_DIFF[2:3] high level	V <sub>OH-CML</sub>	V <sub>DDO</sub> – 0.11	V <sub>DDO</sub> - 0.02	$V_{DDO}$	V	V <sub>DDO</sub> 3.3V or
HPOUT_DIFF[2:3] low level	V <sub>OL-CML</sub>	V <sub>DDO</sub> - 0.96	V <sub>DDO</sub> – 0.74	V <sub>DDO</sub> - 0.54	V	2.5V, Output
HPOUT_DIFF[2:3] high to low	V <sub>OD-CML</sub>	0.50	0.72	0.94	V	Setting 0.7V (see Figure 10-2
HPOUT_DIFF[2:3] differential	2 × V <sub>OD-CML</sub>	1.0	1.44	1.88	V	and Figure 6-13)
HPOUT_DIFF[4:5] high level	V <sub>OH-CML</sub>	V <sub>DDO</sub> – 0.11	V <sub>DDO</sub> – 0.02	$V_{DDO}$	V	
HPOUT_DIFF[4:5] low level	V <sub>OL-CML</sub>	V <sub>DDO</sub> – 0.84	V <sub>DDO</sub> – 0.61	V <sub>DDO</sub> - 0.43	V	
HPOUT_DIFF[4:5] high to low	V <sub>OD-CML</sub>	0.41	0.59	0.83	V	
HPOUT_DIFF[4:5] differential	2 × V <sub>OD-CML</sub>	0.82	1.18	1.66	V	
HPOUT_DIFF[0:1] high level	V <sub>OH-CML</sub>	V <sub>DDO</sub> – 0.11	V <sub>DDO</sub> – 0.02	$V_{DDO}$	V	
HPOUT_DIFF[0:1] low level	V <sub>OL-CML</sub>	V <sub>DDO</sub> – 0.82	V <sub>DDO</sub> – 0.61	$V_{DDO} - 0.43$	V	
HPOUT_DIFF[0:1] high to low	V <sub>OD-CML</sub>	0.41	0.60	0.81	V	
HPOUT_DIFF[0:1] differential	2 × V <sub>OD-CML</sub>	0.82	1.20	1.62	V	
HPOUT_DIFF[2:3] high level	V <sub>OH-CML</sub>	V <sub>DDO</sub> – 0.11	V <sub>DDO</sub> – 0.02	$V_{DDO}$	V	V <sub>DDO</sub> 3.3V, 2.5V,
HPOUT_DIFF[2:3] low level	V <sub>OL-CML</sub>	V <sub>DDO</sub> – 0.85	V <sub>DDO</sub> – 0.66	V <sub>DDO</sub> – 0.48	V	or 1.8V, Output
HPOUT_DIFF[2:3] high to low	V <sub>OD-CML</sub>	0.46	0.65	0.84	V	Setting 0.6V (see Figure 10-2
HPOUT_DIFF[2:3] differential	2 × V <sub>OD-CML</sub>	0.92	1.30	1.68	V	and Figure 6-13)
HPOUT_DIFF[4:5] high level	V <sub>OH-CML</sub>	V <sub>DDO</sub> – 0.11	V <sub>DDO</sub> – 0.02	$V_{DDO}$	V	
HPOUT_DIFF[4:5] low level	V <sub>OL-CML</sub>	V <sub>DDO</sub> – 0.76	V <sub>DDO</sub> – 0.55	V <sub>DDO</sub> – 0.38	V	
HPOUT_DIFF[4:5] high to low	V <sub>OD-CML</sub>	0.36	0.53	0.74	V	
HPOUT_DIFF[4:5] differential	2 × V <sub>OD-CML</sub>	0.72	1.06	1.48	V	
HPOUT_DIFF[0:1] high level	V <sub>OH-CML</sub>	V <sub>DDO</sub> – 0.11	V <sub>DDO</sub> – 0.02	$V_{DDO}$	V	
HPOUT_DIFF[0:1] low level	V <sub>OL-CML</sub>	V <sub>DDO</sub> – 0.55	V <sub>DDO</sub> – 0.42	V <sub>DDO</sub> – 0.28	V	
HPOUT_DIFF[0:1] high to low	V <sub>OD-CML</sub>	0.27	0.41	0.54	V	
HPOUT_DIFF[0:1] differential	2 × V <sub>OD-CML</sub>	0.54	0.82	1.08	V	
HPOUT_DIFF[2:3] high level	V <sub>OH-CML</sub>	V <sub>DDO</sub> – 0.11	V <sub>DDO</sub> – 0.02	$V_{DDO}$	V	V <sub>DDO</sub> 3.3V, 2.5V,
HPOUT_DIFF[2:3] low level	V <sub>OL-CML</sub>	V <sub>DDO</sub> – 0.58	V <sub>DDO</sub> – 0.45	V <sub>DDO</sub> – 0.31	V	or 1.8V, Output Setting 0.4V
HPOUT_DIFF[2:3] high to low	V <sub>OD-CML</sub>	0.31	0.44	0.56	V	(see Figure 10-2
HPOUT_DIFF[2:3] differential	2 × V <sub>OD-CML</sub>	0.62	0.88	1.12	V	and Figure 6-13)
HPOUT_DIFF[4:5] high level	V <sub>OH-CML</sub>	V <sub>DDO</sub> – 0.11	V <sub>DDO</sub> – 0.02	$V_{DDO}$	V	
HPOUT_DIFF[4:5] low level	V <sub>OL-CML</sub>	V <sub>DDO</sub> – 0.53	V <sub>DDO</sub> – 0.37	V <sub>DDO</sub> – 0.25	V	
HPOUT_DIFF[4:5] high to low	V <sub>OD-CML</sub>	0.24	0.36	0.52	V	
HPOUT_DIFF[4:5] differential	$2 \times V_{OD-CML}$	0.48	0.72	1.04	V	

- **Note 1:** V<sub>DD</sub> may be 2.5V or 3.3V as specified in Recommended Operating Conditions.
  - **2:** V<sub>DDO</sub> may be 1.8V, 2.5V, or 3.3V as specified in Recommended Operating Conditions.
  - 3: HPOUT\_DIFF for CML outputs.
  - 4: CML pull-up resistors are RPU =  $50\Omega$  to  $V_{DDO}$  and far end termination is  $50\Omega$  to  $V_{DDO}$ .
  - **5:** Output drive impedance is set to  $25\Omega$ .
  - **6:** CML drive level can be set to 0.7V, 0.6V, or 0.4V when V<sub>DDO</sub> is 3.3V.
  - 7: CML drive level can be set to 0.6V or 0.4V when  $V_{DDO}$  is 1.8V.




FIGURE 10-3: HPOUT\_DIFF (CML) DC Output Level.

TABLE 10-18: DC ELECTRICAL CHARACTERISTICS: HPOUT AND GPOUT OUTPUTS

<b>Output Voltage Characteristics</b>	Symbol	Min.	Тур.	Max.	Units	Notes
HPOUT[3:0] high level (V <sub>DDO</sub> = 1.8V, I <sub>OH</sub> = 3 mA)	V <sub>OH-HPOUT</sub>	0.8 × V <sub>DDO</sub>		_	V	
HPOUT[3:0] low level (V <sub>DDO</sub> = 1.8V, I <sub>OL</sub> = 3 mA)	V <sub>OL-HPOUT</sub>	ı	I	0.2 × V <sub>DDO</sub>	V	
HPOUT[3:0] high level (V <sub>DDO</sub> = 2.5V, I <sub>OH</sub> = 8 mA)	V <sub>OH-HPOUT</sub>	0.8 × V <sub>DDO</sub>		_	V	See Figure 10-1,
HPOUT[3:0] low level (V <sub>DDO</sub> = 2.5V, I <sub>OL</sub> = 8 mA)	V <sub>OL-HPOUT</sub>	1		0.2 × V <sub>DDO</sub>	V	Figure 10-3
HPOUT[3:0] high level (V <sub>DDO</sub> = 3.3V, I <sub>OH</sub> = 14 mA)	V <sub>OH-HPOUT</sub>	0.8 × V <sub>DDO</sub>		_	V	
HPOUT[3:0] low level ( $V_{DDO} = 3.3V$ , $I_{OL} = 14$ mA)	V <sub>OL-HPOUT</sub>	_	-	0.2 × V <sub>DDO</sub>	V	
HPOUT[11:4] high level (V <sub>DDO</sub> = 1.8V, I <sub>OH</sub> = 5 mA)	V <sub>OH-HPOUT</sub>	0.8 × V <sub>DDO</sub>	-	_	V	
HPOUT[11:4] low level (V <sub>DDO</sub> = 1.8V, I <sub>OL</sub> = 5 mA)	V <sub>OL-HPOUT</sub>	_		0.2 × V <sub>DDO</sub>	V	
HPOUT[11:4] high level (V <sub>DDO</sub> = 2.5V, I <sub>OH</sub> = 12 mA)	V <sub>OH-HPOUT</sub>	0.8 × V <sub>DDO</sub>	1	_	V	See Figure 10-1,
HPOUT[11:4] low level (V <sub>DDO</sub> = 2.5V, I <sub>OL</sub> = 12 mA)	V <sub>OL-HPOUT</sub>	_		0.2 × V <sub>DDO</sub>	V	Figure 10-3
HPOUT[11:4] high level (V <sub>DDO</sub> = 3.3V, I <sub>OH</sub> = 21 mA)	V <sub>OH-HPOUT</sub>	0.8 × V <sub>DDO</sub>		_	\ \	
HPOUT[11:4] low level (V <sub>DDO</sub> = 3.3V, I <sub>OL</sub> = 21 mA)	V <sub>OL-HPOUT</sub>	_	_	0.2 × V <sub>DDO</sub>	V	
GPOUT high level (I <sub>OH</sub> = 1.5 mA)	V <sub>OH-GPOUT</sub>	$0.8 \times V_{DDO}$	-	_	V	Drive Setting = 1X,
GPOUT low level (I <sub>OL</sub> = 1.5 mA)	V <sub>OL-GPOUT</sub>	_	_	$0.2 \times V_{DDO}$	V	see Figure 10-1, Figure 10-3
GPOUT high level (I <sub>OH</sub> = 3 mA)	V <sub>OH-GPOUT</sub>	$0.8 \times V_{DDO}$		_	V	Drive Setting = 2X,
GPOUT low level (I <sub>OL</sub> = 3 mA)	V <sub>OL-GPOUT</sub>	_	-	$0.2 \times V_{DDO}$	V	see Figure 10-1, Figure 10-3
GPOUT high level (I <sub>OH</sub> = 4.5 mA)	V <sub>OH-GPOUT</sub>	$0.8 \times V_{DDO}$	_	_	V	Drive Setting = 3X,
GPOUT low level (I <sub>OL</sub> = 4.5 mA)	V <sub>OL-GPOUT</sub>	_	_	$0.2 \times V_{DDO}$	V	see Figure 10-1, Figure 10-3
GPOUT high level (I <sub>OH</sub> = 6 mA)	V <sub>OH-GPOUT</sub>	$0.8 \times V_{DDO}$	_	_	V	Drive Setting = 4X,
GPOUT low level (I <sub>OL</sub> = 6 mA)	V <sub>OL-GPOUT</sub>	_		0.2 × V <sub>DDO</sub>	V	see Figure 10-1, Figure 10-3

Note 1: Values are over both power supply modes (3.3V and 1.8V; 2.5V and 1.8V).

<sup>2:</sup> V<sub>DD</sub> may be 2.5V or 3.3V as specified in Recommended Operating Conditions.

<sup>3:</sup>  $V_{DDO}$  may be 1.8V, 2.5V, or 3.3V as specified in Recommended Operating Conditions.




TABLE 10-19: DC ELECTRICAL CHARACTERISTICS: OTHER OUTPUTS AND IO (BI-DIRECTIONAL)

Output Voltage Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
CMOS high-level (m_si, m_cs_b, m_sck)	V <sub>OH-CMOS</sub>	0.8 × V <sub>DDO</sub>	_	_	V	I <sub>OH</sub> = 6 mA
CMOS low-level (m_si, m_cs_b, m_sck)	V <sub>OL-CMOS</sub>	_	_	0.2 × V <sub>DDO</sub>	V	I <sub>OL</sub> = 10 mA
CMOS high-level (tdo)	V <sub>OH-CMOS</sub>	0.8 × V <sub>DDO</sub>	_	_	V	I <sub>OH</sub> = 3.5 mA
CMOS low-level (tdo)	V <sub>OL-CMOS</sub>		_	0.2 × V <sub>DDO</sub>	V	$I_{OL} = 5 \text{ mA}$
Bidirectional high level (so_asel1, gpio[5])	V <sub>OH-BIDI</sub>	0.8 × V <sub>DDO</sub>	_		V	I <sub>OH</sub> = 6 mA
Bidirectional low level (so_asel1, gpio[5])	V <sub>OL-BIDI</sub>	_	_	0.2 × V <sub>DDO</sub>	V	$I_{OL} = 6 \text{ mA}$
Bidirectional low level (si_sda, sck_scl)	V <sub>OL-BIDI</sub>	_	_	$0.2 \times V_{DDO}$	V	I <sub>OL</sub> = 2 mA
Bidirectional high level (gpio[6,4])	V <sub>OH-BIDI</sub>	0.8 × V <sub>DDO</sub>	_		V	I <sub>OH</sub> = 2.5 mA
Bidirectional low level (gpio[6,4])	V <sub>OL-BIDI</sub>	_	_	0.2 × V <sub>DDO</sub>	V	I <sub>OL</sub> = 2.5 mA
Bidirectional high level (gpio[3:0])	V <sub>OH-BIDI</sub>	0.8 × V <sub>DDO</sub>	_	_	V	I <sub>OH</sub> = 6 mA
Bidirectional low level (gpio[3:0])	V <sub>OL-BIDI</sub>	_	_	$0.2 \times V_{DDO}$	V	I <sub>OL</sub> = 6 mA

Note 1: Values are tested over both power supply modes (3.3V and 1.8V; 2.5V and 1.8V).

2: V<sub>DD</sub> may be 2.5V or 3.3V as specified in Recommended Operating Conditions.

#### 10.4 AC Electrical Characteristics

**Note:** All table values in Section 10.4 are over Recommended Operating Conditions.

TABLE 10-20: AC ELECTRICAL CHARACTERISTICS: OUTPUT TIMING PARAMETERS MEASUREMENT VOLTAGE LEVELS

Characteristics	Symbol	Units	Notes
HPOUT_DIFF (CML) threshold voltage	V <sub>T</sub>	V	
HPOUT_DIFF (CML) rise/fall threshold voltage high	V <sub>HM</sub>	V	Threshold (V <sub>T</sub> ) is 50%
HPOUT_DIFF (CML) rise/fall threshold voltage low	$V_{LM}$	V	of output swing.
HPOUT threshold voltage	V <sub>T</sub>	V	T
HPOUT rise/fall threshold voltage high	V <sub>HM</sub>	V	Threshold high (V <sub>HM</sub> ) is 80% of output swing.
HPOUT rise/fall threshold voltage low	$V_{LM}$	V	or output swing.
GPOUT threshold voltage	V <sub>T</sub>	V	Threshold low ( $V_{LM}$ ) is 20%
GPOUT rise/fall threshold voltage high	V <sub>HM</sub>	V	of output swing.
GPOUT rise/fall threshold voltage low	$V_{LM}$	V	

Note 1: For the threshold voltage drawing, see Figure 10-4.




FIGURE 10-5: Timing Parameter Measurement Voltage Levels.

TABLE 10-21: AC ELECTRICAL CHARACTERISTICS: INPUT TIMING

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Single-ended CMOS input reference frequency for ref[9:0]	1/T <sub>TREFP</sub>	_	_	180		
Single-ended CMOS input reference pulse width low or high for ref[9:0]	T <sub>TREFW</sub>	2.7	_	I		
Single-ended PECL input reference frequency for ref[9:0]	1/T <sub>TREFP</sub>	_	_	900		Soo Figure 10 F
Single-ended PECL input reference pulse width low or high for ref[9:0]	T <sub>TREFW</sub>	0.55	_	_		See Figure 10-5.
Differential input reference frequency for ref[4:0]	1/T <sub>TREFP</sub>	_	_	900		
Differential input reference pulse width low or high for ref[4:0]	T <sub>TREFW</sub>	0.55	_	_		
Duty cycle for osci		40	_	60		_
Duty cycle for mclki[p,n]		40	_	60		_




FIGURE 10-6: Reference Input Timing.

TABLE 10-22: AC ELECTRICAL CHARACTERISTICS: REF INPUT TO HPOUT\_DIFF, HPOUT AND GPOUT OUTPUT CLOCK TIMING

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Input reference (REF DIFF) to HPOUT_DIFF output delay	T <sub>D-REF-HPOUT_DIFF</sub>	-2.0	0	+2.0	ns	See Figure 9-1 and Figure 10-6
Input reference (REF) to HPOUT output delay	T <sub>D-REF-HPOUT</sub>	-2.0	0	+2.0	ns	See Figure 10-1
Input reference (REF) to GPOUT output delay	T <sub>D-REF-GPOUT</sub>	-2.5	0	+2.5	ns	and Figure 10-6

Note 1: Input and output are at the same frequency.

**2:** HPOUT DIFF output drive impedance is set to  $25\Omega$  and drive level is set to 0.7V.

3: GPOUT output drive level is set to 4X.




FIGURE 10-7: Reference Input to Output Clock Timing.





FIGURE 10-8: Output to Output Clock Timing.

TABLE 10-23: AC ELECTRICAL CHARACTERISTICS: HPOUT\_DIFF OUTPUT TIMING

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Frequency for HPOUT_DIFF outputs	F <sub>OUT-HPOUT_DIFF</sub>	_	_	900	MHz	_
Duty cycle for HPOUT_DIFF outputs (drive 0.7V)	T <sub>PWL</sub> , T <sub>PWH</sub>	45	50	55	%	Tested at 707.352 MHz and 900 MHz
Rise/fall time for HPOUT_DIFF outputs	t <sub>r</sub> / t <sub>f</sub>	200	285	450	ps	3.3V and 1.8V supply mode with 3.3V V <sub>DDO</sub>
(drive 0.7V)		200	310	450	ps	2.5V and 1.8V supply mode with 2.5V V <sub>DDO</sub>
Rise/fall time for HPOUT_DIFF outputs (drive 0.4V)	t <sub>r</sub> / t <sub>f</sub>	200	320	450	ps	2.5V and 1.8V supply mode with 1.8V V <sub>DDO</sub>

**Note 1:** Output drive impedance is set to  $25\Omega$ .

2: See Figure 10-4, Figure 10-8, and Figure 10-9.



**FIGURE 10-9:** HPOUT\_DIFF Output  $t_r$  and  $t_f$  Measurement Setup.




FIGURE 10-10: HPOUT\_DIFF Output Duty Cycle Measurement Setup.

TABLE 10-24: AC ELECTRICAL CHARACTERISTICS: HPOUT AND GPOUT OUTPUT TIMING

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
Frequency for HPOUT outputs	F <sub>OUT-HPOUT</sub>	_	_	180	MHz	_
Frequency for GPOUT outputs	F <sub>OUT-GPOUT</sub>	_	_	180	MHz	_
Duty cycle for HPOUT outputs	T <sub>PWL</sub> , T <sub>PWH</sub>	45	50	55	%	Tested at 77.760 MHz, 125 MHz, 156.25 MHz and 180 MHz
Duty cycle for GPOUT outputs	T <sub>PWL</sub> , T <sub>PWH</sub>	40	50	60	%	Tested at 125 MHz and 180 MHz
Rise times for HPOUT outputs	4	450	700	950	ps	3.3V and 1.8V supply mode with 3.3V V <sub>DDO</sub>
Nise unies for the Oot outputs	t <sub>r</sub>	750	1000	2100	ps	2.5V and 1.8V supply mode with 1.8V V <sub>DDO</sub>
Fall times for HPOUT outputs	4	450	700	950	ps	3.3V and 1.8V supply mode with 3.3V V <sub>DDO</sub>
rail times for the OOT outputs	t <sub>f</sub>	750	1000	2100	ps	2.5V and 1.8V supply mode with 1.8V V <sub>DDO</sub>
Rise times for GPOUT outputs	+	800	1500	2500	ps	3.3V and 1.8V supply mode
(drive 4X)	t <sub>r</sub>	1200	1900	3200	ps	2.5V and 1.8V supply mode
Fall times for GPOUT outputs	t_	500	700	1700	ps	3.3V and 1.8V supply mode
(drive 4X)	t <sub>f</sub>	600	900	2200	ps	2.5V and 1.8V supply mode

Note 1: See Figure 10-4 and Figure 10-10.




FIGURE 10-11: HPOUT and GPOUT Output t<sub>r</sub>, t<sub>f</sub>, and Duty Cycle Measurement Setup.

TABLE 10-25: AC ELECTRICAL CHARACTERISTICS: SPI (SERIAL PERIPHERAL INTERFACE) TIMING

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes	
sck period	tcyc	80	_	_	ns		
sck pulse width low	tclkl	40	_	_	ns		
sck pulse width high	tclkh	40	_	_	ns	See Figure 10-11 and Figure 10-12	
si setup (write) from sck rising edge	trxs	8	_	_	ns		
si hold (write) from sck falling edge	trxh	8	_	_	ns		
so delay (read) from sck falling edge	txd	_	_	25	ns		
cs_b to output high impedance	tohz	_	_	60	ns		
cs_b setup from sck falling edge (LSB first)	tcssi	16	_	_	ns	Coo Figure 40 44	
cs_b hold from sck rising edge (LSB first)	tcshi	8	_	_	ns	See Figure 10-11	
cs_b setup from sck rising edge (MSB first)	tcssm	16	_	_	ns	Coo Figure 40 40	
cs_b hold from sck falling edge (MSB first)	tcshm	8	_	_	ns	See Figure 10-12	

Note 1: For LSB first mode timing diagram, refer to Figure 10-11.

2: For LSB first mode timing diagram, refer to Figure 10-12.




FIGURE 10-12: SPI (Serial Peripheral Interface) Timing, LSB First Mode.




FIGURE 10-13: SPI (Serial Peripheral Interface) Timing, MSB First Mode.

**Note:** All table values in Section 10.4 are over Recommended Operating Conditions.

TABLE 10-26: AC ELECTRICAL CHARACTERISTICS: I<sup>2</sup>C SERIAL MICROPORT TIMING

Characteristics	Symbol	Min.	Тур.	Max.	Units	Notes
SCL clock frequency	f <sub>SCL</sub>	0	_	400	kHz	_
Hold time START condition	t <sub>HD:STA</sub>	0.6	_	_	us	_
Low period SCL	t <sub>LOW</sub>	1.3	_	_	us	_
Better/high period SCL	t <sub>HIGH</sub>	0.6	_	_	us	_
Setup time START condition	t <sub>SU:STA</sub>	0.6	_	_	us	_
Data hold time	t <sub>HD:DAT</sub>	0	_	0.9	us	_
Data setup time	t <sub>SU:DAT</sub>	100	_	_	ns	_
Rise time	t <sub>r</sub>	20 + 0.1	_	250	ns	_
Fall time	t <sub>f</sub>		_	250	ns	_
Setup time STOP condition	t <sub>SU:STO</sub>	0.6		_	ns	_
Bus free time between STOP/START	t <sub>BUF</sub>	1.3		_	ns	_
Pulse width of spikes	t <sub>SP</sub>	0	_	50	ns	Must be suppressed by the input filter
Max capacitance for each I/O pin	_	_	_	10	pF	_

**Note 1:** For I<sup>2</sup>C timing diagram, refer to Figure 10-13.




FIGURE 10-14: I<sup>2</sup>C Serial Microport Timing.

## 11.0 PERFORMANCE CHARACTERISTICS

## 11.1 Output Clocks Jitter Generation

TABLE 11-1: OUTPUT CLOCKS JITTER GENERATION: HPOUT\_DIFF[0:1] (CML) WITH 114.285 MHZ XO

Outputs	Output Frequency	Jitter Measurement Filter	Тур.	Max.	Units
	622.08 MHz	50 kHz-80 MHz	175	250	fs-rms
	022.00 WITZ	12 kHz-20 MHz	185	260	fs-rms
	625 MHz	50 kHz-80 MHz	175	250	fs-rms
HPOUT_DIFF[0]	023 WITZ	12 kHz–20 MHz	180	260	fs-rms
		10 kHz-1 MHz	160	220	fs-rms
	156.25 MHz	50 kHz-8 MHz	185	270	fs-rms
		12 kHz–20 MHz	240	325	fs-rms
	622.08 MHz	50 kHz-80 MHz	195	270	fs-rms
		12 kHz–20 MHz	190	270	fs-rms
	625 MHz	50 kHz-80 MHz	190	270	fs-rms
HPOUT_DIFF[1]	023 WITZ	12 kHz-20 MHz	190	280	fs-rms
		10 kHz-1 MHz	160	220	fs-rms
	156.25 MHz	50 kHz-8 MHz	190	275	fs-rms
		12 kHz-20 MHz	250	340	fs-rms

Note 1: Values are over both power supply modes (3.3V and 1.8V; 2.5V and 1.8V).

- 3: Output drive impedance is set to  $25\Omega$ .
- 4: Output drive levels are set to 0.4V.
- **5:** The DPLL is in locked mode with 14 Hz bandwidth and reference input at 19.44 MHz.
- **6:** Oscillators: VCC1-9004-114M285000 or VC-820-9004-114M285000.
- 7: The jitter test circuit is shown in Figure 10-14.

<sup>2:</sup> Values are with  $V_{DDO}$  = 3.3V for 3.3V/1.8V mode and with  $V_{DDO}$  = 2.5V for 2.5V/1.8V mode.

TABLE 11-2: OUTPUT CLOCKS JITTER GENERATION: HPOUT\_DIFF[2:3] (CML) WITH 114.285 MHZ XO

Outputs	Output Frequency	Jitter Measurement Filter	Тур.	Max.	Units
	622.08 MHz	50 kHz-80 MHz	170	230	fs-rms
	022.00 MITZ	12 kHz-20 MHz	185	250	fs-rms
	625 MHz	50 kHz-80 MHz	170	230	fs-rms
HPOUT_DIFF[2]	023 IVITZ	12 kHz-20 MHz	185	250	fs-rms
		10 kHz-1 MHz	165	215	fs-rms
	156.25 MHz	50 kHz-8 MHz	175	235	fs-rms
		12 kHz-20 MHz	215	275	fs-rms
	622.08 MHz	50 kHz-80 MHz	170	230	fs-rms
		12 kHz-20 MHz	185	250	fs-rms
	625 MHz	50 kHz-80 MHz	170	230	fs-rms
HPOUT_DIFF[3]	023 WII 12	12 kHz-20 MHz	185	250	fs-rms
		10 kHz-1 MHz	165	215	fs-rms
	156.25 MHz	50 kHz-8 MHz	180	240	fs-rms
		12 kHz-20 MHz	225	285	fs-rms

- Note 1: Values are over both power supply modes (3.3V and 1.8V; 2.5V and 1.8V).
  - 2: Values are with  $V_{DDO}$  = 3.3V for 3.3V/1.8V mode and with  $V_{DDO}$  = 2.5V for 2.5V/1.8V mode.
  - **3:** Output drive impedance is set to  $25\Omega$ .
  - 4: Output drive levels are set to 0.4V.
  - 5: The DPLL is in locked mode with 14 Hz bandwidth and reference input at 19.44 MHz.
  - **6:** Oscillators: VCC1-9004-114M285000 or VC-820-9004-114M285000.
  - 7: The jitter test circuit is shown in Figure 10-14.

TABLE 11-3: OUTPUT CLOCKS JITTER GENERATION: HPOUT\_DIFF[4:5] (CML) WITH 114.285 MHZ XO

Outputs	Output Frequency	Jitter Measurement Filter	Тур.	Max.	Units
	622.08 MHz	50 kHz-80 MHz	200	310	fs-rms
	022.00 WITZ	12 kHz-20 MHz	200	280	fs-rms
	625 MHz	50 kHz-80 MHz	195	290	fs-rms
HPOUT_DIFF[4]	023 IVITZ	12 kHz-20 MHz	200	280	fs-rms
		10 kHz-1 MHz	165	215	fs-rms
	156.25 MHz	50 kHz-8 MHz	190	270	fs-rms
		12 kHz-20 MHz	250	340	fs-rms
	COO OO MILI-	50 kHz-80 MHz	195	280	fs-rms
	622.08 MHz	12 kHz-20 MHz	190	260	fs-rms
	625 MHz	50 kHz-80 MHz	190	280	fs-rms
HPOUT_DIFF[5]	023 IVITZ	12 kHz-20 MHz	195	270	fs-rms
		10 kHz-1 MHz	165	210	fs-rms
	156.25 MHz	50 kHz-8 MHz	185	250	fs-rms
		12 kHz-20 MHz	245	320	fs-rms

- Note 1: Values are over both power supply modes (3.3V and 1.8V; 2.5V and 1.8V).
  - 2: Values are with  $V_{DDO} = 3.3V$  for 3.3V/1.8V mode and with  $V_{DDO} = 2.5V$  for 2.5V/1.8V mode.
  - **3:** Output drive impedance is set to  $25\Omega$ .
  - 4: Output drive levels are set to 0.4V.
  - 5: The DPLL is in locked mode with 14 Hz bandwidth and reference input at 19.44 MHz.
  - **6:** Oscillators: VCC1-9004-114M285000 or VC-820-9004-114M285000.
  - 7: The jitter test circuit is shown in Figure 10-14.

TABLE 11-4: OUTPUT CLOCKS JITTER GENERATION: HPOUT\_DIFF[0:1] (CML) WITH 49.152 MHZ XO

Outputs	Output Frequency	Jitter Measurement Filter	Тур.	Max.	Units
	622.08 MHz	50 kHz-80 MHz	195	270	fs-rms
	022.00 WITZ	12 kHz-20 MHz	210	310	fs-rms
HPOUT_DIFF[0]		10 kHz-1 MHz	195	280	fs-rms
	156.25 MHz	50 kHz-8 MHz	205	280	fs-rms
		12 kHz-20 MHz	265	370	fs-rms
	622.08 MHz	50 kHz-80 MHz	210	290	fs-rms
		12 kHz-20 MHz	220	300	fs-rms
HPOUT_DIFF[1]		10 kHz-1 MHz	195	290	fs-rms
	156.25 MHz	50 kHz-8 MHz	215	285	fs-rms
		12 kHz-20 MHz	275	360	fs-rms

- **Note 1:** Values are over both power supply modes (3.3V and 1.8V; 2.5V and 1.8V).
  - 2: Values are with  $V_{DDO}$  = 3.3V for 3.3V/1.8V mode and with  $V_{DDO}$  = 2.5V for 2.5V/1.8V mode.
  - 3: Output drive impedance is set to  $25\Omega$ .
  - 4: Output drive levels are set to 0.4V.
  - 5: The DPLL is in locked mode with 14 Hz bandwidth and reference input at 19.44 MHz.
  - **6:** Clock oscillator 49.152 MHz = VC-820-9002-49M1520000.
  - **7:** The jitter test circuit is shown in Figure 10-14.

TABLE 11-5: OUTPUT CLOCKS JITTER GENERATION: HPOUT\_DIFF[2:3] (CML) WITH 49.152 MHZ XO

Outputs	Output Frequency	Jitter Measurement Filter	Тур.	Max.	Units
	622.08 MHz	50 kHz-80 MHz	195	240	fs-rms
	022.00 WITZ	12 kHz-20 MHz	210	270	fs-rms
	625 MHz	50 kHz-80 MHz	195	240	fs-rms
HPOUT_DIFF[2]	023 WITZ	12 kHz-20 MHz	215	290	fs-rms
		10 kHz–1 MHz	190	270	fs-rms
	156.25 MHz	50 kHz-8 MHz	190	235	fs-rms
		12 kHz-20 MHz	235	300	fs-rms
	622.08 MHz	50 kHz-80 MHz	200	240	fs-rms
		12 kHz-20 MHz	215	270	fs-rms
	625 MHz	50 kHz-80 MHz	200	240	fs-rms
HPOUT_DIFF[3]	023 WITZ	12 kHz-20 MHz	215	290	fs-rms
		10 kHz-1 MHz	190	270	fs-rms
	156.25 MHz	50 kHz-8 MHz	195	235	fs-rms
		12 kHz-20 MHz	240	300	fs-rms

- **Note 1:** Values are over both power supply modes (3.3V and 1.8V; 2.5V and 1.8V).
  - 2: Values are with  $V_{DDO}$  = 3.3V for 3.3V/1.8V mode and with  $V_{DDO}$  = 2.5V for 2.5V/1.8V mode.
  - **3:** Output drive impedance is set to  $25\Omega$ .
  - 4: Output drive levels are set to 0.4V.
  - 5: The DPLL is in locked mode with 14 Hz bandwidth and reference input at 19.44 MHz.
  - **6:** Clock oscillator 49.152 MHz = VC-820-9002-49M1520000.
  - 7: The jitter test circuit is shown in Figure 10-14.

TABLE 11-6: OUTPUT CLOCKS JITTER GENERATION: HPOUT\_DIFF[4:5] (CML) WITH 49.152 MHZ XO

Outputs	Output Frequency	Jitter Measurement Filter	Тур.	Max.	Units
	622.08 MHz	50 kHz-80 MHz	220	260	fs-rms
	022.00 IVITIZ	12 kHz-20 MHz	225	290	fs-rms
	625 MHz	50 kHz-80 MHz	220	260	fs-rms
HPOUT_DIFF[4]	023 IVITZ	12 kHz-20 MHz	225	300	fs-rms
		10 kHz-1 MHz	195	270	fs-rms
	156.25 MHz	50 kHz-8 MHz	220	265	fs-rms
		12 kHz-20 MHz	280	340	fs-rms
	COO OO MILI-	50 kHz-80 MHz	215	260	fs-rms
	622.08 MHz	12 kHz-20 MHz	220	290	fs-rms
	625 MHz	50 kHz-80 MHz	215	260	fs-rms
HPOUT_DIFF[5]	023 IVITZ	12 kHz-20 MHz	220	290	fs-rms
		10 kHz-1 MHz	190	260	fs-rms
	156.25 MHz	50 kHz-8 MHz	210	250	fs-rms
		12 kHz-20 MHz	270	325	fs-rms

- Note 1: Values are over both power supply modes (3.3V and 1.8V; 2.5V and 1.8V).
  - 2: Values are with  $V_{DDO} = 3.3V$  for 3.3V/1.8V mode and with  $V_{DDO} = 2.5V$  for 2.5V/1.8V mode.
  - **3:** Output drive impedance is set to  $25\Omega$ .
  - 4: Output drive levels are set to 0.4V.
  - 5: The DPLL is in locked mode with 14 Hz bandwidth and reference input at 19.44 MHz.
  - **6:** Clock oscillator 49.152 MHz = VC-820-9002-49M1520000.
  - 7: The jitter test circuit is shown in Figure 10-14.

TABLE 11-7: OUTPUT CLOCKS JITTER GENERATION: HPOUT\_DIFF[0:1] (CML) WITH 24.576 MHZ XO

Outputs	Output Frequency	Jitter Measurement Filter	Тур.	Max.	Units
	622 08 MH=	50 kHz-80 MHz	220	295	fs-rms
	622.08 MHz	12 kHz-20 MHz	240	330	fs-rms
HPOUT_DIFF[0]		10 kHz-1 MHz	225	300	fs-rms
	156.25 MHz	50 kHz-8 MHz	230	310	fs-rms
		12 kHz-20 MHz	285	380	fs-rms
	622.08 MHz	50 kHz-80 MHz	235	315	fs-rms
	022.U0 IVITZ	12 kHz–20 MHz	245	330	fs-rms
HPOUT_DIFF[1]		10 kHz–1 MHz	225	300	fs-rms
	156.25 MHz	50 kHz-8 MHz	240	315	fs-rms
		12 kHz–20 MHz	305	385	fs-rms

- Note 1: Values are over both power supply modes (3.3V and 1.8V; 2.5V and 1.8V).
  - 2: Values are with  $V_{DDO}$  = 3.3V for 3.3V/1.8V mode and with  $V_{DDO}$  = 2.5V for 2.5V/1.8V mode.
  - 3: Output drive impedance is set to  $25\Omega$ .
  - 4: Output drive levels are set to 0.4V.
  - 5: The DPLL is in locked mode with 14 Hz bandwidth and reference input at 19.44 MHz.
  - 6: Oscillator: VC-820-9013-24M5760000.
  - **7:** The jitter test circuit is shown in Figure 10-14.

TABLE 11-8: OUTPUT CLOCKS JITTER GENERATION: HPOUT\_DIFF[2:3] (CML) WITH 24.576MHZ XO

Outputs	Output Frequency	Jitter Measurement Filter	Тур.	Max.	Units
	622.08 MHz	50 kHz-80 MHz	220	270	fs-rms
	022.00 WITZ	12 kHz-20 MHz	240	310	fs-rms
	625 MHz	50 kHz-80 MHz	220	270	fs-rms
HPOUT_DIFF[2]	023 WII 12	12 kHz-20 MHz	240	300	fs-rms
		10 kHz-1 MHz	220	280	fs-rms
	156.25 MHz	50 kHz-8 MHz	220	265	fs-rms
		12 kHz-20 MHz	260	320	fs-rms
	622.08 MHz	50 kHz-80 MHz	225	270	fs-rms
		12 kHz-20 MHz	245	310	fs-rms
	625 MHz	50 kHz-80 MHz	225	270	fs-rms
HPOUT_DIFF[3]	023 WITZ	12 kHz-20 MHz	245	310	fs-rms
		10 kHz-1 MHz	225	280	fs-rms
	156.25 MHz	50 kHz-8 MHz	225	270	fs-rms
		12 kHz-20 MHz	270	325	fs-rms

- Note 1: Values are over both power supply modes (3.3V and 1.8V; 2.5V and 1.8V).
  - 2: Values are with  $V_{DDO}$  = 3.3V for 3.3V/1.8V mode and with  $V_{DDO}$  = 2.5V for 2.5V/1.8V mode.
  - **3:** Output drive impedance is set to  $25\Omega$ .
  - 4: Output drive levels are set to 0.4V.
  - 5: The DPLL is in locked mode with 14 Hz bandwidth and reference input at 19.44 MHz.
  - **6:** Oscillator: VC-820-9013-24M5760000.
  - 7: The jitter test circuit is shown in Figure 10-14.

TABLE 11-9: OUTPUT CLOCKS JITTER GENERATION: HPOUT\_DIFF[4:5] (CML) WITH 24.576 MHZ XO

Outputs	Output Frequency	Jitter Measurement Filter	Тур.	Max.	Units
	622.08 MHz	50 kHz-80 MHz	230	280	fs-rms
	022.00 WITZ	12 kHz-20 MHz	250	310	fs-rms
	625 MHz	50 kHz-80 MHz	230	280	fs-rms
HPOUT_DIFF[4]	023 WII 12	12 kHz-20 MHz	250	310	fs-rms
		10 kHz–1 MHz	225	290	fs-rms
	156.25 MHz	50 kHz-8 MHz	235	285	fs-rms
		12 kHz-20 MHz	290	360	fs-rms
	622.08 MHz	50 kHz-80 MHz	230	280	fs-rms
		12 kHz–20 MHz	250	310	fs-rms
	625 MHz	50 kHz-80 MHz	225	280	fs-rms
HPOUT_DIFF[5]	023 WITZ	12 kHz-20 MHz	245	310	fs-rms
		10 kHz-1 MHz	220	280	fs-rms
	156.25 MHz	50 kHz-8 MHz	230	280	fs-rms
		12 kHz–20 MHz	285	350	fs-rms

- **Note 1:** Values are over both power supply modes (3.3V and 1.8V; 2.5V and 1.8V).
  - 2: Values are with  $V_{DDO}$  = 3.3V for 3.3V/1.8V mode and with  $V_{DDO}$  = 2.5V for 2.5V/1.8V mode.
  - **3:** Output drive impedance is set to  $25\Omega$ .
  - 4: Output drive levels are set to 0.4V.
  - 5: The DPLL is in locked mode with 14 Hz bandwidth and reference input at 19.44 MHz.
  - 6: Oscillator: VC-820-9013-24M5760000.
  - 7: The jitter test circuit is shown in Figure 10-14.




FIGURE 11-1: HPOUT\_DIFF (CML) Output Jitter Test Circuit.

TABLE 11-10: Output Clocks Jitter Generation: HPOUT (LVCMOS) Output Clock Timing

Output and Output Frequency	Jitter Measurement Filter	Тур.	Max.	Units	Notes
HPOUT[11:0] 125 MHz	12 kHz–20 MHz	0.29	0.55	ps-rms	osci = 49.152 MHz
HPOUT[11:0] 25 MHz	12 kHz–5 MHz	0.26	0.52	ps-rms	osci = 24.576 MHz osci = 114.285 MHz

- Note 1: Maximum value shows worst case for all outputs.
  - 2: Individual outputs can have significantly better maximum value.
  - 3: Values are over both power supply modes (3.3V and 1.8V; 2.5V and 1.8V).
  - 4: Values are with  $V_{DDO}$  = 3.3V for 3.3V/1.8V mode and with  $V_{DDO}$  = 2.5V for 2.5V/1.8V mode.
  - 5: The DPLL is in locked mode with 14 Hz bandwidth and reference input at 19.44 MHz.
  - **6:** Oscillator type and part numbers is as follows: 24.576 MHz = VC-820-9013-24M5760000, 49.152 MHz = VC-820-9002-49M1520000, and 114.285 MHz = Vectron VCC1-9004-114M285000 or VC-820-9004-114M285000.
  - 7: The jitter test circuit is shown in Figure 11-1.

TABLE 11-11: Output Clocks Jitter Generation: GPOUT (LVCMOS) Output Clock Timing

Output Frequency	Jitter Measurement Filter		Max.	Units	Notes
125 MHz	12 kHz–20 MHz	17	24	ps-rms	osci = 49.152 MHz
25 MHz	12 kHz-5 MHz	12	20	ps-rms	USCI - 49.132 WITZ

- Note 1: Maximum value shows worst case for all outputs.
  - 2: Individual outputs can have significantly better maximum value.
  - 3: Values are over both power supply modes (3.3V and 1.8V; 2.5V and 1.8V).
  - 4: Values are with  $V_{DDO}$  = 3.3V for 3.3V/1.8V mode and with  $V_{DDO}$  = 2.5V for 2.5V/1.8V mode.
  - 5: The DPLL is in locked mode with 14 Hz bandwidth and reference input at 19.44 MHz.
  - **6:** Oscillator: 49.152 MHz = VC-820-9002-49M1520000.
  - 7: The jitter test circuit is shown in Figure 11-1.




FIGURE 11-2: HPOUT (LVCMOS) and GPOUT (LVCMOS) Output Jitter Test Circuit.

#### 11.2 DPLL Performance Characteristics

Note: All table values in Section 11 (including all its subsections) are over Recommended Operating Conditions.

**TABLE 11-12: DPLL PERFORMANCE CHARACTERISTICS** 

Characteristics	Min.	Тур.	Max.	Units	Notes	
Pull-in/hold-in range	0.1	12	2100	ppm	User programmable	
Lock time (bandwidth > 14 Hz)	_	1.6	2	sec	Unlimited phase slope limit 10 us / 1s lock selection ±200 ppm pull-in/hold range	
Reference switching MTIE	_	0.6	_	ns	B 1 : 111 4411	
Entry into holdover MTIE	_	0.6	_	ns	Bandwidth = 14 Hz Jitter-free input (1 ps-rms)	
Exit from holdover MTIE	_	0.6	_	ns	onter-free input (1 ps-friis)	
Initial holdover accuracy (bandwidth = 14 Hz)	_	2	10	ppb	Input frequency = 19.44 MHz Jitter-free input (1 ps-rms)	
Damping factor	1	5	50	_	User programmable	
Phase gain in the pass band	_	0.08	0.1	dB	Damping factor set to 5	

Note 1: Jitter free input implies less than 1ps rms jitter.

## 11.3 Package Thermal Information

**TABLE 11-13: PACKAGE THERMAL CHARACTERISTICS** 


Parameter	Symbol	Value	Units	Conditions
Maximum ambient temperature	T <sub>A</sub>	85	°C	_
Maximum junction temperature	T <sub>JMAX</sub>	125	°C	_
		11.6	°C — °C — °C/W Still air °C/W 1 m/s airflo	Still air
Junction-to-ambient thermal resistance (Note 1)	$\theta_{JA}$	9.20	°C/W	1 m/s airflow
		8.50	°C/W	2 m/s airflow
Junction-to-board thermal resistance	$\theta_{JB}$	2.56	°C/W	_
Junction-to-case thermal resistance	$\theta_{JC}$	3.84	°C/W	_
Junction-to-top-center thermal characterization parameter	$\Psi_{JT}$	0.21	°C/W	Still air

**Note 1:** Theta-JA  $(\theta_{JA})$  is the thermal resistance from junction to ambient when the package is mounted on an 8-layer JEDEC standard test board and dissipating maximum power.


#### 12.0 PACKAGE OUTLINE

## 12.1 Package Marking Information

100-Lead VQFN



## Example



**Legend:** XX...X Product code or customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC® designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3 can be found on the outer packaging for this package.


•, ▲, ▼ Pin one index is identified by a dot, delta up, or delta down (triangle mark).

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.

Underbar ( ) and/or Overbar ( ) symbol may not be to scale.

## 100-Lead 10 mm × 10 mm VQFN [LPC] Package Outline and Recommended Land Pattern


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-25388 Rev A Sheet 1 of 2

## 100-Lead 10 mm × 10 mm VQFN [LPC] Package Outline and Recommended Land Pattern

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	Units MILLIMETERS			
Dimensior	Limits	MIN	NOM	MAX	
Number of Terminals	N	100			
Pitch	е	0.666 BSC			
Pitch	e1	4.442 BSC			
Overall Height	Α	ı	-	0.85	
Standoff	A1	0.02	0.05	0.08	
Substrate Thickness	A3	0.13 REF			
Overall Length	D	10.00 BSC			
Exposed Pad Length	D2	8.134	8.234	8.334	
Overall Width	Е	10.00 BSC			
Exposed Pad Width	E2	8.134	8.234	8.334	
Terminal Width	b	0.20	0.25	0.30	

## Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-25388 Rev A Sheet 2 of 2

# 100-Lead 10 mm × 10 mm VQFN [LPC] Package Outline and Recommended Land Pattern

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		0.666 BSC	
Optional Center Pad Width	X2			8.21
Optional Center Pad Length	Y2			8.21
Contact Pad Spacing	C1		9.55	
Contact Pad Spacing	C2		9.55	
Contact Pad Spacing	C3		8.884	
Contact Pad Spacing	C4		8.884	
Contact Pad Diameter	Х			0.27
Contact Pad to Center Pad	G1	0.20		
Contact Pad to Contact Pad	G2	0.20		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch	EV		1.20	

#### Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M  $\,$ 
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-27388 Rev A

## 13.0 ACRONYMS AND ABBREVIATIONS

APLL analog phase locked loop

CML current mode logic
GbE gigabit Ethernet

HCSL high-speed current steering logic

I/O input/output LOS loss of signal

LVDS low-voltage differential signal

LVPECL low-voltage positive emitter-coupled logic MSCC formerly Microsemi, now part of Microchip

PFD phase/frequency detector

pk-pkpeak-to-peakPLLphase locked loopppbparts per billionppmparts per million

PRC primary reference clock
PRS primary reference source

RMS root-mean-square

RO read-only R/W read/write

SS or SSM spread spectrum modulation

TCXO temperature-compensated crystal oscillator

UI unit interval

UI<sub>PP</sub> or UI<sub>P-P</sub> unit interval, peak-to-peak

XO crystal oscillator

# **APPENDIX A: DATA SHEET REVISION HISTORY**

Revision	Section/Figure/Entry	Correction
DS20006854A (01-05-24)	_	Initial release of ZL30174 data sheet in Microchip format. V <sub>OH-HPOUT</sub> and V <sub>OL-HPOUT</sub> for HPOUT[3:0] is now specified at 3 mA, 8 mA, and 14 mA for a VDDO of 1.8V, 2.5V, and 3.3V, respectively. These were previously specified at 5 mA, 12 mA, and 21 mA. V <sub>OH-HPOUT</sub> and V <sub>OL-HPOUT</sub> for HPOUT[11:4] are unchanged.

# PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

 Device
 X
 X
 X
 X
 X
 X

 Part
 Chip Carrier
 Package
 Media Type
 Finish
 Size

Number Type

**Device:** ZL30174: Quad Channel Clock Translator

Chip Carrier Type: L = Leadless Chip Carrier

Package: D = VQFN

**Media Type:** G = 260/Tray

Finish: 1 = Pb-Free, Matte Tin (Sn) Finish

**Size:** <black> = 64-Lead 9 mm x 9 mm

#### Examples:

Note 1:

a) ZL30174LDG6:

Quad Channel Clock Translator, Leadless Chip Carrier, VQFN, 260/Tray, Pb-Free Matte Tin (Sn) Finish, 100-Lead 10 mm x 10 mm

Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

7	I 3	N	1	74	L
_	$lue{}$	v			•

NOTES:

#### Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
  continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <a href="https://www.microchip.com/en-us/support/design-help/client-support-services">https://www.microchip.com/en-us/support/design-help/client-support-services</a>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPlC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-3737-0

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614

Fax: 678-957-1455 Austin, TX

Tel: 512-257-3370

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi. MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380 **Los Angeles** 

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto

Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

**China - Chongqing** Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

**China - Hangzhou** Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

**China - Shenyang** Tel: 86-24-2334-2829

**China - Shenzhen** Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

**China - Xian** Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **Sweden - Gothenberg** 

Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

ZL30174LDG6