

USB82512

Automotive Grade USB 2.0 Hi-Speed 2-Port Hub

Highlights

- High performance, low-power, small footprint hub controller IC with 2 downstream ports
- · Fully compliant with the USB 2.0 specification
- Enhanced OEM configuration options available through either a single serial I²C EEPROM or SMBus Slave Port
- MultiTRAK[™] Technology
 - High-performance multiple Transaction Translator which provides one Transaction Translator per port
- PortMap
 - Flexible port mapping and port disable sequencing
- PortSwap
 - Programmable USB differential-pair pin locations ease PCB design by aligning USB signal traces directly to connectors
- PHYBoost
 - Programmable USB transceiver drive strength for recovering signal integrity due to compromised system environment
- · AEC-Q100 compliant
 - Microchip's parts are tested to meet or exceed the requirements of the AEC-Q100 automotive qualification standards

Target Applications

- · Automotive head unit
- Automotive breakout box
- Automotive media player dock
- · Portable device charging via USB
- Rear seat infotainment access

Key Benefits

- Full power management with individual or ganged power control of each downstream port
- Integrated 1.8 V core regulator
- Fully integrated USB termination and pull-up/pulldown resistors
- On-board 24 MHz crystal driver, resonator, or external 24 MHz clock input
- Customizable vendor ID, product ID, and device ID
- Easily configurable as a 2-Port Hub in common PCB layout
- 36-pin (6x6 mm²) QFN, RoHS compliant package
 Also available as dimple package
- Temperature range: -40°C to +85°C

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Table of Contents

1.0 Introduction	4
2.0 Acronyms	7
4.0 Pin Table	8
5.0 Block Diagram	9
5.0 Block Diagram	. 10
7.0 Configuration Options	. 15
7.0 Configuration Options	. 38
9.0 AC Specifications 10.0 Package Information	. 43
10.0 Package Information	. 44
Appendix A: Data Sheet Revision History	. 51
The Microchip Web Site	. 53
Customer Change Notification Service	. 53
Customer Support	. 53
Product Identification System	. 54

1.0 INTRODUCTION


The Microchip Automotive Grade USB 2.0 2-Port Hub is a low-power, OEM configurable, MTT (Multi- Transaction Translator) hub controller IC with 2 downstream ports for embedded USB solutions. It is designed, fabricated, tested, characterized and qualified for automotive applications. The 2-port hub is fully compliant with the USB 2.0 Specification. The USB82512 will attach to an upstream port as a full-speed hub or as a full-/hi-speed hub. The 2-port hub supports lowspeed, full-speed, and hi-speed (if operating as a hi-speed hub) downstream devices on all of the enabled downstream ports.

All required resistors on the USB ports are integrated into the hub. This includes all series termination resistors on D+ and D- pins and all required pull-down and pull-up resistors on D+ and D- pins. The over-current sense inputs for the downstream facing ports have internal pull-up resistors.

The USB82512 includes over 30 programmable features including:

MultiTRAK™ Technology which utilizes a dedicated TT per port to maintain consistent full-speed data throughput regardless of the number of active downstream connections. MultiTRAK outperforms conventional USB 2.0 hubs with a single TT in USB full-speed data transfers.

PortMap which provides flexible port mapping and disable sequences. The downstream ports of a USB82512 hub can be reordered or disabled in any sequence to support multiple platform designs with minimum effort. For any port that is disabled, the USB82512 automatically reorders the remaining ports to match the USB host controller's port numbering scheme.



USB PORT VIRTUALIZATION


PortSwap which adds per-port programmability to USB differential-pair pin locations. PortSwap allows direct alignment of USB signals (D+/D-) to connectors avoiding uneven trace length or crossing of the USB differential signals on the PCB.


PHYBoost which enables four programmable levels of USB signal drive strength in downstream port transceivers. PHYBoost attempts to restore USB signal integrity that has been compromised by system level variables such as poor PCB layout, long cables, etc. The boost graphic shows an example of hi-speed USB eye diagrams before (PHYBoost at 0%) and after (PHYBoost at 12%) signal integrity restoration in a compromised system environment.

The USB82512 is specifically tailored for use in automotive applications requiring

automotive grade robustness starting with the comprehension of proprietary design for reliability techniques within the silicon IC itself as well as for the package design. Automotive qualified technologies and processes are used to fabricate the products with enhanced monitors to continuously drive improvements in accordance with our zero-dpm methodology. Product qualification is focused on customer expectations and exceeds many of the automotive reliability standards including AEC-Q100.

Microchip automotive services are provided during the life of the product from a dedicated organization composed of operations, quality, and product support personnel specialized in meeting the requirements of the automotive customer.





1.1 OEM Selectable Features

A default configuration is available in the USB82512 following a reset. This configuration may be sufficient for some applications. Strapping option pins make it possible to modify a limited sub-set of the configuration options.

The USB82512 may also be configured by an external EEPROM or a microcontroller. When using the microcontroller interface, the hub appears as an SMBus slave device. If the hub is pin-strapped for external EEPROM configuration but no external EEPROM is present, then a value of '0' will be written to all configuration data bit fields (the hub will attach to the host with all '0' values).

The USB82512 supports several OEM selectable features:

- Optional OEM configuration via I²C EEPROM or via the industry standard SMBus interface from an external SMBus host or microcontroller, see Table 7-1, "Hub Configuration Options" to configure the serial port interface behavior via the CFG_SEL1 and CFG_SEL0 pins.
- Compound device support (port is permanently hardwired to a downstream USB peripheral device), on a port-byport basis, see "Register 07h: Configuration Data Byte 2", bit COMPOUND.
- Select Single-Transaction Translator (STT) or Multi-Transaction Translator (MTT), see "Register 06h: Configuration Data Byte 1", bit MTT_ENABLE.
- Select over-current sensing and port power control on an individual (port-by-port) or ganged (all ports together) basis to match the OEM's choice of circuit board component selection, see "Register 06h: Configuration Data Byte 1", bits CURRENT_SNS and PORT_PWR.
- Customize vendor ID, product ID, and device ID, see "Register 00h: Vendor ID (LSB)", "Register 01h: Vendor ID (MSB)", "Register 02h: Product ID (LSB)", "Register 03h: Product ID (MSB)", "Register 04h: Device ID (LSB)" and "Register 05h: Device ID (MSB)".
- PortMap: Flexible port mapping and disable sequence. Ports can be disabled/reordered in any sequence to support multiple platforms with a single design. The hub will automatically reorder the remaining ports to match the host controller's numbering scheme, see "Register FBh: PortMap 12".
- PortSwap: Programmable USB differential-pair pin location.
 - Eases PCB layout by aligning USB signal lines directly to connectors, see "Register FAh: PortSwap".
- PhyBoost: Programmable USB signal drive strength. Recover USB signal integrity due to compromised system environments using 4 levels of signal drive strength, see "Register F6h: Boost_Up" and "Register F8h: Boost_4:0".
- Configure the delay time for filtering the over-current sense inputs, see "Register 07h: Configuration Data Byte 2", bit OC_TIMER.
- Configure the downstream port power-on time reported to the host, see "Register 10h: Power-On Time".
- Indicate the maximum current that the 2-port hub consumes from the USB upstream port, see "Register 0Eh: Hub Controller Max Current for Self-Powered Operation" and "Register 0Fh: Hub Controller Max Current for Bus-Powered Operation".
- Indicate the maximum current required for the hub controller, see "Register 0Ch: Max Power for Self-Powered Operation" and "Register 0Dh: Max Power for Bus-Powered Operation".
- Support custom string descriptor up to 31 characters in length for:
 - Manufacturer string, see "Register 16h-53h: Manufacturer String".
 - Product string, see "Register 54h-91h: Product String".
 - Serial number string, see "Register 92h-CFh: Serial String".
- Pin selectable options for default configuration:
 - Downstream ports as non-removable ports, see "Register 09h: Non-Removable Device".
 - Downstream ports as disabled ports, see "Register 0Ah: Port Disable for Self-Powered Operation" and "Register 0Bh: Port Disable for Bus-Powered Operation".

2.0 ACRONYMS


The following is a list of the general terms used throughout this document:

TABLE 2-1: ACRONYMS

Acronym	Description			
ACK	Handshake packet indicating a positive acknowledgment			
EOF	End of (micro) Frame			
EOP	End of Packet			
l ² C	Inter-Integrated Circuit			
MTT	Multi-Transaction Translator			
NC	Not connected			
OCS	Over-current Sense			
PCB	Printed Circuit Board			
PHY	Physical Layer			
PLL	Phase-Locked Loop			
QFN	Quad Flat No Leads			
RoHS	Restriction of Hazardous Substances directive			
SMBus	System Management Bus			
STT	Single-Transaction Translator			
TT	Transaction Translator			

3.0 PIN CONFIGURATION







4.0 PIN TABLE

TABLE 4-1: USB82512 36-PIN TABLE

Upstream USB Interfaces (3 Pins)							
USBUP_DP	USBUP_DM	VBUS_DET					
	Downstream USB 2	.0 Interfaces (9 Pins)					
USBDN1_DP/ PRT_DIS_P1	USBDN2_DP/ PRT_DIS_P2	USBDN1_DM/ PRT_DIS_M1	USBDN2_DM/ PRT_DIS_M2				
PRTPWR1	PRTPWR2	OCS1_N	OCS2_N				
RBIAS							
	Serial Port Int	erfaces (3 Pins)					
SDA/ SMBDATA/ NON_REM1	SCL/ SMBCLK/ CFG_SEL0	HS_IND/ CFG_SEL1					
	Misc (5 Pins)						
XTAL1/CLKIN XTAL2		RESET_N	SUSP_IND/ LOCAL_PWR/ NON_REM0				
TEST							
	Analog / Digital Power / No connects (16 Pins)						
(2) VDD33	(7) VDDA33	CRFILT	PLLFILT				
VDD33PLL	(4) NC						
Total 36 Pins							

5.0 BLOCK DIAGRAM





6.0 PIN DESCRIPTIONS

This section provides a detailed description of each signal. The signals are arranged in functional groups according to their associated interface.

The "N" symbol in the signal name indicates that the active, or asserted, state occurs when the signal is at a low voltage level. When "N" is not present after the signal name, the signal is asserted when at the high voltage level.

The terms assertion and negation are used exclusively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signals. The term assert, or assertion, indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation, indicates that a signal is inactive.

Symbol	36 QFN	Buffer Type	Description
		UP	STREAM USB INTERFACES
USBUP_DP USBUP_DM	31 30	IO-U	USB Bus Data These pins connect to the upstream USB bus data signals (host port or upstream hub).
VBUS_DET	27	I	Detect Upstream VBUS Power Detects state of upstream VBUS power. The Microchip hub monitors VBUS_DET to determine when to assert the internal D+ pull-up resis-
			tor (signaling a connect event). When designing a detachable hub, this pin must be connected to the VBUS on the upstream port via a 2 to 1 voltage divider. For self-powered applications with a permanently attached host, this pin must be connected to 3.3 V (typically VDD33).
		DOW	NSTREAM USB 2.0 INTERFACE
USBDN[2:1]_DP/ PRT_DIS_P[2:1] &	4 2	IO-U	Hi-Speed USB Data These pins connect to the downstream USB peripheral devices attached to the hub's port.
USBDN[2:1]_DM/ PRT_DIS_M[2:1]	3 1		Downstream Port Disable Strap Option If this strap is enabled by package and configuration settings (see Table 7-1, "Hub Configuration Options"), this pin will be sampled at RESET_N negation to determine if the port is disabled. Both USB data pins for the corresponding port must be tied to the VDDA33 to disable the associated downstream port.
PRTPWR[2:1]	16 12	O12	USB Port Power Enable Enables power to downstream USB peripheral devices. Note: The hub will only support active high power controllers.
OCS_N[2:1]	17 13	IPU	Over-current Sense Input from external current monitor indicating an over-current condition.

TABLE 6-1:	USB82512 PIN DESCRIPTIONS
------------	---------------------------

Symbol	36 QFN	Buffer Type	Description
RBIAS	35	I-R	USB Transceiver Bias
			A 12.0 k Ω (+/- 1%) resistor is attached from ground to this pin to set the transceiver's internal bias settings.
		\$	SERIAL PORT INTERFACE
SDA/	22	I/OSD12	Serial Data
SMBDATA/			SMB Data
NON_REM1			NON_REM1: Non-removable port strap option.
			If this strap is enabled by package and configuration settings (see Table 7-1, "Hub Configuration Options"), this pin will be sampled (in conjunction with SUSP_IND/LOCAL_PWR/NON_REM0) at RESET_N negation to determine if ports [2:1] contain permanently attached (non-removable) devices:
			NON_REM[1:0] = '00', All ports are removable,
			NON_REM[1:0] = '01', Port 1 is non-removable,
			NON_REM[1:0] = '10', Ports 1 & 2 are non-removable
SCL/	24	I/OSD12	Serial Clock (SCL)
SMBCLK/			SMBus Clock (SMBCLK)
CFG_SEL0			Configuration Select_SEL0: The logic state of this multifunction pin is internally latched on the rising edge of RESET_N (RESET_N negation) and will determine the hub configuration method as described in Table 7-1, "Hub Configuration Options".

TABLE 6-1: USB82512 PIN DESCRIPTIONS (CONTINUED)

Symbol	36 QFN	Buffer Type	Description
HS_IND/	25	I/O12	Hi-Speed Upstream Port Indicator Configuration Programming Select
			HS_IND: Hi-Speed Indicator for upstream port connection speed.
			The active state of HS_IND will be determined as follows:
CFG_SEL1			CFG_SEL1 = '0', Configuration Programming Select
			HS_IND is active high,
			CFG_SEL1 = '1', HS_IND is active low,
			'Asserted' = Hub is connected at HS 'Negated' = Hub is connected at FS
			Note: An LED can be attached to this signal for visual indication.
			CFG_SEL1: The logic state of this pin is internally latched on the rising edge of RESET_N (RESET_N negation), and will determine the hub configuration method as described in Table 7-1, "Hub Configuration Options".
	1		MISC
XTAL1/ CLKIN	33	ICLKx	Crystal Input/External Clock Input
CERIN			This pin connects to either one terminal of the crystal or to an external 24 MHz clock when a crystal is not used. When used with an external clock, the signal level must comply with the ICLK buffer levels.
XTAL2	32	OCLKx	Crystal Output
			24 MHz Crystal
			This is the other terminal of the crystal, or it is left disconnected when an external clock source is used to drive XTAL1/CLKIN.
			Note: This output must not be used to drive any external circuitry other than the crystal circuit.
RESET_N	26	IS	RESET Input
			The system can reset the chip by driving this input low. The minimum active low pulse is 1 μs after all power supply voltages are at nominal levels.

Symbol	36 QFN	Buffer Type	Description	
SUSP_IND/	28	I/012	Active/Suspend Status Signal Indicator or Local-Power & Non-Remov- able Strap Option	
LOCAL_PWR/			Suspend Indicator: Indicates USB state of the hub. 'negated' = Unconfigured, or configured and in USB suspend	
NON_REM0			'asserted' = Hub is configured, and is active (i.e., not in suspend)	
			Note: An LED can be attached to this signal for visual indication.	
			Local Power: Detects availability of local self-power source	
			Low = Self/local power source is NOT available (i.e., hub gets all power from Upstream USB VBus).	
			High = Self/local power source is available.	
			NON_REM0 Strap Option:	
			If this strap is enabled by package and configuration settings (see Table 7-1, "Hub Configuration Options"), this pin will be sampled (in conjunction with NON_REM1) at RESET_N negation to determine if ports [2:1] contain permanently attached (non-removable) devices. Also, the active state of the signal will be determined as follows:	
			NON_REM[1:0] = '00', All ports are removable, and the SUSP_IND sig- nal is active high,	
			NON_REM[1:0] = '01', Port 1 is non-removable, and the SUSP_IND signal is active low,	
			NON_REM[1:0] = '10', Ports 1 & 2 are non-removable, and the SUS- P_IND signal is active high.	
TEST	11	IPD	TEST pin	
			Tie this pin to ground for normal operation.	
	POWER / GROUND / NO CONNECT			
CRFILT	14		Core Regulator Filter Capacitor This pin must have a 1.0 μF ±20% (ESR <0.1 $\Omega)$ capacitor to VSS.	
VDD33PLL	36		VDD 3.3 PLL Regulator Reference	
			+3.3 V power supply for the PLL.	
PLLFILT	34		PLL Regulator Filter Capacitor This pin must have a 1.0 μF ±20% (ESR <0.1 $\Omega)$ capacitor to VSS.	

TABLE 6-1:	USB82512 PIN DESCRIPTIONS (CONTINUED)
------------	---------------------------------------

Symbol	36 QFN	Buffer Type	Description
VDDA33	5 6 7 8 9 10 29		VDD Analog I/O +3.3 V Filtered analog PHY power, shared between adjacent ports.
VDD33	15 23		VDDIO/VDD 3.3 Core Regulator Reference +3.3 V power supply for the digital I/O. VDD33 acts as the regulator input.
VSS			VSS Ground (The thermal slug must be connected to VSS.)
NC	18 19 20 21		Not connected

TABLE 6-2: USB82512 BUFFER TYPE DESCRIPTIONS

Buffer	Description
I	Input
IPD	Input with internal weak pull-down resistor
IPU	Input with internal weak pull-up resistor
IS	Input with Schmitt trigger
O12	Output 12 mA
I/O12	Input/Output buffer with 12 mA sink and 12 mA source
I/OSD12	Open drain with Schmitt trigger 12 mA sink. Meets ${\rm I}^2{\rm C}\mbox{-}{\rm Bus}$ specification version 2.1 requirements
ICLKx	XTAL clock input
OCLKx	XTAL clock output
I-R	RBIAS
IO-U	Analog input/output as defined in USB specification

7.0 CONFIGURATION OPTIONS

7.1 2-Port Hub

Microchip's Automotive Grade USB 2.0 2-Port Hub is fully compliant to the Universal Serial Bus Specification available from the USB Implementer's Forum found at http://www.usb.org/developers/docs/ (Revision 2.0 from April 27, 2000 and the 12/7/2000 and 5/28/2002 Errata). Please refer to Chapter 11 (Hub Specification) for general details regarding hub operation and functionality.

For performance reasons, the 2-Port Hub provides 1 Transaction Translator (TT) per port (defined as Multi-TT configuration), and each TT has 1512 bytes of periodic buffer space and 272 bytes of non- periodic buffer space (divided into 2 non-periodic buffers per TT), for a total of 1784 bytes of buffer space for each Transaction Translator.

7.1.1 HUB CONFIGURATION OPTIONS

The Microchip hub supports a large number of features (some are mutually exclusive), and must be configured in order to correctly function when attached to a USB host controller. There are three principal ways to configure the hub: SMBus, EEPROM, or by internal default settings (with or without pin strapping option overrides). In all cases, the configuration method will be determined by the CFG_SEL1 and CFG_SEL0 pins immediately after RESET_N negation.

If the SMBus or EEPROM is selected using the CFG_SEL pins, then the data read in from the EEPROM/SMBus will take precedence over the pin strapping options. If the internal default setting is selected, the options come from the internal ROM. These values can be selectively overridden using the pin strapping options.

7.1.2 SMBus OR EEPROM INTERFACE

CFG_SEL1	CFG_SEL0	SMBUS OR EEPROM INTERFACE BEHAVIOR
0	0	Internal default configurationStrap options enabledSelf-powered operation enabled
0	1	 Configured as an SMBus slave for external download of user-defined descriptors. SMBus slave address 58 (0101100x) Strap options disabled All settings controlled by registers
1	0	Internal default configuration Strap options enabled Bus power operation
1	1	 2-Wire I²C EEPROMS are supported Strap options disabled All settings controlled by registers

TABLE 7-1:HUB CONFIGURATION OPTIONS

7.1.2.1 Power Switching Polarity

The hub will only support active high power controllers.

7.1.3 VBus DETECT

According to section 7.2.1 of the USB 2.0 Specification, a downstream port can never provide power to its D+ or D- pull up resistors unless the upstream port's VBUS is in the asserted (powered) state. The VBUS_DET pin on the hub monitors the state of the upstream VBUS signal and will not pull up the D+ resistor if VBUS is not active. If VBUS goes from an active to an inactive state (not powered), the hub will remove power from the D+ pull-up resistor within 10 seconds.

7.2 EEPROM Interface

The Microchip hub can be configured via a 2-wire (I^2C) EEPROM (256x8). (Please see Table 7-1, "Hub Configuration Options" for specific details on how to enable configuration via an I^2C EEPROM).

When configured for EEPROM support, the internal state machine will read the external EEPROM for configuration data. The hub will then "attach" to the upstream USB host.

Note: The hub does not have the capacity to write, or "Program," an external EEPROM. The hub only has the capability to read external EEPROMs. The external EEPROM will be read (even if it is blank or non-populated), and the hub will be "configured" with the values that are read.

Each register has R/W capability. SMBUS and EEPROM Reset Values are 0x00. Reserved registers should be written to '0' unless otherwise specified.

Reg Addr	Register Name	Internal Default ROM
00h	Vendor ID (LSB)	24h
01h	Vendor ID (MSB)	04h
02h	Product ID (LSB)	14h
03h	Product ID (MSB)	25h
04h	Device ID (LSB)	A0h
05h	Device ID (MSB)	80h
06h	Configuration Data Byte 1	9Bh
07h	Configuration Data Byte 2	20h
08h	Configuration Data Byte 3	02h
09h	Non-Removable Device	00h
0Ah	Port Disable for Self-Powered Operation	00h
0Bh	Port Disable for Bus-Powered Operation	00h
0Ch	Max Power for Self-Powered Operation	01h
0Dh	Max Power for Bus-Powered Operation	32h
0Eh	Hub Controller Max Current for Self-Powered Operation	01h
0Fh	Hub Controller Max Current for Bus-Powered Operation	32h
10h	Power-on Time	32h
11h	Language ID High	00h
12h	Language ID Low	00h
13h	Manufacturer String Length	00h
14h	Product String Length	00h
15h	Serial String Length	00h
16h-53h	Manufacturer String	00h
54h-91h	Product String	00h

7.2.1 INTERNAL REGISTER SET (COMMON TO EEPROM AND SMBus)

Reg Addr	Register Name	Internal Default ROM
92h-Cfh	Serial String	00h
D0h-F5h	Reserved	00h
F6h	Boost_Up	00h
F7h	Reserved	00h
F8h	Boost_4:0	00h
F9h	Reserved	00h
FAh	PortSwap	00h
FBh	PortMap 12	00h
FCh	Reserved	00h
FDh	Reserved	00h
FFh	Status/Command	00h
	Note: SMBus register only	

7.2.1.1 Register 00h: Vendor ID (LSB)

Bit Number	Bit Name	Description
7:0	VID_LSB	Least Significant Byte of the Vendor ID: This is a 16-bit value that uniquely identifies the Vendor of the user device (assigned by USB-Interface Forum). This field is set by the OEM using either the SMBus or EEPROM interface options.

7.2.1.2 Register 01h: Vendor ID (MSB)

Bit Number	Bit Name	Description
7:0	VID_MSB	Most Significant Byte of the Vendor ID: This is a 16-bit value that uniquely iden- tifies the Vendor of the user device (assigned by USB-Interface Forum). This field is set by the OEM using either the SMBus or EEPROM interface options.

7.2.1.3 Register 02h: Product ID (LSB)

Bit Number	Bit Name	Description
7:0	PID_LSB	Least Significant Byte of the Product ID: This is a 16-bit value that the Vendor can assign that uniquely identifies this particular product (assigned by OEM). This field is set by the OEM using either the SMBus or EEPROM interface options.

USB82512

7.2.1.4 Register 03h: Product ID (MSB)

Bit Number	Bit Name	Description
7:0	PID_MSB	Most Significant Byte of the Product ID: This is a 16-bit value that the Vendor can assign that uniquely identifies this particular product (assigned by OEM). This field is set by the OEM using either the SMBus or EEPROM interface options.

7.2.1.5 Register 04h: Device ID (LSB)

Bit Number	Bit Name	Description
7:0	DID_LSB	Least Significant Byte of the Device ID: This is a 16-bit device release number in BCD format (assigned by OEM). This field is set by the OEM using either the SMBus or EEPROM interface options.

7.2.1.6 Register 05h: Device ID (MSB)

Bit Number	Bit Name	Description
7:0	DID_MSB	Most Significant Byte of the Device ID: This is a 16-bit device release number in BCD format (assigned by OEM). This field is set by the OEM using either the SMBus or EEPROM interface options.

7.2.1.7 Register 06h: Configuration Data Byte 1

Bit Number	Bit Name	Description
7	SELF_BUS_PWR	Self or Bus-Power: Selects between self and bus-powered operation.
		The hub is either self-powered (draws less than 2 mA of upstream bus power) or bus-powered (limited to a 100 mA maximum of upstream power prior to being configured by the host controller).
		When configured as a bus-powered device, the Microchip hub consumes less than 100 mA of current prior to being configured. After configuration, the bus- powered Microchip hub (along with all associated hub circuitry, any embedded devices if part of a compound device, and 100 mA per externally available downstream port) must consume no more than 500 mA of upstream VBUS current. The current consumption is system dependent, and the OEM must ensure that the USB 2.0 specifications are not violated.
		When configured as a self-powered device, <1 mA of upstream VBUS current is consumed and all ports are available, with each port being capable of sourc- ing 500 mA of current.
		This field is set by the OEM using either the SMBus or EEPROM interface options.
		See description of the DYNAMIC bit (reg 07h, bit 7) for the self-/bus-power functionality when dynamic power switching is enabled.
		'0' = Bus-powered operation'1' = Self-powered operation
		Note: If dynamic power switching is enabled, this bit is ignored and the LOCAL_PWR pin is used to determine if the hub is operating from self or bus power.
6	Reserved	Reserved
5	HS_DISABLE	Hi-Speed Disable: Disables the capability to attach as either a Hi-/Full-speed device, and forces attachment as Full-speed only (i.e., no Hi-Speed support).
		'0' = Hi-/Full-Speed '1' = Full-Speed-Only (Hi-Speed is disabled!)
4	MTT_ENABLE	Multi-TT enable: Enables one Transaction Translator per port operation.
		Selects between a mode where only one Transaction Translator is available for all ports (Single-TT), or each port gets a dedicated Transaction Translator (Multi-TT) {Note: The host may force Single-TT mode only}.
		'0' = Single TT for all ports'1' = One TT per port (multiple TT's supported)

Bit Number	Bit Name	Description
3	EOP_DISABLE	EOP Disable: Disables EOP generation of EOF1 when in Full-Speed mode. During FS operation only, this permits the hub to send EOP if no downstream traffic is detected at EOF1. See Section 11.3.1 of the USB 2.0 Specification for additional details. Note: generation of an EOP at the EOF1 point may prevent a host controller (operating in FS mode) from placing the USB bus in suspend. '0' = EOP generation is normal
		'1' = EOP generation is disabled
2:1	CURRENT_SNS	Over-current Sense: Selects current sensing on a port-by-port basis, all ports ganged, or none (only for bus-powered hubs). The ability to support current sensing on a port or ganged basis is hardware implementation dependent. '00' = Ganged sensing (all ports together) '01' = Individual port-by-port '1x' = Over-current sensing not supported (must only be used with bus-pow- ered configurations!)
0	PORT_PWR	Port Power Switching: Enables power switching on all ports simultaneously (ganged), or port power is individually switched on and off on a port-by-port basis (individual). The ability to support power enabling on a port or ganged basis is hardware implementation dependent. '0' = Ganged switching (all ports together) '1' = Individual port-by-port switching

7.2.1.8 Register 07h: Configuration Data Byte 2

Bit Number	Bit Name	Description
7	DYNAMIC	Dynamic Power Switching Enable: Controls the ability of the hub to automati- cally change from self-powered operation to bus-powered operation if the local power source is removed or is unavailable (and from bus-powered to self-pow- ered if the local power source is restored). {Note: If the local power source is available, the hub will always switch to self-powered operation.} When dynamic power switching is enabled, the hub detects the availability of a local power source by monitoring the external LOCAL_PWR pin. If the hub detects a change in power source availability, the hub immediately discon- nects and removes power from all downstream devices and disconnects the upstream port. The hub will then re-attach to the upstream port as either a bus- powered hub (if local-power is unavailable) or a self-powered hub (if local power is available). '0' = No dynamic auto-switching '1' = Dynamic auto-switching capable
6	Reserved	Reserved

Bit Number	Bit Name	Description	
5:4	OC_TIMER	Over-Current Timer: Over-current timer delay '00' = 0.1 ms '01' = 4.0 ms '10' = 8.0 ms	
		'11' = 16.0 ms	
3	COMPOUND	Compound Device: Allows the OEM to indicate that the hub is part of a com- pound device (see the USB Specification for definition). The applicable port(s) must also be defined as having a "non-removable device".	
		Note: When configured via strapping options, declaring a port as non-removable automatically causes the hub controller to report that it is part of a compound device.	
		'0' = No '1' = Yes, the hub is part of a compound device	
2:0	Reserved	Reserved	

7.2.1.9 Register 08h: Configuration Data Byte 3

Bit Number	Bit Name	Description
7:4	Reserved	Reserved
3	PRTMAP_EN	Port Re-mapping Enable: Selects the method used by the hub to assign port numbers and disable ports. '0' = Standard mode '1' = Port re-map mode
2:1	Reserved	Reserved
0	STRING_EN	Enables string descriptor support '0' = String support disabled '1' = String support enabled

7.2.1.10 Register 09h: Non-Removable Device

Bit Number	Bit Name	Description
7:0	NR_DEVICE	Non-Removable Device: Indicates which port(s) include non-removable devices.
		'0' = port is removable'1' = port is non-removable
		Informs the host if one of the active ports has a permanent device that is unde- tachable from the hub. (Note: The device must provide its own descriptor data.)
		When using the internal default option, the NON_REM[1:0] pins will designate the appropriate ports as being non-removable.
		Bit 7 = Reserved Bit 6 = Reserved Bit 5 = Reserved Bit 4 = Reserved Bit 3 = Reserved Bit 2 = Controls physical port 2 Bit 1 = Controls physical port 1 Bit 0 = Reserved

7.2.1.11 Register 0Ah: Port Disable for Self-Powered Operation

Bit Name	Description
PORT_DIS_SP	Port Disable Self-Powered: Disables 1 or more contiguous ports.
	'0' = port is available '1' = port is disabled
	During self-powered operation when remapping mode is disabled (PRT- MAP_EN = '0'), this selects the ports which will be permanently disabled, and are not available to be enabled or enumerated by a host controller. The ports can be disabled in any order, the internal logic will automatically report the cor- rect number of enabled ports to the USB host, and will reorder the active ports in order to ensure proper function.
	Bit 7 = Reserved Bit 6 = Reserved
	Bit 5 = Reserved Bit 4 = Reserved Bit 3 = Reserved
	Bit 2 = Controls physical port 2 Bit 1 = Controls physical port 1 Bit 0 = Reserved

Bit Number	Bit Name	Description
7:0	PORT_DIS_BP	Port Disable Bus-Powered: Disables 1 or more contiguous ports. '0' = port is available '1' = port is disabled During self-Powered operation when remapping mode is disabled (PRT- MAP_EN = '0'), this selects the ports which will be permanently disabled, and are not available to be enabled or enumerated by a host controller. The ports can be disabled in any order, the internal logic will automatically report the cor- rect number of enabled ports to the USB host, and will reorder the active ports in order to ensure proper function. When using the internal default option, the PRT_DIS_P[2:1] and PRT_DIS_M[2:1] pins will disable the appropriate ports. Bit 7 = Reserved Bit 6 = Reserved Bit 5 = Reserved Bit 4 = Reserved Bit 3 = Reserved Bit 2 = Controls physical port 2 Bit 1 = Controls physical port 1 Bit 0 = Reserved

7.2.1.12 Register 0Bh: Port Disable for Bus-Powered Operation

7.2.1.13 Register 0Ch: Max Power for Self-Powered Operation

Bit Number	Bit Name		Description
7:0	MAX_PWR_SP	from an up value inclu (from VBU the power	r Self_Powered: Value in 2 mA increments that the hub consumes estream port (VBUS) when operating as a self-powered hub. This des the hub silicon along with the combined power consumption S) of all associated circuitry on the board. This value also includes consumption of a permanently attached peripheral if the hub is con- a compound device, and the embedded peripheral reports 0 mA in tors.
		Note:	The USB 2.0 Specification does not permit this value to exceed 100 mA.

7.2.1.14 Register 0Dh: Max Power for Bus-Powered Operation

Bit Number	Bit Name	Description
7:0	MAX_PWR_BP	Max Power Bus_Powered: Value in 2 mA increments that the hub consumes from an upstream port (VBUS) when operating as a bus-powered hub. This value includes the hub silicon along with the combined power consumption (from VBUS) of all associated circuitry on the board. This value also includes the power consumption of a permanently attached peripheral if the hub is configured as a compound device, and the embedded peripheral reports 0 mA in its descriptors. A value of 50 (decimal) indicates 100 mA, which is the default value.

7.2.1.15 Register 0Eh: Hub Controller Max Current for Self-Powered Operation

Bit Number	Bit Name	Description
7:0	HC_MAX_C_SP	Hub Controller Max Current Self-Powered: Value in 2 mA increments that the hub consumes from an upstream port (VBUS) when operating as a self-powered hub. This value includes the hub silicon along with the combined power consumption (from VBUS) of all associated circuitry on the board. This value does NOT include the power consumption of a permanently attached peripheral if the hub is configured as a compound device.
		Note: The USB 2.0 Specification does not permit this value to exceed 100 mA.

7.2.1.16 Register 0Fh: Hub Controller Max Current for Bus-Powered Operation

Bit Number	Bit Name	Description
7:0	HC_MAX_C_BP	Hub Controller Max Current Bus-Powered: Value in 2 mA increments that the hub consumes from an upstream port (VBUS) when operating as a bus-powered hub. This value will include the hub silicon along with the combined power consumption (from VBUS) of all associated circuitry on the board. This value will NOT include the power consumption of a permanently attached peripheral if the hub is configured as a compound device.A value of 50 (decimal) would indicate 100 mA, which is the default value.

7.2.1.17 Register 10h: Power-On Time

Bit Number	Bit Name	Description
7:0	POWER_ON_TIME	Power-On Time: The length of time that it takes (in 2 ms intervals) from the time the host initiated power-on sequence begins on a port until power is stable on that port.

7.2.1.18 Register 11h: Language ID High

Bit Number	Bit Name	Description
7:0	LANG_ID_H	USB LANGUAGE ID (Upper 8 bits of a 16-bit ID field)

7.2.1.19 Register 12h: Language ID Low

Bit Bit Name Number		Description
7:0	LANG_ID_L	USB LANGUAGE ID (Lower 8 bits of a 16-bit ID field)

7.2.1.20 Register 13h: Manufacturer String Length

Bit Number	Bit Name	Description	
7:0	MFR_STR_LEN	Manufacturer String Length	
		Maximum string length is 31 characters.	

7.2.1.21 Register 14h: Product String Length

Bit Number	Bit Name	Description	
7:0	PRD_STR_LEN	Product String Length	
		Maximum string length is 31 characters.	

7.2.1.22 Register 15h: Serial String Length

Bit Number	Bit Name	Description	
7:0	SER_STR_LEN	Serial String Length	
		Maximum string length is 31 characters.	

7.2.1.23 Register 16h-53h: Manufacturer String

Bit Number	Bit Name	Description	
7:0	MFR_STR	Manufacturer String, UNICODE UTF-16LE per USB 2.0 Specification Maximum string length is 31 characters (62 bytes).	
		Note: The string consists of individual 16-bit UNICODE UTF-16LE characters. The characters will be stored starting with the LSB at the least significant address and the MSB at the next 8-bit location (subsequent characters must be stored in sequential contiguous address in the same LSB, MSB manner). Some EEPROM programmers may transpose the MSB and LSB, thus reversing the byte order. Please pay careful attention to the byte ordering for your selected programming tools.	

7.2.1.24 Register 54h-91h: Product String

Bit Number	Bit Name	Description	
7:0	PRD_STR	 Product String, UNICODE UTF-16LE per USB 2.0 Specification Maximum string length is 31 characters (62 bytes). Note: The string consists of individual 16-bit UNICODE UTF-16LE characters. The characters will be stored starting with the LSB at the least significant address and the MSB at the next 8-bit location (subsequent characters must be stored in sequential contiguous address in the same LSB, MSB manner). Some EEPROM programmers may transpose the MSB and LSB, thus reversing the byte order. Please pay careful attention to the byte ordering for your selected programming tools. 	

7.2.1.25 Register 92h-CFh: Serial String

Bit Number	Bit Name	Description	
7:0	SER_STR	Serial String, UNICODE UTF16LE per USB 2.0 Specification Maximum string length is 31 characters (62 bytes).	
		Note: The string consists of individual 16-bit UNICODE UTF-16LE characters. The characters will be stored starting with the LSB at the least significant address and the MSB at the next 8-bit location (subsequent characters must be stored in sequential contiguous address in the same LSB, MSB manner). Some EEPROM programmers may transpose the MSB and LSB, thus reversing the byte order. Please pay careful attention to the byte ordering for your selected programming tools.	

7.2.1.26 Register F6h: Boost_Up

Bit Number	Bit Name	Description	
7:2	Reserved	Reserved	
1:0	BOOST_IOUT	USB electrical signaling drive strength Boost Bit for Upstream Port. '00' = Normal electrical drive strength = No boost '01' = Elevated electrical drive strength = Low (approximately 4% boost) '10' = Elevated electrical drive strength = Medium (approximately 8% boost) '11' = Elevated electrical drive strength = High (approximately 12% boost)	
		Note: "Boost" could result in non-USB Compliant parameters, the OEM should use a '00' value unless specific implementation issues require additional signal boosting to correct for degraded USB signaling levels.	

7.2.1.27 Register F8h: Boost_4:0

Bit Number	Bit Name	Description	
7:4	Reserved	Reserved	
3:2	BOOST_IOUT_2	USB electrical signaling drive strength Boost Bit for Downstream Port '2'. '00' = Normal electrical drive strength = No boost '01' = Elevated electrical drive strength = Low (approximately 4% boost) '10' = Elevated electrical drive strength = Medium (approximately 8% boost) '11' = Elevated electrical drive strength = High (approximately 12% boost)	
		Note: "Boost" could result in non-USB Compliant parameters, the OEM should use a '00' value unless specific implementation issues require additional signal boosting to correct for degraded USB signaling levels.	
1:0	BOOST_IOUT_1	USB electrical signaling drive strength Boost Bit for Downstream Port '1'. '00' = Normal electrical drive strength = No boost '01' = Elevated electrical drive strength = Low (approximately 4% boost) '10' = Elevated electrical drive strength = Medium (approximately 8% boost) '11' = Elevated electrical drive strength = High (approximately 12% boost)	
		Note: "Boost" could result in non-USB Compliant parameters, the OEM should use a '00' value unless specific implementation issues require additional signal boosting to correct for degraded USB signaling levels.	

7.2.1.28 Register FAh: PortSwap

Bit Number	Bit Name	Description	
7:0	PRTSP	 PortSwap: Swaps the upstream and downstream USB DP and DM Pins for ease of board routing to devices and connectors. '0' = USB D+ functionality is associated with the DP pin and D- functionality is associated with the DM pin. '1' = USB D+ functionality is associated with the DM pin and D- functionality is associated with the DP pin. Bit 7 = Reserved Bit 7 = Reserved Bit 5 = Reserved Bit 4 = Reserved Bit 3 = Reserved Bit 2 = '1'; Port 2 DP/DM is swapped. Bit 1 = '1'; Port 1 DP/DM is swapped. 	
		Bit 1 = '1'; Port 1 DP/DM is swapped. Bit 0 = '1'; Upstream Port DP/DM is swapped.	

7.2.1.29 Register FBh: PortMap 12

Bit Number	Bit Name			Description
7:0	PRTR12	to report ho range or as: the hub star ognizes. The host's p port on the enabled (se hub's down numbers (as Note:	o is enumera w many por signment. T ting with the port number hub is the "µ e PRTMAP stream port ssigned by The OEM n used, startin this ensure	ated by a USB host controller, the hub is only permitted ts it has; the hub is not permitted to select a numerical he host controller will number the downstream ports of e number '1' up to the number of ports that the hub rec- is referred to as "logical port number" and the physical ohysical port number". When the remapping mode is _EN in Register 08h: Configuration Data Byte 3) the numbers can be remapped to different logical port
		TABLE 7-2	-	TMAP REGISTER FOR PORTS 1 & 2
		Bit [7:4]	'0000'	Physical Port 2 is disabled
			'0001'	Physical Port 2 is mapped to Logical Port 1
			'0010'	Physical Port 2 is mapped to Logical Port 2
			'0011' to '1111'	Illegal; Do Not Use
		Bit [3:0]	'0000'	Physical Port 1 is disabled
			'0001'	Physical Port 1 is mapped to Logical Port 1
			'0010'	Physical Port 1 is mapped to Logical Port 2
			'0011' to '1111'	Illegal; Do Not Use

7.2.1.30	Register FFh: Status/Command
7.2.1.30	Register FFn: Status/Command

Bit Number	Bit Name	Description
7:3	Reserved	Reserved
2	INTF_PW_DN	SMBus Interface Power Down '0' = Interface is active '1' = Interface power down after ACK has completed
1	RESET	Reset the SMBus Interface and internal memory back to RESET_N assertion default settings. '0' = Normal Run/Idle State '1' = Force a reset of registers to their default state
0	USB_ATTACH	USB Attach (and write protect) '0' = SMBus slave interface is active '1' = Hub will signal a USB attach event to an upstream device. The internal memory (address range 00h-FEh) is "write-protected" to prevent unintentional data corruption.

7.2.2 I²C EEPROM

The I²C EEPROM interface implements a subset of the I²C Master Specification (Please refer to the Philips Semiconductor Standard I²C-Bus Specification for details on I²C bus protocols). The hub's I²C EEPROM interface is designed to attach to a single "dedicated" I²C EEPROM, and conforms to the Standard-mode I²C Specification (100 kbit/s transfer rate and 7-bit addressing) for protocol and electrical compatibility.

Note: Extensions to the I²C Specification are not supported. The hub acts as the master and generates the serial clock SCL, controls the bus access (determines which device acts as the transmitter and which device acts as the receiver), and generates the START and STOP conditions.

7.2.2.1 Implementation Characteristics

The hub will only access an EEPROM using the sequential read protocol.

7.2.2.2 Pull-Up Resistor

The circuit board designer is required to place external pull-up resistors (10 k Ω recommended) on the SDA/SMBDATA/ NON_REM1 and SCL/SMBCLK/CFG_SEL0 lines (per SMBus 1.0 Specification, and EEPROM manufacturer guidelines) to VDD in order to assure proper operation.

7.2.2.3 I²C EEPROM Slave Address

Slave address is 1010000.

Note: 10-bit addressing is NOT supported.

7.2.3 IN-CIRCUIT EEPROM PROGRAMMING

The EEPROM can be programmed via ATE (Automatic Test Equipment) by pulling RESET_N low (which tri-states the hub's EEPROM interface and allows an external source to program the EEPROM).

7.3 SMBus Slave Interface

Instead of loading user-defined descriptor data from an external EEPROM, the Microchip hub can be configured to receive a code load from an external processor via an SMBus interface. The SMBus interface shares the same pins as the EEPROM interface; if CFG_SEL1 & CFG_SEL0 activates the SMBus interface, external EEPROM support is no longer available (and the user-defined descriptor data must be downloaded via the SMBus). The Microchip hub waits indefinitely for the SMBus code load to complete and only "appears" as a newly connected device on USB after the code load is completed.

The hub's SMBus implementation is a *slave-only* SMBus device. The implementation only supports read block and write block protocols. The hub responds to other protocols as described in Section 7.3.2, "Invalid Protocol Response Behavior," on page 32. Reference to the System Management Bus Specification, Rev 1.0.

The SMBus interface is used to read and write the registers in the device. The register set is shown in Section 7.2.1, "Internal Register Set (Common to EEPROM and SMBus)," on page 16.

7.3.1 BUS PROTOCOLS

Typical write block and read block protocols are shown below. Register accesses are performed using 7-bit slave addressing, an 8-bit register address field, and an 8-bit data field. The shading indicates the hub driving data on the SMBDATA line; otherwise, host data is on the SDA/SMBDATA/NON_REM1 line.

The slave address is the unique SMBus Interface Address for the hub that identifies it on SMBus. The register address field is the internal address of the register to be accessed. The register data field is the data that the host is attempting to write to the register or the contents of the register that the host is attempting to read.

Note: Data bytes are transferred MSB first.


7.3.1.1 Block Read/Write

The block write begins with a slave address and a write condition. After the command code, the host issues a byte count, which describes how many more bytes will follow in the message. If a slave had 20 bytes to send, the first byte would be the number 20 (14h), followed by the 20 bytes of data. The byte count may not be 0. A block read or write is allowed to transfer a maximum of 32 data bytes.

Note:	For the following SMBus tables:
-------	---------------------------------

Denotes Master-to-Slave	Denotes Slave-to-Master
-------------------------	-------------------------


FIGURE 7-1: BLOCK WRITE



7.3.1.2 Block Read

A block read differs from a block write in that the repeated start condition exists to satisfy the I²C specification's requirement for a change in the transfer direction.

FIGURE 7-2: BLOCK READ



7.3.2 INVALID PROTOCOL RESPONSE BEHAVIOR

Registers accessed with an invalid protocol are not updated. A register is only updated following a valid protocol. The only valid protocols are write block and read block, which are described above. The hub only responds to the hardware selected Slave Address (0101100x).

Attempting to communicate with the hub over SMBus with an invalid slave address or invalid protocol results in no response, and the SMBus Slave Interface returns to the idle state.

The only valid registers that are accessible by the SMBus slave address are the registers defined in the Registers Section. The hub does not respond to undefined registers.

7.3.3 GENERAL CALL ADDRESS RESPONSE

The hub does not respond to a general call address of 0000_000b.

7.3.4 SLAVE DEVICE TIME-OUT

According to the SMBus Specification, version 1.0 devices in a transfer can abort the transfer in progress and release the bus when any single clock low interval exceeds 25 ms ($T_{TIMEOUT, MIN}$). Devices that have detected this condition must reset their communication and be able to receive a new START condition no later than 35 ms ($T_{TIMEOUT, MAX}$).

Note: Some simple devices do not contain a clock low drive circuit; this simple kind of device typically resets its communications port after a start or stop condition. The slave device time-out must be implemented.

7.3.5 STRETCHING THE SCLK SIGNAL

The hub supports stretching of the SCLK by other devices on the SMBus. The hub does not stretch the SCLK.

7.3.6 SMBus/I²C TIMING

The SMBus slave interface complies with the SMBus AC Timing Specification.




FIGURE 7-3: SMBus/I²C TIMING PARAMETERS

Symbol	Parameter	Min	Тур	Мах	Unit
fSCL	SCL Clock Frequency	-	-	100	kHz
tBUF	Bus Free Time	4.7	-	-	μs
tSU;STA	START Condition Set-Up Time	4.7	-	-	μs
tHD;STA	START Condition Hold Time	4.0	-	-	μs
tLOW	SCL LOW Time	4.7	-	-	μs
tHIGH	SCL HIGH Time	4.0	-	-	μs
tR	SCL and SDA Rise Time	-	-	1.0	μs
tF	SCL and SDA Fall Time	-	-	0.3	μs
tSU;DAT	Data Set-Up Time	0.25	-	-	μs
tHD;DAT	Data Hold Time	0.25	-	-	μs
tSU;STO	STOP Condition Set-Up Time	4.0	-	-	μs

7.3.7 BUS RESET SEQUENCE

The SMBus slave interface resets and returns to the idle state upon a START field followed immediately by a STOP field.

7.3.7.1 Undefined Registers

The registers shown in Table 7-2 are the defined registers in the hub. Reads to undefined registers return to 00h. Writes to undefined registers have no effect and do not return an error.

7.3.7.2 Reserved Registers

Only a '0' should be written to all reserved registers or bits.

7.4 Default Configuration Option

To configure the hub in its default configuration, strap the CFG_SEL1 to 0 and CFG_SEL0 to 0. This configures the hub to the internal defaults and enables the strapping options. (Please see Section 7.2.1, "Internal Register Set (Common to EEPROM and SMBus)" for the list of the default values.) For specific pin strapping options, please see Chapter 6.0, Pin Descriptions for instructions on how to modify the default values. Options include port disable and non-removable pin strapping.

7.5 Reset

There are two different resets that the hub experiences. One is a hardware reset via the external RESET_N pin and the second is via the USB Bus Reset.

7.5.1 EXTERNAL HARDWARE RESET_N


A valid hardware reset is defined as assertion of RESET_N for a minimum of 1 μ s after all power supplies are within operating range. While reset is asserted, the hub (and its associated external circuitry) consumes less than 500 μ A of current from the upstream USB power source.

Assertion of RESET_N (external pin) causes the following:

- 1. All downstream ports are disabled, and PRTPWR power to downstream devices is removed.
- 2. The PHYs are disabled, and the differential pairs will be in a high-impedance state.
- 3. All transactions immediately terminate; no states are saved.
- 4. All internal registers return to the default state (in most cases, 00(h)).
- 5. The external crystal oscillator is halted.
- 6. The PLL is halted.

The hub is "operational" 500 µs after RESET_N is negated. Once operational, the hub configures itself based on the settings of pins CFG_SEL[1:0]. See Table 7-1, "Hub Configuration Options," on page 15.

FIGURE 7-4: RESET_N TIMING FOR DEFAULT/STRAP OPTION MODE



Name	Description	Min	Тур	Мах	Unit
t1	RESET_N Asserted	1	-	-	μs
t2	Strap Setup Time	16.7	-	-	ns
t3	Strap Hold Time	16.7	-	1400	ns
t4	Hub outputs driven to inactive logic states	-	1.5	2	μs
t5	USB Attach (see Note 1 and Note 2)	-	-	100	ms
t6	Host acknowledges attach and signals USB Reset	100	-	-	ms
t7	USB Idle	-	undefined	-	ms
t8	Completion time for requests (with or without data stage)	-	-	5	ms

Note 1: In bus-powered mode, the hub and its associated circuitry must not consume more than 100 mA from the upstream USB power source during t1+t5.

2: All power supplies must have reached the operating levels mandated in Chapter 8.0, DC Parameters prior to (or coincident with) the assertion of RESET_N.

7.5.1.1 RESET_N for EEPROM Configuration




FIGURE 7-5: RESET_N TIMING FOR EEPROM MODE

Name	Description	Min	Тур	Мах	Units
t1	RESET_N Asserted	1	-	-	μs
t2	Hub Recovery/Stabilization	-	-	500	μs
t3	EEPROM Read / Hub Config	-	2.0	99.5	ms
t4	USB Attach (see Note 1 and Note 2)	-	-	100	ms
t5	Host acknowledges attach and signals USB Reset	100	-	-	ms
t6	USB Idle	-	undefined	-	ms
t7	Completion time for requests (with or without data stage)	-	-	5	ms

Note 1: When in bus-powered mode, the hub and its associated circuitry must not consume more than 100 mA from the upstream USB power source during t4+t5+t6+t7.

2: All power supplies must have reached the operating levels mandated in Chapter 8.0, DC Parameters, prior to (or coincident with) the assertion of RESET_N.

7.5.1.2 RESET_N for SMBus Slave Configuration




FIGURE 7-6: RESET_N TIMING FOR SMBUS MODE

Name	Description	Min	Тур	Мах	Units
t1	RESET_N Asserted	1	-	-	μs
t2	Hub Recovery/Stabilization	-	-	500	μs
t3	SMBus Code Load	-	250	300	ms
t4	Hub Configuration and USB Attach (see Note 1 and Note 2)	-	-	100	ms
t5	Host acknowledges attach and signals USB Reset	100	-	-	ms
t6	USB Idle	-	Undefined	-	ms
t7	Completion time for requests (with or without data stage)	-	-	5	ms

Note 1: For bus-powered configurations the maximum time is 99.5 ms, and the hub and its associated circuitry must not consume more than 100 mA from the upstream USB power source during t2+t3+t4+t5+t6+t7. For Self-Powered configurations, t3 MAX is not applicable and the time to load the configuration is determined by the external SMBus host.

2: All power supplies must have reached the operating levels mandated in Chapter 8.0, DC Parameters, prior to (or coincident with) the assertion of RESET_N.

7.5.2 USB BUS RESET

In response to the upstream port signaling a reset to the hub, the hub does the following:

- 1. Sets default bus address to '0'.
- 2. Sets configuration to: Unconfigured.
- 3. Negates PRTPWR[2:1] to all downstream ports.
- 4. Clears all TT buffers.
- 5. Moves device from suspended to active (if suspended).
- 6. Complies with Section 11.10 of the USB 2.0 Specification for behavior after completion of the reset sequence. The host then configures the hub and the hub's downstream port devices in accordance with the USB Specification.

Note: The hub does not propagate the upstream USB reset to downstream devices.

8.0 DC PARAMETERS

8.1 Maximum Guaranteed Ratings

Parameter	Symbol	Min	Мах	Units	Comments
Storage Temperature	T _{STOR}	-55	150	°C	-
3.3 V supply voltage	V _{DDA33,} V _{DD33PLL,} V _{DD33}	-0.5	4.0	V	-
Voltage on any I/O pin	-	-0.5	V _{DD33} + 0.3	V	-
Voltage on XTAL1	-	-0.5	3.6	V	-
Voltage on XTAL2	-	-0.5	2.0	V	-

- **Note 1:** Stresses above the specified parameters could cause permanent damage to the device. This is a stress rating only and functional operation of the device at any condition above those indicated in the operation sections of this specification is not implied.
 - 2: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when the AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. When this possibility exists, it is suggested to use a clamp circuit.


8.2 Operating Conditions

Parameter	Symbol	Min	Мах	Units	Comments
36-pin package Operating Temperature	Τ _Α	-40	85	°C	Ambient temperature in still air. (See Note 1)
3.3 V supply voltage	V _{DDA33} V _{DD33PLL} V _{DD33}	3.0	3.6	V	-
3.3 V supply rise time	t _{RT}	-	400	μs	(See Figure 8-1, "Supply Rise Time Models") (See Note 2)
Voltage on any I/O pin	-	-0.3	3.6	V	If any 3.3 V supply voltage drops below 3.0 V, then the MAX becomes: (3.3 V supply voltage) + 0.5 V
Voltage on XTAL1	-	-0.3	2.0	V	-
Voltage on XTAL2	-	-0.3	2.0	V	-

Note 1: The T_i (junction temperature) must not exceed 125°C.

2: The rise time for the 3.3 V supply can be extended to 500 ms max if RESET_N is actively driven low, typically by another IC, until 1 µs after all supplies are within operating range.

FIGURE 8-1: SUPPLY RISE TIME MODELS



8.3 Package Thermal Specifications

TABLE 8-1:36-PIN QFN PACKAGE THERMAL PARAMETERS

Parameter	Symbol	Value	Unit	Comments
Thermal Resistance	Θ_{JA}	39	°C/W	Measured from the die to the ambient air.
Junction-to-Top-of-Package	Ψ_{JT}	0.3	°C/W	-

Note: Thermal parameters are measured or estimated for devices with the exposed pad soldered to thermal vias in a multilayer 2S2P PCB per JESD51.

8.4 DC Electrical Characteristics

TABLE 8-2: DC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Units	Comments
I, IS Type Input Buffer	-	-	-	-	-	
Low Input Level	V _{ILI}	-	-	0.8	V	TTL Levels
High Input Level	V _{IHI}	2.0	-	-	V	
Input Leakage	IIL	-10	-	+10	μA	$V_{IN} = 0$ to V_{DD33}
Hysteresis ('IS' Only)	V _{HYSI}	250	-	600	mV	
Input Buffer with Pull-Up (IPU)						
Low Input Level	V _{ILI}	-	-	0.8	V	TTL Levels
High Input Level	V _{IHI}	2.0	-	-	V	-
Low Input Leakage	I _{ILL}	+20	-	+110	μA	V _{IN} = 0
High Input Leakage	I _{IHL}	-10	-	+10	μA	V _{IN} = V _{DD33}
IPU Buffer Float Voltage	V _{IPUF}		2.0		V	Voltage at the IPU pin when floated. (Note 3)
Input Buffer with Pull- Down (IPD)						
Low Input Level	V _{ILI}	-	-	0.8	V	TTL Levels
High Input Level	V _{IHI}	2.0	-		V	-
Low Input Leakage	I _{ILL}	+10	-	-10	μA	V _{IN} = 0
High Input Leakage	I _{IHL}	-20	-	-100	μA	V _{IN} = V _{DD33}

TABLE 8-2:	DC ELECTRICAL CHARACTERISTICS (CONTINUED)
-------------------	---

Parameter	Symbol	Min	Тур	Max	Units	Comments
ICLK Input Buffer						
Low Input Level	V _{ILCK}	-	-	0.5	V	-
High Input Level	V _{IHCK}	1.4	-	-	V	-
Input Leakage	IIL	-10	-	+10	μA	$V_{IN} = 0$ to V_{DD33}
O12, I/O12 & I/OSD12 Type Buffer						
Low Output Level	V _{OL}	-	-	0.4	V	I _{OL} = 12 mA @ V _{DD33} = 3.3 V
High Output Level	V _{OH}	2.4	-	-	V	I _{OH} = -12 mA @ V _{DD33} = 3.3 V
Output Leakage	I _{OL}	-10	-	+10	μA	V _{IN} = 0 to V _{DD33} (Note 1)
Hysteresis ('SD' pad only)	V _{HYSC}	250	-	600	mV	
IO-U (Note 2)	-	-	-	-	-	-
USB82512			1	1		
Supply Current Unconfigured						
Hi-Speed Host Full-Speed Host	I _{CCINTHS} I _{CCINTFS}	-	85 72	100 -	mA mA	No device connected
Supply Current Configured (Hi-Speed Host)						All supplies combined
1 Port @ HS 2 Ports @ HS	I _{HCH1} I _{HCH2}	-	225 255	- 300	mA mA	Device connected
Supply Current Configured (Full-Speed Host)						All supplies combined
1 Port @ FS 2 Ports @ FS	I _{HCH1} I _{HCH2}	-	150 160	-	mA mA	
Supply Current Suspend	I _{CSBY}	-	325	-	μA	All supplies combined
Supply Current Reset	I _{CRST}	-	115	-	μA	All supplies combined

Note 1: Output leakage is measured with the current pins in high impedance.

2: See USB 2.0 Specification for USB DC Electrical Characteristics.

3: When the IPU type pin is floated, the internal logic will interpret this as logic high. IPU buffer pins include an internal pull up and level shifter. IPU pins float to ~2.0 V with external loads less than 10 μA. This ensures the internal level shifted voltage is above the high level threshold for the internal logic.

8.5 Capacitance

TA = 25°C; fc = 1 MHz; VDD33 = 3.3 V

TABLE 8-3: PIN CAPACITANCE


			Limits			
Parameter	Symbol	Min	Тур	Max	Unit	Test Condition
Clock Input Capacitance	C _{XTAL}	-	-	2	pF	All pins except USB pins (and pins under test tied to AC ground)
Input Capacitance	C _{IN}	-	-	10	pF	
Output Capacitance	C _{OUT}	-	-	20	pF	

9.0 AC SPECIFICATIONS

9.1 Oscillator/Clock

Crystal: Parallel Resonant, Fundamental Mode, 24 MHz \pm 350 ppm. External Clock: 50% Duty cycle \pm 10%, 24 MHz \pm 350 ppm, Jitter < 100 ps rms.

FIGURE 9-1: TYPICAL CRYSTAL CIRCUIT



Note: C_B equals total board/trace capacitance.

FIGURE 9-2: FORMULA TO FIND VALUE OF C₁ AND C₂

$$C_{L} = \frac{(C_{1} + C_{S1}) \times (C_{2} + C_{S2})}{(C_{1} + C_{S1} + C_{2} + C_{S2})}$$

9.1.1 SMBus INTERFACE

The Microchip hub is designed to meet the specifications as set forth in the SMBus 1.0 Specification for Slave-Only devices (except as noted in Section 7.3, "SMBus Slave Interface").

9.1.2 I²C EEPROM


Frequency is fixed at 60 kHz \pm 20%.

9.1.3 USB 2.0

The Microchip hub is designed to comply with the USB 2.0 Specification (Revision 2.0 from April 27, 2000 and the 12/ 7/2000 and 5/28/2002 Errata). Please refer to the USB 2.0 Specification for more information.

10.0 PACKAGE INFORMATION

10.1 Package Marking Information



10.2 36-Pin QFN, 6x6 mm2 Body, 0.5 mm Pitch (Dimple Package)

Note: For the most current package drawings, see the Microchip Packaging Specification at: http://www.microchip.com/packaging.







FIGURE 10-2: 36-QFN DIMPLE PACKAGE (DIMENSIONS)

Griginal C		A A A A A A A A A A A A A A A A A A A			Alternate	See Contraction of the second	ARA		
	Units	MI	LLIMETE	RS	1				
Dimension		MIN		MAX	1				
Number of Terminals	N		36		4				
Pitch	e		0.50 BSC	2	1				
Overall Height	A	0.80	0.85	0.90	1				
Standoff	A1	0.00	0.02	0.05	1				
Terminal Thickness	A3		0.20 REF		1				
Overall Length	D		6.00 BSC		1				
Mold Cap Length	 D1		5.75 BSC		1				
Exposed Pad Length	D2	3.60	3.70	3.80		Units	MI	LIMETE	RS
Overall Width	E		6.00 BSC		Dimension		MIN	NOM	MAX
Mold Cap Width	E1		5.75 BSC		Package Corner Chamfer	СН	_	_	0.60
Exposed Pad Width	E2	3.60	3.70	3.80	Terminal Dimple Height	A5	0.05	0.10	0.15
Terminal Width	b	0.20	0.25	0.30	Terminal Dimple Width	b1	0.10	0.15	0.25
Terminal Length	L	0.30	0.40	0.50	Terminal Dimple Length	L1	0.10	0.15	0.20
Terminal-to-Exposed-Pad	К		0.80 REF		· · · · · ·				
Mold Draft Angle	θ	_	-	12°	1				
		ALT	ERNA	TE CO	ONFIGURATION				
Overall Height	А	0.80	0.85	0.90]				
Terminal Thickness	A3		0.20 REF]				
Base Thickness	A4		0.30 REF		Terminal Dimple Height	A5		0.09 REI	-
Mold Cap Length	D1		5.71 BSC		Terminal Dimple Width	b1	0.10	0.15	0.20
Mold Cap Width	E1	5.71 BSC			Terminal Dimple Length	L1	0.10	0.15	0.20
 Notes: Pin 1 visual index feature may vary, but must be located within the hatched area. Package is punch singulated Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only. 									
				Mic	crochip Technology Drawing (204-241	-4EX R	ev B Sh	eet 2 of 2

FIGURE 10-3: 36-QFN DIMPLE PACKAGE (LAND PATTERN)



2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2241-4EX Rev B

USB82512

10.3 36-Pin QFN, 6x6 mm2 Body, 0.5 mm Pitch (Standard Package)

Note: For the most current package drawings, see the Microchip Packaging Specification at: http://www.microchip.com/packaging.







FIGURE 10-5: 36-QFN STANDARD PACKAGE (DIMENSIONS)

	UNUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU			~	ODDDDDD	OUTOTOTO DO
١	5° 20	<u>ר</u>		م	\leq	
ł	REFERENCE ADDRESS	¥		the second se		AND DE
		•				
	The Base					, All
			/			
States 1	ALL		and the second			P.P.
Contraction of the second seco	- THERE		- a		and a	
	TATAT				0.0.0	
	ginal Configuration				te Configui	ration
OII	ginar corniguration			Alterna	le conigui	adon
		Units		MILLIMETERS	2	1
	Dimensio		MIN		MAX	4
	Number of Terminals	N	IVIII N	36	IVI/VX	1
	Pitch	e		0.50 BSC		1
	Overall Height	А	0.70	0.80	1.00	1
	Standoff	A1	0.00	0.02	0.05	1
	Terminal Thickness	A3		0.20 REF		1
	Overall Length	D		6.00 BSC]
	Mold Cap Length	D1		5.75 BSC		
	Exposed Pad Length	D2	3.60	3.70	3.80	
	Overall Width	Е		6.00 BSC		
	Mold Cap Width	E1		5.75 BSC		
	Exposed Pad Width	E2	3.60	3.70	3.80	4
	Terminal Width	b	0.18	0.23	0.30	4
	Terminal Length	L	0.30	0.40	0.50	4
	Terminal-to-Exposed-Pad	K		0.75 REF	100	-
	Mold Draft Angle	θ	-	-	12°	J
	ALTERNAT	E CON	IFIGUR/	ATION		
	Overall Height	Α	0.70	0.80	1.00]
	Terminal Thickness	A3		0.20 REF		1
	Base Thickness	A4		0.30 REF		1
	Mold Cap Length	D1		5.71 BSC		1
	Mold Cap Width	E1		5.71 BSC		
Notes:						•
10100.						

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-17031 Rev A Sheet 2 of 2





1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-19031 Rev A

APPENDIX A: DATA SHEET REVISION HISTORY

TABLE A-1: REVISION HISTORY

REVISION LEVEL & DATE	SECTION/FIGURE/ENTRY	CORRECTION		
DS60001232D (12-20-22)	Package Information	Updated and added Package Drawings, Dimensions and Land Pattern for Dimple and Standard versions.		
DS60001232C (01-31-17)	Product Identification System	Adopted according to new system.		
	Chapter 3.0, Pin Configuration	Package marking information (legend) moved to Chapter 10.0, Package Information		
	Chapter 10.0, Package Information	New section Section 10.1, "Package Marking Information".		
DS60001232B (09-10-14)	All	Version migrated to Microchip template.		
	Cover Sheet	Trueauto remark removed, dimple package added.		
	Chapter 3.0, Pin Configuration	Figure 3-1 improved: USB82512AM -> USB82512Ax (generalized description), added in legend.		
	Chapter 6.0, Pin Descriptions	Table 6-1: not connected pins added (NC) at the bottom of the table.		
	Chapter 10.0, Package Information	Normal QFN package (no dimple) corrected (56 pins -> 36 pins).		
DS60001232A (12-23-13)	All	Microchip DS number inserted. Revision A replaces the previous SMSC version Rev. 1.3. Trademark and last page according to Microchip guidelines.		
	Page 2	Order numbers added for both packages.		
	Chapter 3.0, Pin Configuration	PB free information removed in Figure 3-1.		
	Chapter 10.0, Package Information	New version includes two packages (dimple and non-dimple package).		
Rev. 1.3	All	SMSC branding removed.		
(08-23-13)	Chapter 10.0, Package Information	New package added.		
Rev. 1.2 (06-11-13)	All	Order numbers modified according to Microchip guideline.		
		'Lead-free' remark removed in the document.		

TABLE A-1: REVISION HISTORY (CONTINUED)

REVISION LEVEL & DATE	SECTION/FIGURE/ENTRY	CORRECTION
Rev. 1.2 (04-05-13)	Section 7.2.1.14, "Register 0Dh: Max Power for Bus- Powered Operation"	Added sentence: A value of 50 (decimal) indicates 100 mA, which is the default value.
	Section 7.2.1.15, "Register 0Eh: Hub Controller Max Current for Self-Powered Operation"	Removed sentence: A value of 50 (decimal) indicates 100 mA, which is the default value.
	Section 8.1, "Maximum Guaranteed Ratings"	Row 3.3 V supply voltage: Min value added: -0.5 V
Rev. 1.1	All	Microchip style implemented (logo and legend).
(10-01-12)	Section 7.2.1, "Internal Register Set (Common to EEPROM and SMBus)"	Internal Default ROM: Product ID (LSB): 13h -> 14h
	Section 7.5.1, "External Hardware RESET_N"	CFG_SEL[2:0] -> CFG_SEL[1:0]
Rev. 1.0 (11-21-11)	Section 8.4, "DC Electrical Characteristics"	V _{IPUF} (IPU Buffer Float Voltage) added in Table 8- 3.
	Chapter 3.0, Pin Configuration	Figure 3-1 improved:
Rev. 1.0 (11-09-11)	Chapter 3.0, Pin Configuration	Topmark information added in Figure 3-1. Package designators described.
	Section 8.1, "Maximum Guaranteed Ratings"	Max value corrected for 'voltage on any I/O pin': 5.5 -> V_{DD33} + 0.3
	Section 8.2, "Operating Conditions"	Max value corrected for 'voltage on any I/O pin': 3.6 V Max value corrected for XTAL1 and XTAL2: 2.0V
Rev. 1.0 (07-19-11)	Section 8.2, "Operating Conditions"	In the table: Added Note 8.4 under Note 8.3. Added reference to Note 8.4 in the comments column for 3.3 V rise time parameter.
Rev. 1.0 (05-30-11	Page 2	Address in legend corrected: , FAX (631) 273-3123 -> or 1 (800) 443-SEMI
	Chapter 6.0, Pin Descriptions	VBUS_DET is an input. Buffer type changed from "I/O12" to "I".
Rev. 1.0 (03-16-11)	Initial Release	

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u> J Device Te	[X] T mperature Range	X T Packa	[X] ⁽¹⁾ حمل المجافق (Dption	- X I I Pattern	_ ⁽²⁾	Vxx besignator	E aj	-4(QF	bles: 6B82512AMR-A-V01 0°C to + 85°C, FN (36-pin), pe & Reel,
Device:	USB82	2512				b)			
Temperature Range:	A	= -40°	°C to +85°C					QF	0°C to + 85°C, =N dimple package (36-pin), ay,
Package:	M F		N (36-pin) N Dimple Package ((36-pin)				VC	
Tape and Reel Option:	Blank R	= Sta = Tap	ndard packaging (ti e and Reel ⁽¹⁾	ray)			N	ote 1:	1 2 11
Pattern	A B		duct Version duct Version						catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package
Designator	Vxx	= Aut	omotive Designator	-			N	ote 2:	availability with the Tape and Reel option. "-" is optional. Check with your Microchip Sales Office for exact ordering part number.

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR- RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMA-TION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON- INFRINGEMENT, MERCHANTABILITY, AND FIT-NESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI- RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 9781668317679

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366 **Taiwan - Kaohsiung** Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820