

USB 2.0 HSIC Hi-Speed 4-Port Hub Controller

Highlights

- · Hub Controller IC with 4 downstream ports
- · High-Speed Inter-Chip (HSIC) support
 - Upstream port selectable between HSIC or USB 2.0
 - 2 downstream HSIC ports
- USB-IF Battery Charger revision 1.2 support on up & downstream ports (DCP, CDP, SDP)
- Battery charging support for $\mathsf{Apple}^{\mathbb{R}}$ devices
- FlexConnect: Downstream port 1 able to swap with upstream port, allowing host capable devices to control other devices on the hub
- USB to I²C/SPI bridge endpoint support
- · USB Link Power Management (LPM) support
- SUSPEND pin for remote wakeup indication to host
- Start Of Frame (SOF) synchronized clock output pin
- Vendor Specific Messaging (VSM) support
- Enhanced OEM configuration options available through OTP or SMBus Device Port
- · Flexible power rail support
 - VBUS or VBAT only operation
 - 3.3V only operation
 - VBAT + 1.8V operation
 - 3.3V + 1.8V operation
- 48-pin (7x7mm) SQFN, RoHS compliant package

Target Applications

- · LCD monitors and TVs
- · Multi-function USB peripherals
- · PC mother boards
- · Set-top boxes, DVD players, DVR/PVR
- · Printers and scanners
- PC media drive bay
- · Portable hub boxes
- · Mobile PC docking
- · Embedded systems

Additional Features

- MultiTRAK[™]
 - Dedicated Transaction Translator per port
- PortMap
 - Configurable port mapping and disable sequencing
- PortSwap
 - Configurable differential intra-pair signal swapping
- PHYBoost[™]
 - Programmable USB transceiver drive strength for recovering signal integrity
- VariSense[™]
 - Programmable USB receiver sensitivity
- · Low power operation
- Full Power Management with individual or ganged power control of each downstream port
- Built-in Self-Powered or Bus-Powered internal default settings provide flexibility in the quantity of USB expansion ports utilized without redesign
- · Supports "Quad Page" configuration OTP flash
 - Four consecutive 200 byte configuration pages
- Fully integrated USB termination and Pull-up/Pulldown resistors
- On-chip Power On Reset (POR)
- · Internal 3.3V and 1.2V voltage regulators
- On Board 24MHz Crystal Driver, Resonator, or External 24MHz clock input
- USB host/device speed indicator. Per-port 3-color LED drivers indicate the speed of USB host and device connection - hi-speed (480 Mbps), fullspeed (12 Mbps), low-speed (1.5 Mbps)
- Environmental
 - Commercial temperature range support (0°C to 70°C)
 - Industrial temperature range support (-40°C to 85°C)

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Table of Contents

1.0 Introduction	
2.0 Acronyms and Definitions	6
3.0 Pin Descriptions	
2.0 Acronyms and Definitions 3.0 Pin Descriptions 4.0 Power Connections	
5.0 Modes of Operation	1
5.0 Modes of Operation	
7.0 Device Interfaces	25
8.0 Functional Descriptions	30
9.0 Operational Characteristics	35
10.0 Package Outline	
	45
Appendix A: Data sheet Revision History	46
The Microchip Web Site	47
Customer Change Notification Service	47
The Microchip Web Site	47
Product Identification System	48

1.0 INTRODUCTION

The USB4624 is a low-power, OEM configurable, MTT (Multi-Transaction Translator) USB 2.0 hub controller with 4 downstream ports and advanced features for embedded USB applications. The USB4624 is fully compliant with the USB 2.0 Specification, USB 2.0 Link Power Management Addendum, High-Speed Inter-Chip (HSIC) USB Electrical Specification Revision 1.0, and will attach to an upstream port as a Full-Speed hub or as a Full-/Hi-Speed hub. The 4-port hub supports Low-Speed, Full-Speed, and Hi-Speed (if operating as a Hi-Speed hub) downstream devices on all of the enabled downstream (non-HSIC) ports. HSIC ports support only Hi-Speed operation.

The USB4624 has been specifically optimized for embedded systems where high performance, and minimal BOM costs are critical design requirements. Standby mode power has been minimized and reference clock inputs can be aligned to the customer's specific application. Flexible power rail options ease integration into energy efficient designs by allowing the USB4624 to be powered in a single-source (VBUS, VBAT, 3.3V) or a dual-source (VBAT + 1.8, 3.3V + 1.8) configuration. Additionally, all required resistors on the USB ports are integrated into the hub, including all series termination and pull-up/pull-down resistors on the D+ and D- pins.

The USB4624 supports both upstream battery charger detection and downstream battery charging. The USB4624 integrated battery charger detection circuitry supports the USB-IF Battery Charging (BC1.2) detection method and most Apple devices. These circuits are used to detect the attachment and type of a USB charger and provide an interrupt output to indicate charger information is available to be read from the device's status registers via the serial interface. The USB4624 provides the battery charging handshake and supports the following USB-IF BC1.2 charging profiles:

- · DCP: Dedicated Charging Port (Power brick with no data)
- · CDP: Charging Downstream Port (1.5A with data)
- SDP: Standard Downstream Port (0.5A with data)
- · Custom profiles loaded via SMBus or OTP

The USB4624 provides an additional USB endpoint dedicated for use as a USB to I²C/SPI interface, allowing external circuits or devices to be monitored, controlled, or configured via the USB interface. Additionally, the USB4624 includes many powerful and unique features such as:


FlexConnect, which provides flexible connectivity options. The USB4624's downstream port 1 can be swapped with the upstream port (port 0), allowing host-capable devices connected to port 1 to control other devices on the hub.

MultiTRAK[™] Technology, which utilizes a dedicated Transaction Translator (TT) per port to maintain consistent full-speed data throughput regardless of the number of active downstream connections. MultiTRAKTM outperforms conventional USB 2.0 hubs with a single TT in USB full-speed data transfers.

PortMap, which provides flexible port mapping and disable sequences. The downstream ports of a USB4624 hub can be reordered or disabled in any sequence to support multiple platform designs with minimum effort. For any port that is disabled, the USB4624 hub controllers automatically reorder the remaining ports to match the USB host controller's port numbering scheme.

PortSwap, which adds per-port programmability to USB differential-pair pin locations. PortSwap allows direct alignment of USB signals (D+/D-) to connectors to avoid uneven trace length or crossing of the USB differential signals on the DCB

PHYBoost, which provides programmable levels of Hi-Speed USB signal drive strength in the downstream port transceivers. PHYBoost attempts to restore USB signal integrity in a compromised system environment. The graphic on the right shows an example of Hi-Speed USB eye diagrams before and after PHYBoost signal integrity restoration.



VariSense, which controls the USB receiver sensitivity enabling programmable levels of USB signal receive sensitivity. This capability allows operation in a sub-optimal system environment, such as when a captive USB cable is used.

The USB4624 is available in commercial (0°C to +70°C) and industrial (-40°C to +85°C) temperature range versions.

As shown in the ordering code matrix, two USB4624 firmware revisions are available: "-1080" and "-1070". The -1080 version enables the internal Hub Controller, while the -1070 version disables it. There are no additional differences between these two versions.


The Hub Controller adds advanced functionality to the USB4624 by enabling the host to send commands directly to it via the upstream USB connection. Commands to the Hub Controller must be sent to the virtual 5th port in the hub. The following functions can be controlled via commands through the Hub Controller:

- USB to SMBus Bridging: The host can send commands through USB to any device connected to the hub through the SMBus.
- USB to UART Bridging: The host can send commands through SUB to any device connected to the hub through the UART.
- · GPIO Control: The GPIOs on the hub can be dynamically configured and controlled by the host.
- · OTP Programming: Permanent customer configurations can be loaded to the One Time Programmable memory.

1.1 Block Diagram

Figure 1-1 details the internal block diagram of the USB4624.

FIGURE 1-1: SYSTEM BLOCK DIAGRAM



2.0 ACRONYMS AND DEFINITIONS

2.1 Acronyms

EOP: End of PacketEP: EndpointFS: Full-Speed

GPIO: General Purpose I/O (that is input/output to/from the device)

HS: Hi-Speed

HSOS: High Speed Over SamplingHSIC: High-Speed Inter-ChipI²C: Inter-Integrated Circuit

LS: Low-Speed

OTP: One Time ProgrammablePCB: Printed Circuit BoardPCS: Physical Coding Sublayer

PHY: Physical Layer

SMBus: System Management Bus


UUID: Universally Unique IDentification

2.2 Reference Documents

- 1. UNICODE UTF-16LE For String Descriptors USB Engineering Change Notice, December 29th, 2004, http://www.usb.org
- 2. Universal Serial Bus Specification, Revision 2.0, April 27th, 2000, http://www.usb.org
- 3. Battery Charging Specification, Revision 1.2, Dec. 07, 2010, http://www.usb.org
- 4. High-Speed Inter-Chip USB Electrical Specification, Version 1.0, Sept. 23, 2007, http://www.usb.org
- 5. *I*²*C-Bus Specification*, Version 1.1, http://www.nxp.com
- 6. System Management Bus Specification, Version 1.0, http://smbus.org/specs

3.0 PIN DESCRIPTIONS

FIGURE 3-1: 48-SQFN PIN ASSIGNMENTS



3.1 Pin Descriptions

This section provides a detailed description of each pin. The signals are arranged in functional groups according to their associated interface.

The "_N" symbol in the signal name indicates that the active, or asserted, state occurs when the signal is at a low voltage level. For example, RESET_N indicates that the reset signal is active low. When "_N" is not present after the signal name, the signal is asserted when at the high voltage level.

The terms assertion and negation are used exclusively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signals. The term assert, or assertion, indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation, indicates that a signal is inactive.

Note: The buffer type for each signal is indicated in the BUFFER TYPE column of Table 3-1. A description of the buffer types is provided in Section 3.3.

TABLE 3-1: PIN DESCRIPTIONS

Num Pins	Name	Symbol	Buffer Type	Description
		USB/I	HSIC INTER	FACES
	Upstream USB D+ (Flex Port 0)	FLEX_USBUP_DP	AIO	Upstream USB Port 0 D+ data signal. See Note 3-1. Note: The upstream Port 0 signals can be optionally swapped with the downstream Port 1 signals.
1	Port 0 D+ Disable Configuration Strap	PRT_DIS_P0	IS	This strap is used in conjunction with PRT_DIS_M0 to disable USB Port 0. 0 = Port 0 D+ Enabled
	·			1 = Port 0 D+ Disabled Note: Both PRT_DIS_P0 and PRT_DIS_M0 must be tied to VDD33 at reset to place Port 0 into HSIC mode.
				See Note 3-2 for more information on configuration straps.
	Upstream USB D-	FLEX_USBUP_DM	AIO	Upstream USB Port 0 D- data signal. See Note 3-1.
	(Flex Port 0)			Note: The upstream Port 0 signals can be optionally swapped with the downstream Port 1 signals.
4	Port 0 D- Disable	PRT_DIS_M0	IS	This strap is used in conjunction with PRT_DIS_P0 to disable USB Port 0.
1	Configuration Strap			0 = Port 0 D- Enabled 1 = Port 0 D- Disabled
				Note: Both PRT_DIS_P0 and PRT_DIS_M0 must be tied to VDD33 at reset to place Port 0 into HSIC mode.
				See Note 3-2 for more information on configuration straps.
	Upstream HSIC Data	FLEX_HSIC_UP_ DATA	HSIC	Upstream HSIC Port 0 DATA signal. See Note 3-1.
1	(Flex Port 0)			Note: The upstream Port 0 signals can be optionally swapped with the downstream Port 1 signals.

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

	ABLE 3-1. FIN DESCRIPTIONS (CONTINUED)			
Num Pins	Name	Symbol	Buffer Type	Description
1	Upstream HSIC Strobe (Flex Port 0)	FLEX_HSIC_UP_ STROBE	HSIC	Upstream HSIC Port 0 STROBE signal. See Note 3-1. Note: The upstream Port 0 signals can be optionally swapped with the downstream Port 1 signals.
1	Downstream HSIC Data (Swap Port 1)	SWAP_HSIC_DN_D ATA1	HSIC	Downstream HSIC Port 1 DATA signal. Note: The downstream Port 1 signals can be optionally swapped with the upstream Port 0 signals.
1	Downstream HSIC Strobe (Swap Port 1)	SWAP_HSIC_DN_S TROBE1	HSIC	Downstream HSIC Port 1 STROBE signal. Note: The downstream Port 1 signals can be optionally swapped with the upstream Port 0 signals.
1	Downstream HSIC Data (Port 2)	HSIC_DN_DATA2	HSIC	Downstream HSIC Port 2 DATA signal.
1	Downstream HSIC Strobe (Port 2)	HSIC_DN_STROBE2	HSIC	Downstream HSIC Port 2 STROBE signal.
	Downstream USB D+ (Port 3)	USBDN3_DP	AIO	Downstream USB Port 3 D+ data signal.
1	Port 3 D+ Disable Configuration Strap	PRT_DIS_P3	IS	This strap is used in conjunction with PRT_DIS_M3 to disable USB Port 3. 0 = Port 3 D+ Enabled 1 = Port 3 D+ Disabled Note: Both PRT_DIS_P3 and PRT_DIS_M3 must be tied to VDD33 at reset to disable the associated port. See Note 3-2 for more information on configuration straps.
	Downstream USB D- (Port 3)	USBDN3_DM	AIO	Downstream USB Port 3 D- data signal.
1	Port 3 D- Disable Configuration Strap	PRT_DIS_M3	IS	This strap is used in conjunction with PRT_DIS_P3 to disable USB Port 3. 0 = Port 3 D- Enabled 1 = Port 3 D- Disabled Note: Both PRT_DIS_P3 and PRT_DIS_M3 must be tied to VDD33 at reset to disable the associated port. See Note 3-2 for more information on configuration straps.

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

Num Pins	Name	Symbol	Buffer Type	Description
	Downstream USB D+ (Port 4)	USBDN4_DP	AIO	Downstream USB Port 4 D+ data signal.
	Port 4 D+ Disable Configuration	PRT_DIS_P4	IS	This strap is used in conjunction with PRT_DIS_M4 to disable USB Port 4.
1	Strap			0 = Port 4 D+ Enabled 1 = Port 4 D+ Disabled
				Note: Both <u>PRT_DIS_P4</u> and <u>PRT_DIS_M4</u> must be tied to VDD33 at reset to disable the associated port.
				See Note 3-2 for more information on configuration straps.
	Downstream USB D- (Port 4)	USBDN4_DM	AIO	Downstream USB Port 4 D- data signal.
	Port 4 D- Disable Configuration	PRT_DIS_M4	IS	This strap is used in conjunction with PRT_DIS_P4 to disable USB Port 4.
1	Strap			0 = Port 4 D- Enabled 1 = Port 4 D- Disabled
				Note: Both PRT_DIS_P4 and PRT_DIS_M4 must be tied to VDD33 at reset to disable the associated port.
				See Note 3-2 for more information on configuration straps.
		I ² C/SI	MBUS INTE	RFACE
1	I ² C Serial Clock Input	SCL	I_SMB	I ² C serial clock input
	SMBus Clock	SMBCLK	I_SMB	SMBus serial clock input
	I ² C Serial Data	SDA	IS/OD8	I ² C bidirectional serial data
1	SMBus Serial Data	SMBDATA	IS/OD8	SMBus bidirectional serial data
		SPI MA	ASTER INTE	ERFACE
	SPI Chip	SPI_CE_N	012	Active-low SPI chip enable output.
1	Enable Output			Note: If the SPI is enabled, this pin will be driven high in powerdown states.
1	SPI Clock Output	SPI_CLK	012	SPI clock output
	SPI Data Output	SPI_DO	012	SPI data output
	SPI Speed Select	SPI_SPD_SEL	IS (PD)	This strap is used to select the speed of the SPI. 0 = 30MHz (default)
	Configuration Strap			1 = 60MHz
1	,			Note: If the latched value on reset is 1, this pin is tri-stated when the chip is in the suspend state. If the latched value on reset is 0, this pin is driven low during a suspend state.
				See Note 3-2 for more information on configuration straps.

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

TABLE 3-1. PIN DESCRIPTIONS (CONTINUED)				
Num Pins	Name	Symbol	Buffer Type	Description
1	SPI Data Input	SPI_DI	IS (PD)	SPI data input
			MISC.	
1	UART Receive Input	UART_RX	IS	Internal UART receive input Note: This is a 3.3V signal. For RS232 operation, an external 12V translator is required.
	Port 3 Over- Current Sense Input	OCS3_N	IS (PU)	This active-low signal is input from an external current monitor to indicate an over-current condition on USB Port 3.
1	UART Transmit Output	UART_TX	O8	Internal UART transmit output Note: This is a 3.3V signal. For RS232 operation, an external 12V driver is required.
·	Port 4 Over- Current Sense Input	OCS4_N	IS (PU)	This active-low signal is input from an external current monitor to indicate an over-current condition on USB Port 4.
1	System Reset Input	RESET_N	I_RST	This active-low signal allows external hardware to reset the device. Note: The active-low pulse must be at least 5us wide. Refer to Section 8.4.2, "External Chip Reset (RESET_N)," on page 33 for additional information.
	Crystal Input	XTAL1	ICLK	External 24 MHz crystal input
1	Reference Clock Input	REFCLK	ICLK	Reference clock input. The device may be alternatively driven by a single-ended clock oscillator. When this method is used, XTAL2 should be left unconnected.
1	Crystal Output	XTAL2	OCLK	External 24 MHz crystal output
1	External USB Transceiver Bias Resistor	RBIAS	Al	A 12.0k Ω (+/- 1%) resistor is attached from ground to this pin to set the transceiver's internal bias settings.
1	Suspend Output	SUSPEND	PU	This signal is used to indicate that the entire hub has entered the USB suspend state and that VBUS current consumption should be reduced in accordance with the USB specification. Refer to Section 8.6, "Suspend (SUSPEND)," on page 34 for additional information. Note: SUSPEND must be enabled via the
1	SOF Synchronized 8KHz Clock Output	SOF	O8	Protouch configuration tool. This signal outputs an 8KHz clock synchronized with the USB Host SOF. Note: SOF output is controlled via the SOF_ENABLE bit in the UTIL_CONFIG1 register

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

		PTIONS (CONTIL	Buffer		
Num Pins	Name	Symbol	Type	Description	
	Detect Upstream	VBUS_DET	IS	Detects state of upstream bus power.	
	VBUS Power			When designing a detachable hub, this pin must be connected to the VBUS power pin of the upstream USB port through a resistor divider ($50k\Omega$ by $100k\Omega$) to provide 3.3V.	
1				For self-powered applications with a permanently attached host, this pin must be connected to either 3.3V or 5.0V through a resistor divider to provide 3.3V.	
				In embedded applications, VBUS_DET may be controlled (toggled) when the host desires to renegotiate a connection without requiring a full reset of the device.	
	Port 1 HSIC Enable	HSIC_EN1	O8/ OD8	Used to indicate the connection state to the downstream HSIC device attached to Port 1.	
1				0 = Disconnect Port 1 HSIC 1 = Device ready to negotiate or sustain an HSIC connection on Port 1.	
	Port 2 HSIC Enable	HSIC_EN2	O8/ OD8	Used to indicate the connection state to the downstream HSIC device attached to Port 2.	
1				0 = Disconnect Port 2 HSIC 1 = Device ready to negotiate or sustain an HSIC connection on Port 2.	
	Port 3 Power Output	PRTPWR3	08	Enables power to a downstream USB device attached to Port 3.	
1				0 = Power disabled on downstream Port 3 1 = Power enabled on downstream Port 3	
·	Port 3 Control	PRTCTL3	OD8/IS (PU)	When configured as PRTCTL3, this pin functions as both the Port 3 power enable output (PRTPWR3) and the Port 3 over-current sense input (OCS3_N). Refer to the PRTPWR3 and OCS3_N descriptions for additional information.	
	Port 4 Power Output	PRTPWR4	O8	Enables power to a downstream USB device attached to Port 4.	
1				0 = Power disabled on downstream Port 4 1 = Power enabled on downstream Port 4	
,	Port 4 Control	PRTCTL4	OD8/IS (PU)	When configured as PRTCTL4, this pin functions as both the Port 4 power enable output (PRTPWR4) and the Port 4 over-current sense input (OCS4_N). Refer to the PRTPWR4 and OCS4_N descriptions for additional information.	
5	No Connect	NC	-	This pin must be left floating for normal device operation.	
	POWER				
1	Battery Power Supply Input	VBAT	Р	Battery power supply input. When VBAT is connected directly to a +3.3V supply from the system, the internal +3.3V regulator runs in dropout and regulator power consumption is eliminated. A 4.7 μF (<1 Ω ESR) capacitor to ground is required for regulator stability. The capacitor should be placed as close as possible to the device. Refer to Section 4.0, "Power Connections," on page 16 for power connection information.	

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

Num Pins	Name	Symbol	Buffer Type	Description
3	+3.3V Analog Power Supply	VDDA33	Р	+3.3V analog power supply. A 1.0 μ F (<1 Ω ESR) capacitor to ground is required for regulator stability. The capacitor should be placed as close as possible to the device. Refer to Section 4.0, "Power Connections," on page 16 for power connection information.
2	+3.3V Power Supply	VDD33	Р	+3.3V power supply. These pins must be connected to VDDA33. Refer to Section 4.0, "Power Connections," on page 16 for power connection information.
1	+1.8-3.3V Core Power Supply Input	VDDCOREREG	Р	+1.8-3.3V core power supply input to internal +1.2V regulator. This pin may be connected to VDD33 for single supply applications when VBAT equals +3.3V. Running in a dual supply configuration with VDDCOREREG at a lower voltage, such as +1.8V, may reduce overall system power consumption. In dual supply configurations, a 4.7 μF (<1 Ω ESR) capacitor to ground is required for regulator stability. The capacitor should be placed as close as possible to the device. Refer to Section 4.0, "Power Connections," on page 16 for power connection information.
1	+1.2V Core Power Supply	VDDCR12	Р	+1.2V core power supply. In single supply applications or dual supply applications where 1.2V is not used, a 1.0 μ F (<1 Ω ESR) capacitor to ground is required for regulator stability. The capacitor should be placed as close as possible to the device. Refer to Section 4.0, "Power Connections," on page 16 for power connection information.
3	+1.2V HSIC Power Supply Input	VDD12	Р	+1.2V HSIC power supply input. Refer to Section 4.0, "Power Connections," on page 16 for power connection information.
Exposed Pad on package bottom (Figure 3-1)	Ground	VSS	Р	Common ground. This exposed pad must be connected to the ground plane with a via array.

- Note 3-1 When the device is configured to enable the HSIC upstream port, the USB Product ID (PID) will be 4624. When the device is configured to enable the USB upstream port, the USB PID will be 4524.
- Note 3-2 Configuration strap values are latched on Power-On Reset (POR) and the rising edge of RESET_N (external chip reset). Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor when connected to a load. Refer to Section 6.3, "Device Configuration Straps," on page 24 for additional information.

3.2 Pin Assignments

TABLE 3-2: 48-SQFN PACKAGE PIN ASSIGNMENTS

Pin Num	Pin Name	Pin Num	Pin Name
1	VBAT	25	SPI_CE_N
2	VDD12	26	SPI_DO/ <u>SPI_SPD_SEL</u>
3	HSIC_DN_STROBE1	27	SPI_CLK
4	HSIC_DN_DATA1	28	UART_RX/OCS3_N
5	HSIC_DN_DATA2	29	PRTPWR4/PRTCTL4
6	HSIC_DN_STROBE2	30	UART_TX/OCS4_N
7	VDD12	31	SDA/SMBDATA
8	USBDN3_DM/PRT_DIS_M3	32	VDD33
9	USBDN3_DP/PRT_DIS_P3	33	SCL/SMBCLK
10	USBDN4_DM/PRT_DIS_M4	34	NC
11	USBDN4_DP/PRT_DIS_P4	35	RESET_N
12	VDDA33	36	VBUS_DET
13	SOF	37	VDDA33
14	SUSPEND	38	VDD12
15	HSIC_EN1	39	FLEX_HSIC_UP_STROBE
16	NC	40	FLEX_USBUP_DM/PRT_DIS_M0
17	VDDCR12	41	FLEX_USBUP_DP/ <u>PRT_DIS_P0</u>
18	VDD33	42	FLEX_HSIC_UP_DATA
19	HSIC_EN2	43	XTAL2
20	NC	44	XTAL1/REFCLK
21	PRTPWR3/PRTCTL3	45	NC
22	NC	46	RBIAS
23	NC	47	VDDCOREREG
24	SPI_DI	48	VDDA33

3.3 Buffer Type Descriptions

TABLE 3-3: BUFFER TYPES

Buffor Typo	Description
Buffer Type	Description
IS	Schmitt-triggered input
I_RST	Reset Input
I_SMB	I ² C/SMBus Clock Input
08	Output with 8 mA sink and 8 mA source
OD8	Open-drain output with 8 mA sink
012	Output with 12 mA sink and 12 mA source
OD12	Open-drain output with 12 mA sink
HSIC	High-Speed Inter-Chip (HSIC) USB Specification, Version 1.0 compliant input/output
PU	$50~\mu\text{A}$ (typical) internal pull-up. Unless otherwise noted in the pin description, internal pull-ups are always enabled.
	Note: Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled high, an external resistor must be added.
PD	$50~\mu\text{A}$ (typical) internal pull-down. Unless otherwise noted in the pin description, internal pull-downs are always enabled.
	Note: Internal pull-down resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled low, an external resistor must be added.
AIO	Analog bi-directional
ICLK	Crystal oscillator input pin
OCLK	Crystal oscillator output pin
Р	Power pin

4.0 POWER CONNECTIONS

4.1 Integrated Power Regulators

The integrated 3.3V and 1.2V power regulators provide flexibility to the system in providing power the device. Several different configurations are allowed in order to align the power structure to supplies available in the system.

The regulators are controlled by RESET_N. When RESET_N is brought high, the 3.3V regulator will turn on. When RESET N is brought low the 3.3V regulator will turn off.

4.1.1 3.3V REGULATOR

The device has an integrated regulator to convert from VBAT to 3.3V.

4.1.2 1.2V REGULATOR

The device has an integrated regulator to convert from a variable voltage input on VDDCOREREG to 1.2V. The 1.2V regulator is tolerant to the presence of low voltage (~0V) on the VDDCOREREG pin in order to support system power solutions where a supply is not always present in low power states.

The 1.2V regulator supports an input voltage range consistent with a 1.8V input in order to reduce power consumption in systems which provide multiple power supply levels. In addition, the 1.2V regulator supports an input voltage up to 3.3V for systems which provide only a single power supply. The device will support operation where the 3.3V regulator output can drive the 1.2V regulator input such that VBAT is the only required supply.

4.2 Power Configurations

The device supports operation with no back current when power is connected in each of the following configurations. Power connection diagrams for these configurations are included in Section 4.3, "Power Connection Diagrams," on page 17.

4.2.1 SINGLE SUPPLY CONFIGURATIONS

4.2.1.1 VBAT Only

VBAT must be tied to the VBAT system supply. VDD33, VDDA33, and VDDCOREREG must be tied together on the board. In this configuration the 3.3V and 1.2V regulators will be active. For HSIC operation, VDD12 must be tied to VDDCR12.

4.2.1.2 3.3V Only

VBAT must be tied to the 3.3V system supply. VDD33, VDDA33, and VDDCOREREG must be tied together on the board. In this configuration the 3.3V regulator will operate in dropout mode and the 1.2V regulator will be active. For HSIC operation, VDD12 must be tied to VDDCR12.

4.2.2 DUAL SUPPLY CONFIGURATIONS

4.2.2.1 VBAT + 1.8V

VBAT must be tied to the VBAT system supply. VDDCOREREG must be tied to the 1.8V system supply. In this configuration, the 3.3V regulator and the 1.2V regulator will be active. For HSIC operation, VDD12 must be tied to VDDCR12.


4.2.2.2 3.3V + 1.8V

VBAT must be tied to the 3.3V system supply. VDDCOREREG must be tied to the 1.8V system supply. In this configuration the 3.3V regulator will operate in dropout mode and the 1.2V regulator will be active. For HSIC operation, VDD12 must be tied to VDDCR12.

4.3 Power Connection Diagrams

Figure 4-1 illustrates the power connections for the USB4624 with various power supply configurations.

FIGURE 4-1: POWER CONNECTIONS



Note: To achieve the lowest power possible, tie the VDD12 pins to VDD12CR.

5.0 MODES OF OPERATION

The device provides two main modes of operation: Standby Mode and Hub Mode. The operating mode of the device is selected by setting values on primary inputs according to the table below.

TABLE 5-1: CONTROLLING MODES OF OPERATION

RESET_N Input	Resulting Mode	Summary
0	Standby	Lowest Power Mode : No functions are active other than monitoring the RESET_N input. All port interfaces are high impedance. All regulators are powered off.
1	Hub	Full Feature Mode : Device operates as a configurable USB hub with battery charger detection. Power consumption is based on the number of active ports, their speed, and amount of data transferred.

Note: Refer to Section 8.4.2, "External Chip Reset (RESET_N)," on page 33 for additional information on RESET_N.

The flowchart in Figure 5-1 shows the modes of operation. It also shows how the device traverses through the Hub mode stages (shown in bold.) The flow of control is dictated by control register bits shown in italics as well as other events such as availability of a reference clock. The remaining sections in this chapter provide more detail on each stage and mode of operation.




FIGURE 5-1: HUB OPERATIONAL MODE FLOWCHART

5.1 Boot Sequence

5.1.1 STANDBY MODE

If the external hardware reset is asserted, the hub will be in Standby Mode. This mode provides a very low power state for maximum power efficiency when no signaling is required. This is the lowest power state. In Standby Mode all internal regulators are powered off, the PLL is not running, and core logic is powered down in order to minimize power consumption. Because core logic is powered off, no configuration settings are retained in this mode and must be re-initialized after RESET N is negated high.

5.1.2 HARDWARE INITIALIZATION STAGE (HW INIT)

The first stage is the initialization stage and occurs on the negation of RESET_N. In this stage the 1.2V regulator is enabled and stabilizes, internal logic is reset, and the PLL locks if a valid REFCLK is supplied. Configuration registers are initialized to their default state and strap input values are latched. The device will complete initialization and automatically enter the next stage. Because the digital logic within the device is not yet stable, no communication with the device using the SMBus is possible. Configuration registers are initialized to their default state.

If there is a REFCLK present, the next state is SW_INIT.

5.1.3 SOFTWARE INITIALIZATION STAGE (SW INIT)

Once the hardware is initialized, the firmware can begin to execute. The internal firmware checks for an external SPI ROM. The firmware looks for an external SPI flash device that contains a valid signature of "2DFU" (device firmware upgrade) beginning at address 0xFFFA. If a valid signature is found, then the external ROM is enabled and the code execution begins at address 0x0000 in the external SPI device. If a valid signature is not found, then execution continues from internal ROM. SPI ROMs used with the device must be 1 Mbit and support either 30 MHz or 60 MHz. The frequency used is set using the SPI_SPD_SEL configuration strap. Both 1- and 2-bit SPI operation is supported. For optimum throughput, a 2-bit SPI ROM is recommended. Both mode 0 and mode 3 SPI ROMS are also supported. Refer to Section 6.3.2, "SPI Speed Select (SPI_SPD_SEL)," on page 24 for additional information on selection of the SPI speed.For all other configurations, the firmware checks for the presence of an external I²C/SMBus. It does this by asserting two pull down resistors on the data and clock lines of the bus. The pull downs are typically 50Kohm. If there are 10Kohm pull-ups present, the device becomes aware of the presence of an external SMBus/I²C bus. If a bus is detected, the firmware transitions to the SOC CFG state.

5.1.4 SOC CONFIGURATION STAGE (SOC_CFG)

In this stage, the SOC may modify any of the default configuration settings specified in the integrated ROM such as USB device descriptors, or port electrical settings, and control features such as upstream battery charging detection.

There is no time limit. In this stage the firmware will wait indefinitely for the SMBus/I²C configuration. When the SOC has completed configuring the device, it must write to register 0xFF to end the configuration.

5.1.5 CONFIGURATION STAGE (CONFIG)

Once the SOC has indicated that it is done with configuration, then all the configuration data is combined. The default data, the SOC configuration data, the OTP data are all combined in the firmware and device is programmed.

After the device is fully configured, it will go idle and then into suspend if there is no VBUS or Hub.Connect present. Once VBUS is present, and upstream battery charging is enabled, the device will transition to the Battery Charger Detection Stage (CHGDET). If VBUS is present, and upstream battery charging is not enabled, the device will transitions to the Connect (Hub.Connect) stage.

5.1.6 BATTERY CHARGER DETECTION STAGE (CHGDET)

After configuration, if enabled, the device enters the Battery Charger Detection Stage. If the battery charger detection feature was disabled during the CONFIG stage, the device will immediately transition to the Hub Connect (Hub.Connect) stage. If the battery charger detection feature remains enabled, the battery charger detection sequence is started automatically.

If the charger detection remains enabled, the device will transition to the Hub.Connect stage if using the hardware detection mechanism.

5.1.7 HUB CONNECT STAGE (HUB.CONNECT)

Once the CHGDET stage is completed, the device enters the Hub.Connect stage.

5.1.8 NORMAL MODE

Lastly the SOC enters the Normal Mode of operation. In this stage, full USB operation is supported under control of the USB Host on the upstream port. The device will remain in the normal mode until the operating mode is changed by the system.

If RESET_N is asserted low, then Standby Mode is entered. The device may then be placed into any of the designated Hub stages. Asserting the soft disconnect on the upstream port will cause the Hub to return to the Hub.Connect stage until the soft disconnect is negated.

To save power, communication over the SMBus is not supported while in USB Suspend. The system can prevent the device from going to sleep by asserting the ClkSusp control bit of the Configure Portable Hub Register anytime before entering USB Suspend. While the device is kept awake during USB Suspend, it will provide the SMBus functionality at the expense of not meeting USB requirements for average suspend current consumption.

6.0 DEVICE CONFIGURATION

The device supports a large number of features (some mutually exclusive), and must be configured in order to correctly function when attached to a USB host controller. The hub can be configured either internally or externally depending on the implemented interface.

Microchip provides a comprehensive software programming tool, Pro-Touch, for configuring the USB4624 functions, registers and OTP memory. All configuration is to be performed via the Pro-Touch programming tool. For additional information on the Pro-Touch programming tool, contact your local Microchip sales representative.

6.1 Configuration Method Selection

The hub will interface to external memory depending on the configuration of the device pins associated with each interface type. The device will first check whether an external SPI ROM is present. If present, the device will operate entirely from the external ROM. When an external SPI ROM is not present, the device will check whether the SMBus is configured. When the SMBus is enabled, it can be used to configure the internal device registers via the XDATA address space, or to program the internal OTP memory. If no external options are detected, the device will operate using the internal default and configuration strap settings. The order in which device configuration is attempted is summarized below:

- 1. SPI (Reading the configuration from an SPI ROM)
- 2. SMBus (either writing the configuration registers in the XDATA address space, or to OTP)
- 3. Internal default settings (with or without configuration strap over-rides)

Note: Refer to Section 7.0, "Device Interfaces," on page 25 for detailed information on each device configuration interface.

6.2 Customer Accessible Functions

The following USB or SMBus accessible functions are available to the customer via the Pro-Touch Programming Tool.

Note: For additional programming details, refer to the Pro-Touch Programming Tool User Manual.

6.2.1 USB ACCESSIBLE FUNCTIONS

6.2.1.1 VSM commands over USB

By default, Vendor Specific Messaging (VSM) commands to the hub are enabled. The supported commands are:

- · Enable Embedded Controller
- · Disable Embedded Controller
- · Enable Special Resume
- · Disable Special Resume
- · Reset Hub

6.2.1.2 SPI Access over USB

Access to an attached SPI device is performed as a pass-through operation from the USB Host. The device firmware has no knowledge of the operation of the attached SPI device. The supported commands are:

- · Enable SPI pass through mode
- · Disable SPI pass through mode
- · SPI write
- SPI read

Note: Refer to Section 7.1, "SPI Interface," on page 25 for additional information on the SPI interface.

6.2.1.3 OTP Access over USB

The OTP ROM in the device is accessible via the USB bus. All OTP parameters can modified via the USB Host. The OTP operates in Single Ended mode. The supported commands are:

- · Enable OTP reset
- · Set OTP operating mode
- · Set OTP read mode
- · Program OTP
- · Get OTP status
- · Program OTP control parameters

6.2.1.4 Battery Charging Access over USB

The Battery charging behavior of the device can be dynamically changed by the USB Host when something other than the preprogrammed or OTP programmed behavior is desired. The supported commands are:

- · Enable/Disable battery charging
- · Upstream battery charging mode control
- · Downstream battery charging mode control
- · Battery charging timing parameters
- · Download custom battery charging algorithm

6.2.1.5 Other Embedded Controller functions over USB

The following miscellaneous functions may be configured via USB:

- · Enable/Disable Embedded controller enumeration
- · Program Configuration parameters.
- · Program descriptor fields:
 - Language ID
 - Manufacturer string
 - Product string
 - idVendor
 - idProduct
 - bcdDevice

6.2.2 SMBUS ACCESSIBLE FUNCTIONS

6.2.2.1 OTP Access over SMBus

The device's OTP ROM is accessible over SMBus. All OTP parameters can modified via the SMbus Host. The OTP can be programmed to operate in Single-Ended, Differential, Redundant, or Differential Redundant mode, depending on the level of reliability required. The supported commands are:

- · Enable OTP reset
- · Set OTP operating mode
- · Set OTP read mode
- Program OTP
- · Get OTP Status
- · Program OTP control parameters

6.2.2.2 Configuration Access over SMBus

The following functions are available over SMBus prior to the hub attaching to the USB host:

- · Program Configuration parameters.
- · Program descriptor fields:
 - Language ID
 - Manufacturer string
 - Product string

- idVendor
- idProduct
- bcdDevice
- · Program Control Register

6.3 Device Configuration Straps

Configuration straps are multi-function pins that are driven as outputs during normal operation. During a Power-On Reset (POR) or an External Chip Reset (RESET_N), these outputs are tri-stated. The high or low state of the signal is latched following de-assertion of the reset and is used to determine the default configuration of a particular feature. Configuration straps are latched as a result of a Power-On Reset (POR) or a External Chip Reset (RESET_N). Configuration strap signals are noted in Section 3.0, "Pin Descriptions," on page 7 and are identified by an underlined symbol name. The following sub-sections detail the various configuration straps.

Configuration straps include internal resistors in order to prevent the signal from floating when unconnected. If a particular configuration strap is connected to a load, an external pull-up or pull-down should be used to augment the internal resistor to ensure that it reaches the required voltage level prior to latching. The internal resistor can also be overridden by the addition of an external resistor.

Note:

- The system designer must ensure that configuration straps meet the timing requirements specified in Section 9.6.2, "Reset and Configuration Strap Timing," on page 41 and Section 9.6.1, "Power-On Configuration Strap Valid Timing," on page 40. If configuration straps are not at the correct voltage level prior to being latched, the device may capture incorrect strap values.
- Configuration straps must never be driven as inputs. If required, configuration straps can be augmented, or overridden with external resistors.

6.3.1 PORT DISABLE (PRT_DIS_MX/PRT_DIS_PX)

These configuration straps disable the associated USB ports D- and D+ signals, respectively, where "x" is the USB port number. Both the negative "M" and positive "P" port disable configuration straps for a given USB port must be tied high at reset to disable the associated port.

TABLE 6-1: PRT_DIS_MX/PRT_DIS_PX CONFIGURATION DEFINITIONS

PRT_DIS_Mx/PRT_DIS_Px	Definition
'0'	Port x D-/D+ Signal is Enabled (Default)
'1'	Port x D-/D+ Signal is Disabled

6.3.2 SPI SPEED SELECT (SPI_SPD_SEL)

This strap is used to select the speed of the SPI as follows:

TABLE 6-2: SPI SPD SEL CONFIGURATION DEFINITIONS

SPI_SPD_SEL	Definition
,0,	30 MHz SPI Operation (Default)
'1'	60 MHz SPI Operation

Note: If the latched value on reset is 1, this pin is tri-stated when the chip is in the suspend state. If the latched value on reset is 0, this pin is driven low during a suspend state.

7.0 DEVICE INTERFACES

The USB4624 provides multiple interfaces for configuration and external memory access. This chapter details the various device interfaces and their usage.

Note: For information on device configuration, refer to Section 6.0, "Device Configuration," on page 22.

7.1 SPI Interface

The device is capable of code execution from an external SPI ROM. On power up, the firmware looks for an external SPI flash device that contains a valid signature of 2DFU (device firmware upgrade) beginning at address 0xFFFA. If a valid signature is found, then the external ROM is enabled and the code execution begins at address 0x0000 in the external SPI device. If a valid signature is not found, then execution continues from internal ROM. The following sections describe the interface options to the external SPI ROM.

The SPI interface is always enabled after reset. It can be disabled by setting the SPI_DISABLE bit in the UTIL_CON-FIG1 register.


Note: For SPI timing information, refer to Section 9.6.9, "SPI Timing," on page 43.

7.1.1 OPERATION OF THE HI-SPEED READ SEQUENCE

The SPI controller will automatically handle code reads going out to the SPI ROM address. When the controller detects a read, the controller drives SPI_CE_N low, and outputs 0x0B, followed by the 24-bit address. The SPI controller outputs a DUMMY byte. The next eight clocks will clock-in the first byte. When the first byte is clocked-in, a ready signal is sent back to the processor, and the processor gets one byte.

After the processor gets the first byte, its address will change. If the address is one more than the last address, the SPI controller will clock out one more byte. If the address is anything other than one more than the last address, the SPI controller will terminate the transaction by driving SPI_CE_N high. As long as the addresses are sequential, the SPI Controller will continue clocking data in.






7.1.2 OPERATION OF THE DUAL HIGH SPEED READ SEQUENCE

The SPI controller also supports dual data mode. When configured in dual mode, the SPI controller will automatically handle XDATA reads going out to the SPI ROM. When the controller detects a read, the controller drives SPI_CE_N low and outputs 0x3B (the value must be programmed into the SPI_FR_OPCODE Register) followed by the 24 bit address. Bits 23 through Bit 17 are forced to zero, and address bits 16 through 0 are directly from the XDATA address bus. Because it is in fast read mode, the SPI controller then outputs a DUMMY byte. The next four clocks will clock-in the first byte. The data appears two bits at a time on SPI_DO and SPI_DI. When the first byte is clocked in, a ready signal is sent back to the processor, and the processor gets one byte.

After the processor gets the first byte, its address will change. If the address is one more than the last address, the SPI controller will clock out one more byte. If the address in anything other than one more than the last address, the SPI controller will terminate the transaction by driving SPI_CE_N high. As long as the addresses are sequential, the SPI Controller will continue clocking data in.

FIGURE 7-2: SPI DUAL HI-SPEED READ SEQUENCE



7.1.3 32 BYTE CACHE

There is a 32-byte pipeline cache with an associated base address pointer and length pointer. Once the SPI controller detects a jump, the base address pointer is initialized to that address. As each new sequential data byte is fetched, the data is written into the cache and the length is incremented. If the sequential run exceeds 32 bytes, the base address pointer is incremented to indicate the last 32 bytes fetched. If the firmware performs a jump, and the jump is in the cache address range, the fetch is done in 1 clock from the internal cache instead of an external access.

7.1.4 INTERFACE OPERATION TO THE SPI PORT WHEN NOT PERFORMING FAST READS

There is a 8-byte command buffer (SPI_CMD_BUF[7:0]), an 8-byte response buffer (SPI_RESP_BUF[7:0]), and a length register that counts out the number of bytes (SPI_CMD_LEN). Additionally, there is a self-clearing GO bit in the SPI_CTL register. Once the GO bit is set, device drives SPI_CE_N low and starts clocking. It will then output SPI_CMD_LEN x 8 number of clocks. After the first COMMAND byte has been sent out, the SPI_DI input is stored in the SPI_RESP buffer. If the SPI_CMD_LEN is longer than the SPI_CMD_BUF, don't cares are sent out on the SPI_DO output.


This mode is used for program execution out of internal RAM or ROM.

Automatic reads and writes happen when there is an external XDATA read or write, using the serial stream that has been previously discussed.

7.1.5 ERASE EXAMPLE

To perform a SCTR_ERASE, 32BLK_ERASE, or 64BLK_ERASE, the device writes 0x20, 0x52, or 0xD8, respectively to the first byte of the command buffer, followed by a 3-byte address. The length of the transfer is set to 4 bytes. To perform this, the device drives SPI_CE_N low, then counts out 8 clocks. It then outputs on SPI_DO the 8 bits of command, followed by 24 bits of address of the location to be erased. When the transfer is complete, SPI_CE_N goes high, while the SPI_DI line is ignored in this example.


FIGURE 7-3: SPI ERASE SEQUENCE



7.1.6 BYTE PROGRAM EXAMPLE

To perform a Byte Program, the device writes 0x02 to the first byte of the command buffer, followed by a 3-byte address of the location that will be written to, and one data byte. The length of the transfer is set to 5 bytes. The device first drives SPI_CE_N low, then SPI_DO outputs 8 bits of command, followed by 24 bits of address, and one byte of data. SPI_DI is not used in this example.

FIGURE 7-4: SPI BYTE PROGRAM SEQUENCE




7.1.7 COMMAND ONLY PROGRAM EXAMPLE

To perform a single byte command such as the following:

- · WRDI
- · WREN
- - EWSR
- · CHIP ERASE
- · EBSY
- · DBSY

The device writes the opcode into the first byte of the SPI_CMD_BUF and the SPI_CMD_LEN is set to one. The device first drives SPI_CE_N low, then 8 bits of the command are clocked out on SPI_DO. SPI_DI is not used in this example.


FIGURE 7-5: SPI COMMAND ONLY SEQUENCE



7.1.8 JEDEC-ID READ EXAMPLE

To perform a JEDEC-ID command, the device writes 0x9F into the first byte of the SPI_CMD_BUF. The length of the transfer is 4 bytes. The device first drives SPI_CE_N low, then SPI_DO is output with 8 bits of the command, followed by the 24 bits of dummy bytes (due to the length being set to 4). When the transfer is complete, SPI_CE_N goes high. After the first byte, the data on SPI_DI is clocked into the SPI_RSP_BUF. At the end of the command, there are three valid bytes in the SPI_RSP_BUF. In this example, 0xBF, 0x25, 0x8E.





7.2 SMBus Device Interface

The USB4624 includes an integrated SMBus device interface, which can be used to access internal device run time registers or program the internal OTP memory. SMBus detection is accomplished by detection of pull-up resistors (10 K Ω recommended) on both the SMBDATA and SMBCLK signals. To disable the SMBus, a pull-down resistor of 10 K Ω must be applied to SMBDATA. The SMBus interface can be used to configure the device as detailed in Section 6.1, "Configuration Method Selection," on page 22.

Note: All device configuration must be performed via the Pro-Touch Programming Tool. For additional information on the Pro-Touch programming tool, contact your local Microchip sales representative.

8.0 FUNCTIONAL DESCRIPTIONS

This chapter provides additional functional descriptions of key device features.

8.1 Battery Charger Detection & Charging

The USB4624 supports both upstream battery charger detection and downstream battery charging. The integrated battery charger detection circuitry supports the USB-IF Battery Charging (BC1.2) detection method and most Apple devices. These circuits are used to detect the attachment and type of a USB charger and provide an interrupt output to indicate charger information is available to be read from the device's status registers via the serial interface. The USB4624 provides the battery charging handshake and supports the following USB-IF BC1.2 charging profiles:

- · DCP: Dedicated Charging Port (Power brick with no data)
- · CDP: Charging Downstream Port (1.5A with data)
- SDP: Standard Downstream Port (0.5A with data)
- · Custom profiles loaded via SMBus or OTP

The following sub-sections detail the upstream battery charger detection and downstream battery charging features.

8.1.1 UPSTREAM BATTERY CHARGER DETECTION

Battery charger detection is available on the upstream facing port. The detection sequence is intended to identify chargers which conform to the Chinese battery charger specification, chargers which conform to the USB-IF Battery Charger Specification 1.2, and most Apple devices.

In order to detect the charger, the device applies and monitors voltages on the upstream DP and DM pins. If a voltage within the specified range is detected, the device will be updated to reflect the proper status.

The device includes the circuitry required to implement battery charging detection using the Battery Charging Specification. When enabled, the device will automatically perform charger detection upon entering the Hub.ChgDet stage in Hub Mode. The device includes a state machine to provide the detection of the USB chargers listed in the table below.

TABLE 8-1: CHARGERS COMPATIBLE WITH UPSTREAM DETECTION

USB Attach TypeE	DP/DM Profile	Charger Type	
DCP (Dedicated Charging Port)	Shorted < 200ohm	001	
CDP (Charging Downstream Port)	VDP reflected to VDM	010 (EnhancedChrgDet = 1)	
SDP (Standard Downstream Port) USB Host or downstream hub port	15Kohm pull-down on DP and DM	011	
Apple Low Current Charger	Apple	100	
Apple High Current Charger	Apple	101	
Apple Super High Current Charger	DP=2.7V DM=2.0V	110	
Apple Charger Low Current Charger (500mA)	DP=2.0V DM=2.0V	100	
Apple Charger High Current Charger (1000mA)	DP=2.0V DM=2.7V	101	

If a custom charger detection algorithm is desired, the SMBus registers can also be used to control the charger detection block to implement a custom charger detection algorithm. In order to avoid negative interactions with automatic battery charger detection or normal hub operation, the user should only attempt Custom battery charger detection during the Hub.Config stage or Hub.Connect stage. No logic is implemented to disable custom detection at other times - it is up to the user software to observe this restriction.


There is a possibility that the system is not running the reference clock when battery charger detection is required (for example if the battery is dead or missing). During the Hub.WaitRefClk stage the battery charger detection sequence can be configured to be followed regardless of the activity of REFCLK by relying on the operation of the internal oscillator.

Note: Battery charger detection is not available when utilizing HSIC on the upstream port.

8.1.2 DOWNSTREAM BATTERY CHARGING

The device can be configured by an OEM to have any of the downstream ports to support battery charging. The Hub's role in battery charging is to provide an acknowledge to a device's query as to if the hub system supports USB battery charging. The hub silicon does not provide any current or power FETs or any additional circuitry to actually charge the device. Those components must be provided as externally by the OEM.

FIGURE 8-1: BATTERY CHARGING EXTERNAL POWER SUPPLY



If the OEM provides an external supply capable of supplying current per the battery charging specification, the hub can be configured to indicate the presence of such a supply to the device. This indication, via the PRTPWR[1:4] output pins, is on a per/port basis. For example, the OEM can configure two ports to support battery charging through high current power FET's and leave the other two ports as standard USB ports.

Note: Battery charging is not available on downstream HSIC ports.

8.1.2.1 Downstream Battery Charging Modes

In the terminology of the USB Battery Charging Specification, if a port is configured to support battery charging, the downstream port is a considered a CDP (Charging Downstream Port) if connected to a USB host, or a DCP (Dedicated Charging Port) if not connected to a USB host. If the port is not configured to support battery charging, the port is considered an SDP (Standard Downstream Port). All charging ports have electrical characteristics different from standard non-charging ports.

A downstream port will behave as a CDP, DCP, or SDP depending on the port's configuration and mode of operation. The port will not switch between a CDP/DCP or SDP at any time after initial power-up and configuration. A downstream port can be in one of three modes shown in the table below.

TABLE 8-2: DOWNSTREAM PORT TYPES

USB Attach Type	DP/DM Profile	
DCP (Dedicated Charging Port)	Apple charging mode or China Mode (Shorted < 200ohm) or MCHP custom mode	
CDP (Charging Downstream Port)	VDP reflected to VDM	
SDP (Standard Downstream Port) USB Host or downstream hub port	15Kohm pull-down on DP and DM	

8.1.2.2 Downstream Battery Charging Configuration

Configuration of ports to support battery charging is performed via USB configuration, SMBus configuration, or OTP. The Battery Charging Enable Register provides per port battery charging configuration. Starting from bit 1, this register enables battery charging for each down stream port when asserted. Bit 1 represents port 1 and so on. Each port with battery charging enabled asserts the corresponding PRTPWR register bit.

8.1.2.3 Downstream Over-Current Management

It is the devices responsibility to manage over-current conditions. Over-Current Sense (OCS) is handled according to the USB specification. For battery charging ports, PRTPWR is driven high (asserted) after hardware initialization. If an OCS event occurs, the PRTPWR is negated. PRTPWR will be negated for all ports in a ganged configuration. Only the respective PRTPWR will be negated in the individual configuration.

If there is an over-current event in DCP mode, the port is turned off for one second and is then re-enabled. If the OCS event persists, the cycle is repeated for a total or three times. If after three attempts, the OCS still persists, the cycle is still repeated, but with a retry interval of ten seconds. This retry persists for indefinitely. The indefinite retry prevents a defective device from permanently disabling the port.


In CDP or SDP mode, the port power and over-current events are controlled by the USB host. The OCS event does not have to be registered. When and if the hub is connected to a host, the host will initialize the hub and enable its port power. If the over current still exists, it will be notified at that point.

8.2 SOF Clock Output

The USB4624 provides an 8Khz clock output synchronized to the USB host SOFs. The SOF output is generated from the previous SOF packet on the USB line. The device includes an internal free running frame counter to generate internal start of frame and end of frame events. The internal counter is re-synchronized every time a successful packet is received and decoded. The internal counter is advanced to compensate for the packet decode time. If the incoming SOF jitters early or late, the jitter will be visible in the next frame SOF output clock rising edge.

If one or two SOFs are missing, the SOF output will continue based on the internal frame counter. If more than two SOF are missing, the SOF output signal will stop. The clock is ensured to stop in a low state. When enabled or disabled, there will never be a short cycle.

FIGURE 8-2: SOF OUTPUT TIMING



8.3 Flex Connect

This feature allows the upstream port to be swapped with downstream physical port 1. Only physical downstream port 1 can be swapped using FlexConnect; However, port remapping allows any logical port (number assignment as seen by a USB host) to be swapped with the upstream port if the application requires it.

While the hub is in the flexed state, the original upstream port ("Port 0") may operate as a downstream facing port. If this is not desired, physical port 1 should be disabled via configuration to ensure that while in the flexed state, physical port 0 does not operate as a downstream facing port.

Flex Connect is enabled/disabled via two control bits in the Connect Configuration Register. The FLEXCONNECT configuration bit switches the port, and EN FLEX MODE enables the mode.

8.3.1 PORT CONTROL

Once EN_FLEX_MODE bit is set, the functions of certain pins change, as outlined below.

If EN FLEX MODE is set and FLEXCONNECT is not set:

- 1. PRTPWR1 enters combined mode, becoming PRTPWR1/OCS1 N
- 2. SUSPEND outputs '0' to keep any upstream power controller off

If EN FLEX MODE is set and FLEXCONNECT is set:

- 1. The normal upstream VBUS pin becomes a don't care
- 2. PRTPWR1 is forced to a '1' in combined mode, keeping the port power on to the application processor.
- 3. SUSPEND becomes PRTPWR1/OCS1_N for the port power controller for the connector port

8.4 Resets

The device has the following chip level reset sources:

- Power-On Reset (POR)
- External Chip Reset (RESET_N)
- · USB Bus Reset

8.4.1 POWER-ON RESET (POR)

A power-on reset occurs whenever power is initially supplied to the device, or if power is removed and reapplied to the device. A timer within the device will assert the internal reset per the specifications listed in Section 9.6.1, "Power-On Configuration Strap Valid Timing," on page 40.

8.4.2 EXTERNAL CHIP RESET (RESET N)

A valid hardware reset is defined as assertion of RESET_N, after all power supplies are within operating range, per the specifications in Section 9.6.2, "Reset and Configuration Strap Timing," on page 41. While reset is asserted, the device (and its associated external circuitry) enters Standby Mode and consumes minimal current.

Assertion of RESET_N causes the following:

- 1. The PHY is disabled and the differential pairs will be in a high-impedance state.
- 2. All transactions immediately terminate; no states are saved.
- 3. All internal registers return to the default state.
- The external crystal oscillator is halted.
- 5. The PLL is halted.
- 6. The HSIC Strobe and Data pins are driven low.

Note: All power supplies must have reached the operating levels mandated in Section 9.2, "Operating Conditions**," on page 36, prior to (or coincident with) the assertion of RESET N.

8.4.3 USB BUS RESET

In response to the upstream port signaling a reset to the device, the device performs the following:

Note: The device does not propagate the upstream USB reset to downstream devices.

- 1. Sets default address to 0.
- 2. Sets configuration to: Unconfigured.
- 3. Moves device from suspended to active (if suspended).
- 4. Complies with Section 11.10 of the USB 2.0 Specification for behavior after completion of the reset sequence.

The host then configures the device in accordance with the USB Specification.

8.5 Link Power Management (LPM)

The device supports the L0 (On), L1 (Sleep), and L2 (Suspend) link power management states per the USB 2.0 Link Power Management Addendum. These supported LPM states offer low transitional latencies in the tens of microseconds versus the much longer latencies of the traditional USB suspend/resume in the tens of milliseconds. The supported LPM states are detailed in Table 8-3. For additional information, refer to the USB 2.0 Link Power Management Addendum.

TABLE 8-3: LPM STATE DEFINITIONS

State	Description	Entry/Exit Time to L0
L2	Suspend	Entry: ~3 ms Exit: ~2 ms
L1	Sleep	Entry: ~65 us Exit: ~100 us
L0	Fully Enabled (On)	-

Note:

- State change timing is approximate and is measured by change in power consumption.
- System clocks are stopped only in suspend mode or when power is removed from the device.

8.6 Suspend (SUSPEND)

When enabled, the SUSPEND signal can be used to indicate that the entire hub has entered the USB suspend state and that VBUS current consumption should be reduced in accordance with the USB specification. Selective suspend set by the host on downstream hub ports have no effect on this signal because there is no requirement to reduce current consumption from the upstream VBUS. Suspend can be used by the system to monitor and dynamically adjust how much current the PMIC draws from VBUS to charge the battery in the system during a USB session. Because it is a level indication, it will assert or negate to reflect the current status of suspend without any interaction through the SMBus.

A negation of this signal indicates no level suspend interrupt and device has been configured by the USB Host. The full configured current can be drawn from the USB VBUS pin on the USB connector for charging - up to 500mA - depending on descriptor settings. When asserted, this signal indicates a suspend interrupt or that the device has not yet been configured by USB Host. The current draw can be limited by the system according to the USB specification. The USB specification limits current to 100mA before configuration, and up to 12.5mA in USB suspend mode.

9.0 OPERATIONAL CHARACTERISTICS

9.1 Absolute Maximum Ratings*

VBAT Supply Voltage (Note 9-1)	0 V to +5.5 V
VDDCOREREG Supply Voltage (Note 9-1)	0 V to +3.6 V
Positive voltage on input signal pins, with respect to ground (Note 9-2)	3.6 V
Negative voltage on input signal pins, with respect to ground (Note 9-3)	0.5 V
Positive voltage on XTAL1/REFCLK, with respect to ground	3.6 V
Positive voltage on HSIC signals, with respect to ground	1.32 V
Positive voltage on USB DP/DM signals, with respect to ground (Note 9-4)	5.5 V
Storage Temperature	55°C to +150°C
Lead Temperature Range	Refer to JEDEC Spec. J-STD-020
HBM ESD Performance	JEDEC Class 3A

- Note 9-1 When powering this device from laboratory or system power supplies, it is important that the absolute maximum ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists, it is suggested to use a clamp circuit.
- **Note 9-2** This rating does not apply to the following signals: All USB DM/DP pins, XTAL1/REFCLK, XTAL2, and all HSIC signals.
- Note 9-3 This rating does not apply to the HSIC signals.
- **Note 9-4** This rating applies only when VDD33 is powered.

^{*}Stresses exceeding those listed in this section could cause permanent damage to the device. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at any condition exceeding those indicated in Section 9.2, "Operating Conditions**", Section 9.5, "DC Specifications", or any other applicable section of this specification is not implied. Note, device signals are NOT 5 volt tolerant unless specified otherwise.


9.2 Operating Conditions**

VBAT Supply Voltage	+3.0 V to +5.5 \
VDDCOREREG Supply Voltage	Note 9-6
Power Supply Rise Time	Note 9-6
Ambient Operating Temperature in Still Air (T _A)	Note 9-7

- Note 9-5 +1.6 V to +2.0 V when VDDCOREREG is connected to an external +1.8V power supply, +3.0 V to +3.6 V when VDDCOREREG is connected to VDD33.
- Note 9-6 The power supply rise time requirements vary dependent on the usage of the external reset (RESET_N). If RESET_N is asserted at power-on, the power supply rise time must be 10mS or less (t_{RT(max)} = 10mS). If RESET_N is not used at power-on (tied high), the power supply rise time must be 1mS or less (t_{RT(max)} = 1mS). Higher voltage supplies must always be at an equal or higher voltage than lower voltage supplies. Figure 9-1 illustrates the supply rise time requirements.

Note 9-7 0°C to +70°C for commercial version, -40°C to +85°C for industrial version.

FIGURE 9-1: SINGLE/DUAL SUPPLY RISE TIME MODELS



9.3 Power Consumption

This section details the power consumption of the device as measured during various modes of operation. Power dissipation is determined by temperature, supply voltage, and external source/sink requirements.

9.3.1 OPERATIONAL / UNCONFIGURED

9.3.1.1 HSIC Upstream

TABLE 9-1: OPERATIONAL/UNCONFIGURED POWER CONSUMPTION (HSIC UPSTREAM)

	Typical (mA)		Maximum (mA)	
	VBAT	VDDCOREREG (Note 9-8)	VBAT	VDDCOREREG (Note 9-8)
HS Host / 1 HSIC Device	10	45	15	50
HS Host / 2 HSIC Devices	15	55	15	60
HS Host / 2 HSIC, 2 HS Devices	50	70	55	80
Unconfigured	10	20	-	-

Note 9-8 Includes VDD12 current.

^{**}Proper operation of the device is ensured only within the ranges specified in this section.

9.3.1.2 USB Upstream

TABLE 9-2: OPERATIONAL/UNCONFIGURED POWER CONSUMPTION (USB UPSTREAM)

	Typica	al (mA)	Maximum (mA)		
	VBAT	VDDCOREREG (Note 9-9)	VBAT	VDDCOREREG (Note 9-9)	
HS Host / 1 HSIC Device	15	50	20	55	
HS Host / 2 HSIC Devices	15	60	20	65	
HS Host / 2 HSIC, 2 HS Devices	55	70	65	80	
Unconfigured	10	20	-	-	

Note 9-9 Includes VDD12 current.

9.3.2 SUSPEND / STANDBY

9.3.2.1 Single Supply

The following tables detail the device power consumption when configured with a single VBAT supply and an externally supplied VDD12 for HSIC For additional information on power connections, refer to Section 4.0, "Power Connections," on page 16.

9.3.2.1.1 USB Upstream

TABLE 9-3: SINGLE SUPPLY SUSPEND/STANDBY POWER CONSUMPTION (USB UPSTREAM)

Mode	Symbol	Typical @ 25°C	Commercial MAX	Industrial MAX	Unit
Suspond	I _{VBAT}	330	1200	1750	uA
Suspend	I _{VDD12}	5	550	800	uA
Standby	I _{VBAT}	0.2	2.0	2.4	uA

Note: Typical values measured with VBAT = 4.2V, VDD12 = 1.2V. Maximum values measured with VBAT = 5.5V, VDD12 = 1.32V.

9.3.2.1.2 HSIC Upstream

TABLE 9-4: SINGLE SUPPLY SUSPEND/STANDBY POWER CONSUMPTION (HSIC UPSTREAM)

Mode	Symbol	Typical @ 25°C	Commercial MAX	Industrial MAX	Unit
Sugnand	I _{VBAT}	120	1200	1450	uA
Suspend	I _{VDD12}	5	600	800	uA
Standby	I _{VBAT}	0.2	1.9	2.3	uA

Note: Typical values measured with VBAT = 4.2V, VDD12 = 1.2V. Maximum values measured with VBAT = 5.5V, VDD12 = 1.32V.

9.3.2.2 Dual Supply

The following tables detail the device power consumption when configured with a dual supply (VBAT and 1.8V VDDCOREREG) and an externally supplied VDD12 for HSIC For additional information on power connections, refer to Section 4.0, "Power Connections," on page 16.

9.3.2.2.1 USB Upstream

TABLE 9-5: DUAL SUPPLY SUSPEND/STANDBY POWER CONSUMPTION (USB UPSTREAM)

Mode	Symbol	Typical @ 25°C	Commercial MAX	Industrial MAX	Unit
	I _{VDDCOREREG}	90	1000	1550	uA
Suspend	I _{VBAT}	230	300	700	uA
	I _{VDD12}	6.5	700	1000	uA
Standby	I _{VDDCOREREG}	0.1	1.4	2.5	uA
Standby	I _{VBAT}	0.4	2.1	2.5	uA

Note: Typical values measured with VBAT = 4.2V, VDDCOREREG = 1.8V, VDD12 = 1.2V. Maximum values measured with VBAT = 5.5V, VDDCOREREG = 2.0V, VDD12 = 1.32V.

9.3.2.2.2 HSIC Upstream

TABLE 9-6: DUAL SUPPLY SUSPEND/STANDBY POWER CONSUMPTION (USB UPSTREAM)

Mode	Symbol	Typical @ 25°C	Commercial MAX	Industrial MAX	Unit
	I _{VDDCOREREG}	90	900	1300	uA
Suspend	I _{VBAT}	30	550	750	uA
	I _{VDD12}	6.5	700	1100	uA
Standby	I _{VDDCOREREG}	0.1	1.2	2.5	uA
Stariuby	I _{VBAT}	2.0	2.1	2.5	uA

Note: Typical values measured with VBAT = 4.2V, VDDCOREREG = 1.8V, VDD12 = 1.2V. Maximum values measured with VBAT = 5.5V, VDDCOREREG = 2.0V, VDD12 = 1.32V.

9.4 Package Thermal Specifications

Thermal parameters are measured or estimated for devices with the ground soldered to thermal vias in a multilayer 2S2P PCB per JESD51. Thermal resistance is measured from the die to the ambient air. The values provided are based on the package body, die size, maximum power consumption, 85°C ambient temperature, and 125°C junction temperature of the die.

TABLE 9-7: PACKAGE THERMAL RESISTANCE PARAMETERS

Symbol	°C/W	Velocity (Meter/s)
	33	0
Θ_{JA}	29	1
	26	2.5
Θ_{JB}	19	-
$\Theta_{\sf JC}$	3.5	-
Ψ_{JT}	0.3	0
Ψ_{JB}	18	0

Use the following formulas to calculate the junction temperature:

 $T_J = P \times \Theta_{JA} + T_A$

$$T_J = P \times \Psi_{JT} + T_T$$

 $T_J = P \times \Theta_{JC} + T_C$

TABLE 9-8: PACKAGE THERMALS LEGEND

Symbol	Description
T _J	Junction temperature
P	Power dissipated
Θ_{JA}	Junction-to-ambient-temperature
$\Theta_{\sf JC}$	Junction-to-top-of-package
Ψ JT	Junction-to-bottom-of-case
TA	Ambient temperature
T _C	Temperature of the bottom of the case
T _T	Temperature of the top of the case

9.5 DC Specifications

TABLE 9-9: DC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	MIN	TYP	MAX	Units	Notes
IS Type Input Buffer						
Low Input Level	V _{IL}	-0.3		0.8	V	
High Input Level	V _{IH}	2.0		3.6	V	
I_RST Type Input Buffer						
Low Input Level	V _{IL}	-0.3		0.4	V	
High Input Level	V _{IH}	1.25		3.6	V	
I_SMB Type Input Buffer						
Low Input Level	V _{IL}	-0.3		0.35	V	
High Input Level	V _{IH}	1.25		3.6	V	
O8 Type Buffers						
Low Output Level	V _{OL}			0.4	V	I_{OL} = 8 mA
High Output Level	V _{OH}	VDD33 - 0.4			V	$I_{OH} = -8 \text{ mA}$
OD8 Type Buffer						
Low Output Level	V _{OL}			0.4	V	$I_{OL} = 8 \text{ mA}$
O12 Type Buffers						
Low Output Level	V _{OL}			0.4	V	I_{OL} = 12 mA
High Output Level	V _{OH}	VDD33 - 0.4			V	I _{OH} = -12 mA
OD12 Type Buffer						
Low Output Level	V _{OL}			0.4	V	I_{OL} = 12 mA

TABLE 9-9: DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Parameter	Symbol	MIN	TYP	MAX	Units	Notes
HSIC Type Buffers						
Low Input Level	V _{IL}	-0.3		0.35*VDD12	V	
High Input Level	V _{IH}	0.65*VDD12		VDD12+0.3	V	
Low Output Level	V _{OL}			0.25*VDD12	V	
High Output Level	V _{OH}	0.75*VDD12			V	
ICLK Type Buffer (XTAL1/REFCLK Input)						Note 9-1
Low Input Level	V _{IL}	-0.3		0.35	V	
High Input Level	V _{IH}	0.8		3.6	V	

Note 9-1 XTAL2 can optionally be driven from a 24 MHz single-ended clock oscillator (REFCLK).

9.6 AC Specifications

This section details the various AC timing specifications of the device.

9.6.1 POWER-ON CONFIGURATION STRAP VALID TIMING

Figure 9-2 illustrates the configuration strap timing requirements, in relation to power-on, for applications where RESET_N is not used at power-on. The operational levels (V_{opp}) for the external power supplies are detailed in Section 9.2, "Operating Conditions**," on page 36.

Note: For RESET_N configuration strap timing requirements, refer to Section 9.6.2, "Reset and Configuration Strap Timing," on page 41.

FIGURE 9-2: POWER-ON CONFIGURATION STRAP VALID TIMING




TABLE 9-10: POWER-ON CONFIGURATION STRAP VALID TIMING

Symbol	Description	MIN	TYP	MAX	Units
t _{csh}	Configuration strap hold after external power supplies at operational levels	1			ms

9.6.2 RESET AND CONFIGURATION STRAP TIMING

Figure 9-3 illustrates the RESET_N timing requirements and its relation to the configuration strap signals. Assertion of RESET N is not a requirement. However, if used, it must be asserted for the minimum period specified.

Refer to Section 8.4, "Resets," on page 33 for additional information on resets. Refer to Section 6.3, "Device Configuration Straps," on page 24 for additional information on configuration straps.

FIGURE 9-3: RESET AND CONFIGURATION STRAP TIMING




TABLE 9-11: RESET_N CONFIGURATION STRAP TIMING

Symbol	Description	MIN	TYP	MAX	Units
t _{rstia}	RESET_N input assertion time	5			us
t _{csh}	Configuration strap hold after RESET_N deassertion	1			ms

9.6.3 POWER-ON OR RESET TO SMBUS CLIENT READY TIMING

Figure 9-4 illustrates the SMBus Slave interface readiness in relation to power-on or deassertion of RESET_N. In order to ensure reliable SMBus client operation, the SMBus host must allow the bus to remain idle until t_{SMBUS_RDY} timing has been met. The operational levels (V_{opp}) for the external power supplies are detailed in Section 9.2, "Operating Conditions**".

FIGURE 9-4: POWER-ON OR RESET TO SMBUS CLIENT READY TIMING




TABLE 9-12: POWER-ON OR RESET TO SMBUS CLIENT READY TIMING

Symbol	Description	MIN	TYP	MAX	Units
t _{SMBUS_RDY}	Power-on or RESET_N deassertion to SMBus ready			250	ms

9.6.4 USB ATTACH COMMAND TO SMBUS CLIENT READY TIMING

Figure 9-5 illustrates the SMBus Client interface readiness in relation to ACK of the Slave interface to the "USB Attach with SMBus Runtime Access" (AA55h) from the SMBus Host. In order to ensure reliable SMBus client operation, the SMBus master must allow the bus to remain idle after issuing the "USB Attach with SMBus Runtime Access" until $t_{AT-TACH_RDY}$ timing has been met.

Note: When accessing SMBus during runtime, it is critical to force some clocks to stay on. If this step is not taken, the SMBus client interface will not be accessible while the hub is placed into a Suspend state by the host.

FIGURE 9-5: USB ATTACH COMMAND TO SMBUS SLAVE READY TIMING




TABLE 9-13: POWER-ON OR RESET TO SMBUS SLAVE READY TIMING

Symbol	I Description		TYP	MAX	Units
t _{ATTACH_RDY}	USB Attach command to SMBus ready (Note 9-2)	30		65	ms

Note 9-2 The amount of OTP configuration memory utilized impacts the observed timing. The minimum timing correlates to a device without any OTP configuration memory programming. The maximum time was derived from devices with all available OTP memory programmed.

9.6.5 USB TIMING

All device USB signals conform to the voltage, power, and timing characteristics/specifications as set forth in the *Universal Serial Bus Specification*. Please refer to the *Universal Serial Bus Specification*, Revision 2.0, available at http://www.usb.org.

9.6.6 HSIC TIMING

All device HSIC signals conform to the voltage, power, and timing characteristics/specifications as set forth in the *High-Speed Inter-Chip USB Electrical Specification*. Please refer to the *High-Speed Inter-Chip USB Electrical Specification*, Version 1.0, available at http://www.usb.org.

9.6.7 SMBUS TIMING

All device SMBus signals conform to the voltage, power, and timing characteristics/specifications as set forth in the *System Management Bus Specification*. Please refer to the *System Management Bus Specification*, Version 1.0, available at http://smbus.org/specs.


9.6.8 I^2C TIMING

All device l^2C signals conform to the 100KHz Standard Mode (Sm) voltage, power, and timing characteristics/specifications as set forth in the l^2C -Bus Specification. Please refer to the l^2C -Bus Specification, available at http://www.nxp.com.

9.6.9 SPI TIMING

The following specifies the SPI timing requirements for the device.

FIGURE 9-6: SPI TIMING



Note: The SPI can be configured for 30 MHz or 60 MHz operation via the <u>SPI_SPD_SEL</u> configuration strap. 30 MHz operation timing values are shown in <u>Table 9-14</u>. 60 MHz operation timing values are shown in <u>Table 9-15</u>.

TABLE 9-14: SPI TIMING VALUES (30 MHZ OPERATION)

Symbol	Description	MIN	TYP	MAX	Units
t _{fc}	Clock frequency			30	MHz
t _{ceh}	Chip enable (SPI_CE_EN) high time	100			ns
t _{clq}	Clock to input data			13	ns
t _{dh}	Input data hold time	0			ns
t _{os}	Output setup time	5			ns
t _{oh}	Output hold time	5			ns
t _{ov}	Clock to output valid	4			ns
t _{cel}	Chip enable (SPI_CE_EN) low to first clock	12			ns
t _{ceh}	Last clock to chip enable (SPI_CE_EN) high	12			ns

TABLE 9-15: SPI TIMING VALUES (60 MHZ OPERATION)

Symbol	Description	MIN	TYP	MAX	Units
t _{fc}	Clock frequency			60	MHz
t _{ceh}	Chip enable (SPI_CE_EN) high time	50			ns
t _{clq}	Clock to input data			9	ns
t _{dh}	Input data hold time	0			ns
t _{os}	Output setup time	5			ns
t _{oh}	Output hold time	5			ns
t _{ov}	Clock to output valid	4			ns
t _{cel}	Chip enable (SPI_CE_EN) low to first clock	12			ns
t _{ceh}	Last clock to chip enable (SPI_CE_EN) high	12			ns

9.7 Clock Specifications

The device can accept either a 24 MHz crystal or a 24 MHz single-ended clock oscillator input. If the single-ended clock oscillator method is implemented, XTAL1 should be left unconnected and REFCLK should be driven with a clock that adheres to the specifications outlined in Section 9.7.2, "External Reference Clock (REFCLK)".

9.7.1 OSCILLATOR/CRYSTAL

It is recommended that a crystal utilizing matching parallel load capacitors be used for the crystal input/output signals (XTAL1I/XTAL2). See Table 9-16 for the recommended crystal specifications.

TABLE 9-16: CRYSTAL SPECIFICATIONS

Parameter	Symbol	MIN	NOM	MAX	Units	Notes
Crystal Cut			AT, typ		•	
Crystal Oscillation Mode		Fund	lamental Mode)		
Crystal Calibration Mode	Parallel Resonant Mode					
Frequency	F _{fund}	-	24.000	-	MHz	
Total Allowable PPM Budget		-	-	+/-350	PPM	
Operating Temperature Range		Note 9-3	-	Note 9-4	°C	

Note 9-3 0°C for commercial version, -40°C for industrial version.

Note 9-4 +70°C for commercial version, +85°C for industrial version.

9.7.2 EXTERNAL REFERENCE CLOCK (REFCLK)

The following input clock specifications are suggested:


• 24 MHz ± 350 PPM

Note: The external clock is recommended to conform to the signalling levels designated in the JEDEC specification on 1.2V CMOS Logic. XTAL2 should be treated as a no connect when an external clock is supplied.

10.0 PACKAGE OUTLINE

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

FIGURE 10-1: 48-SQFN PACKAGE DRAWING



APPENDIX A: DATA SHEET REVISION HISTORY

TABLE A-1: REVISION HISTORY

REVISION LEVEL & DATE	SECTION/FIGURE/ENTRY	CORRECTION
DS00001717D (09-15-23)	Section 9.1, "Absolute Maximum Ratings*"	Updated XTAL1/REFCLK maximum rating from "VDDCR" to "3.6V".
	Section 9.6.3, "Power-On or Reset to SMBus Client Ready Timing" and Section 9.6.4, "USB Attach Command to SMBus Client Ready Timing"	New "SMBus Client Ready Timing" electrical characteristics sections added.
DS00001717C (9-08-19)	Section 9.4, "Package Thermal Specifications"	Added table number title to: Table 9-7, "Package Thermal Resistance Parameters"
DS00001717B (7-26-19)	Product Identification System	Added "Direction of Unreeling", pin 1 drawing.
	Section 9.4, "Package Thermal Specifications"	Updated Table 9-7, "Package Thermal Resistance Parameters"
USB4624 Revision	n A replaces the previous SMSC version,	revision 1.1
Rev. 1.1 (03-06-14)	Ordering Codes, Intro	Added new "-1070" ordering option and detailed the differences between -1080 and -1070 (Hub Controller Enabled/Disabled).
Rev. 1.1 (12-06-13)	SMBus Runtime Registers	Register definitions removed. These definitions are provided in application note AN 26.18 "SMBus Device Interface for the USB253x/USB3x13/USB46x4".
Rev. 1.1 (09-24-13)	Table 9-9, "DC Electrical Characteristics," on page 39	Updated ICLK V _{IH} max from "VDDCR12" to "3.6"
	Section 9.7.2, "External Reference Clock (REFCLK)," on page 44	Removed 50% duty cycle requirement.
Rev. 1.0 (06-17-13)	Initial Release	

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
 guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

PRODUCT IDENTIFICATION SYSTEM


To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	[X] - XXX - [X] ⁽¹⁾ Temperature Package Tape and Reel Range Option
Device:	USB4624, USB4624i
Temperature Range:	Blank = 0°C to +70°C Commercial i = -40°C to+85°C Industrial
Package:	1080HN = 48-pin SQFN (Hub Controller Enabled) 1070HN = 48-pin SQFN (Hub Controller Disabled)
Tape and Reel Option:	Blank = Standard packaging (tray) TR = Tape and Reel(1)

Examples:

- usb4624-1080HN, Commercial Temp 48-pin sQFN Pkg., Tray
- b) USB4624-1070HN, Commercial Temp 48-pin SQFN Pkg., Tray
- c) USB4624-1080HN-TR, Commercial Temp 48-pin SQFN Pkg., Tape & Reel
- d) USB4624-1070HN-TR, Commercial Temp 48-pin SQFN Pkg., Tape & Reel
- e) USB4624i-1080HN, Industrial Temp 48-pin SQFN Pkg., Tray
- f) USB4624i-1070HN, Industrial Temp 48-pin SQFN Pkg., Tray
- g) USB4624i-1080HN-TR, Industrial Temp 48-pin SQFN Pkg., Tape & Reel
- h) USB4624i-1070HN-TR, Industrial Temp 48-pin SQFN Pkg., Tape & Reel

Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. Reel size is 4,000.



PREVIOUS VERSION ORDERING INFORMATION:

ORDER NUMBER	TEMPERATURE RANGE	PACKAGE TYPE	
USB4624-1080HN (Hub Controller Enabled)	0°C to +70°C	48-pin SQFN	
USB4624-1070HN (Hub Controller Disabled)	0 0 10 170 0		
USB4624-1080HN-TR (Hub Controller Enabled)	0°C to +70°C	48-pin SQFN (Tape & Reel)	
USB4624-1070HN-TR (Hub Controller Disabled)	0 0 10 170 0		
USB4624i-1080HN (Hub Controller Enabled)	-40°C to +85°C	48-pin SQFN	
USB4624i-1070HN (Hub Controller Disabled)	-40 0 10 103 0		
USB4624i-1080HN-TR (Hub Controller Enabled)	-40°C to +85°C	48-pin SQFN	
USB4624i-1070HN-TR (Hub Controller Disabled)	-40 C 10 +65 C	(Tape & Reel)	

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR- RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON- INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI- RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS.

Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial

Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies. © 2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 9781668330791

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

09/14/21