

# **UCS2113**

## **USB Dual-Port Power Switch and Current Monitor**

#### Features

- Dual-Port Power Switches:
  - 2.9V to 5.5V source voltage range
  - 3.0A continuous current per  $V_{BUS}$  port with 40  $m\Omega$  On resistance per switch
  - Independent port power switch enable pins
  - DUAL fault ALERT# active drain output pins
  - Constant Current or Trip mode current limiting behaviors
  - Undervoltage and overvoltage lockout
  - Back-drive, back-voltage protection
  - Auto-recovery fault handling with low test current
  - BOOST# logic output to increase DC-DC converter output under large load conditions
- SMBus 2.0/I<sup>2</sup>C Mode Features:
  - Eight programmable current limits assignable to each power switch
  - Other SMBus addresses available upon request
  - Block read and block write
- Self-Contained Current Monitoring (No External Sense Resistor Required)
- Fully Programmable Per-Port Charge Rationing and Behaviors
- + Configurable Per-Port BC1.2  $\mathrm{V}_{\mathrm{BUS}}$  Discharge Function
- Wide Operating Temperature Range:
  - -40°C to +105°C
- UL Recognized and EN/IEC 60950-1 (CB) Certified
- Passes Automotive AEC-Q100 Reliability Testing

#### Description

The UCS2113 is a dual USB port power switch configuration which can provide 3.0A continuous current (3.4A maximum) per  $V_{BUS}$  port with precision overcurrent limiting (OCL), port power switch enables, auto-recovery fault handling, undervoltage and overvoltage lockout, back-drive protection and back-voltage protection, and thermal protection.

The UCS2113 is well suited for both stand-alone and applications having SMBus/I<sup>2</sup>C communications.


For applications with SMBus, the UCS2113 provides per-port current monitoring and eight programmable current limits per switch, ranging from 0.53A to 3.0A continuous current (3.4A maximum). Per-port charge rationing is also provided ranging from 3.8 mAh to 246.3 Ah.

In stand-alone mode, the UCS2113 provides eight current limits for both switches, ranging from 0.53A + 0.53A to 3A + 3A total continuous current (see Table 1-1).

Both power switches include an independent  $V_{BUS}$  discharge function and constant current mode current limiting for BC1.2 applications.


The UCS2113 is available in a 4x4 mm 20-pin QFN package.

#### Package Type



## UCS2113

#### **Block Diagram**



### 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings<sup>(†)</sup>

Voltage on $V_{DD}$ , $V_S$ , and $V_{BUS}$ pins	0.3 to 6V
Pull-Up Voltage (V <sub>PULLUP</sub> )	0.3 to V <sub>DD</sub> + 0.3
Port Power Switch Current	Internally limited
Voltage on any Other Pin to Ground	-0.3 to V <sub>DD</sub> + 0.3V
Current on any Other Pin	±10 mA
Package Power Dissipation	See Table 1-1
Operating Ambient Temperature Range	40°C to +105°C
Storage Temperature Range	55°C to +150°C

**†** Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### TABLE 1-1: POWER DISSIPATION SUMMARY

Board	Package	θJC	$AL^{\theta}$	Derating Factor Above +25°C	T <sub>A</sub> < +25°C Power Rating	T <sub>A</sub> = +70°C Power Rating	T <sub>A</sub> = +85°C Power Rating
High K ( <mark>Note</mark> )	20-pin QFN 4x4 mm	6 °C/W	41 °C/W	24.4 mW/°C	2193 mW	1095 mW	729 mW
Low K ( <mark>Note</mark> )	20-pin QFN 4x4 mm	6 °C/W	60 °C/W	16.67 mW/°C	1498 mW	748 mW	498 mW

**Note:** A High-K board uses a thermal via design with the thermal landing soldered to the PCB ground plane with 0.3 mm (12 mil) diameter vias in a 3x3 matrix (9 total) at 0.5 mm (20 mil) pitch. The board is multilayer with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom. A Low-K board is a two-layer board without thermal via design with 2-ounce copper traces on the top and bottom.

#### TABLE 1-2: ELECTRICAL SPECIFICATIONS

**Electrical Characteristics:** Unless otherwise specified,  $V_{DD} = 4.5V$  to 5.5V,  $V_S = 2.9V$  to 5.5V,  $V_{PULLUP} = 3V$  to 5.5V,  $T_A = -40^{\circ}$ C to 105°C. All typical values at  $V_{DD} = V_S = 5V$ ,  $T_A = 27^{\circ}$ C.

Characteristic	Symbol	Min.	Тур.	Max.	Unit	Conditions
Power and Interrupts - DC						
Supply Voltage	V <sub>DD</sub>	4.5	5	5.5	V	
Supply Current in Active (I <sub>DD_ACT</sub> + I <sub>S1_ACT</sub> + I <sub>S2_ACT</sub> )	I <sub>ACTIVE</sub>	—	700	—	μA	Average current I <sub>BUS</sub> = 0 mA
Supply Current in Sleep (I <sub>DD_SLEEP</sub> + I <sub>S1_SLEEP</sub> + I <sub>S2_SLEEP</sub> )	I <sub>SLEEP</sub>	—	6	20	μA	Average current $V_{PULLUP} \leq V_{DD}$
Power-On Reset						
V <sub>DD</sub> Low Threshold	V <sub>DD_TH</sub>	—	4	4.3	V	V <sub>DD</sub> voltage increasing (Note 1)
V <sub>DD</sub> Low Hysteresis	V <sub>DD_TH_HYST</sub>		500	600	mV	V <sub>DD</sub> voltage decreasing (Note 1)

**Note 1:** This parameter is characterized, not 100% tested.

2: This parameter is ensured by design and not 100% tested.

3: The current measurement full scale range maximum value is 3.4A. However, the UCS2113 cannot report values above  $I_{LIM}$  (if  $I_{BUS\_R2MIN} \leq I_{LIM}$ ) or above  $I_{BUS\_R2MIN}$  (if  $I_{BUS\_R2MIN} > I_{LIM}$  and  $I_{LIM} \leq 1.6A$ ).

#### TABLE 1-2: ELECTRICAL SPECIFICATIONS (CONTINUED)

**Electrical Characteristics:** Unless otherwise specified,  $V_{DD}$  = 4.5V to 5.5V,  $V_S$  = 2.9V to 5.5V,  $V_{PULLUP}$  = 3V to 5.5V,  $T_A$  = -40°C to 105°C. All typical values at  $V_{DD}$  =  $V_S$  = 5V,  $T_A$  = 27°C.

Characteristic	Symbol	Min.	Тур.	Max.	Unit	Conditions
I/O Pins - SMCLK, SMDATA	, PWR_EN, ALE	RT#, BO	OST# -	DC Parar	neters	·
Output Low Voltage	V <sub>OL</sub>	_	_	0.4	V	I <sub>SINK_IO</sub> = 8 mA SMDATA, ALERT#, BOOST#
Input High Voltage	V <sub>IH</sub>	2.0	—	—	V	PWR_EN, SMDATA, SMCLK
Input Low Voltage	V <sub>IL</sub>	_		0.8	V	PWR_EN, SMDATA, SMCLK
Leakage Current	I <sub>LEAK</sub>	—	—	±5	μA	Powered or unpowered $V_{PULLUP} \le V_{DD}$ T <sub>A</sub> < 85°C (Note 1)
Interrupt Pins - AC Paramet	ters					
ALERT# Pin Blanking Time	t <sub>BLANK</sub>	_	25	—	ms	Blanking time, coming out of reset
ALERT# Pin Interrupt Masking Time	t <sub>MASK</sub>	_	5	—	ms	
BOOST# Pin Minimum Assertion Time	t <sub>BOOST_MAT</sub>	-	1	—	s	
BOOST# Pin Assertion Current	I <sub>BOOST</sub>	_	1.9	—	A	
SMBus/I <sup>2</sup> C Timing						
Input Capacitance	C <sub>IN</sub>	—	5	—	pF	
Clock Frequency	f <sub>SMB</sub>	10	_	400	kHz	
Spike Suppression	t <sub>SP</sub>	—		50	ns	
Bus Free Time Stop to Start	t <sub>BUF</sub>	1.3	—		μs	
Start Setup Time	t <sub>SU:STA</sub>	0.6	_	—	μs	
Start Hold Time	t <sub>HD:STA</sub>	0.6	—		μs	
Stop Setup Time	t <sub>SU:STO</sub>	0.6			μs	
Data Hold Time	t <sub>HD:DAT</sub>	0	—		μs	When transmitting to the host
Data Hold Time	t <sub>HD:DAT</sub>	0.3			μs	When receiving from the host
Data Setup Time	t <sub>SU:DAT</sub>	0.6	—		μs	
Clock Low Period	t <sub>LOW</sub>	1.3	—		μs	
Clock High Period	t <sub>HIGH</sub>	0.6	_	—	μs	
Clock/Data Fall Time	t <sub>FALL</sub>	—		300	ns	Min. = 20+0.1C <sub>LOAD</sub> ns (Note 1)
Clock/Data Rise Time	t <sub>RISE</sub>			300	ns	Min. = 20+0.1C <sub>LOAD</sub> ns (Note 1)
Capacitive Load	C <sub>LOAD</sub>	—	—	400	pF	Per bus line (Note 1)
Timeout	t <sub>TIMEOUT</sub>	25	—	35	ms	Disabled by default (Note 1)
Idle Reset	t <sub>IDLE_RESET</sub>	350	—		μs	Disabled by default (Note 1)

**Note 1:** This parameter is characterized, not 100% tested.

**2:** This parameter is ensured by design and not 100% tested.

3: The current measurement full scale range maximum value is 3.4A. However, the UCS2113 cannot report values above  $I_{LIM}$  (if  $I_{BUS_R2MIN} \le I_{LIM}$ ) or above  $I_{BUS_R2MIN}$  (if  $I_{BUS_R2MIN} > I_{LIM}$  and  $I_{LIM} \le 1.6A$ ).

#### TABLE 1-2: ELECTRICAL SPECIFICATIONS (CONTINUED)

<b>Electrical Characteristics:</b> Unless otherwise specified, $V_{DD} = 4.5V$ to 5.5V, $V_S = 2.9V$ to 5.5V, $V_{PULLUP} = 3V$ to 5.5V, $T_A = -40^{\circ}$ C to 105°C. All typical values at $V_{DD} = V_S = 5V$ , $T_A = 27^{\circ}$ C.							
Characteristic	Symbol	Min.	Тур.	Max.	Unit	Conditions	
Port Power Switch							
Port Power Switch - DC P	arameter						
Overvoltage Lockout	V <sub>S_OV</sub>		6		V	Note 2	
V <sub>S</sub> Low Threshold	V <sub>S UVLO</sub>		2.5		V	Note 2	
V <sub>S</sub> Low Hysteresis	V <sub>S_UVLO_HYST</sub>		100		mV	Note 2	
On Resistance	R <sub>ON_PSW</sub>		40		mΩ	4.75V < V <sub>S</sub> < 5.25V	
V <sub>S</sub> Leakage Current	ILEAK_VS	_	—	5	μA	Sleep state into V <sub>S</sub> pin on one channel (Note 1)	
Back-Voltage Protection Threshold	V <sub>BV_TH</sub>	_	150	_	mV	V <sub>BUS</sub> > V <sub>S</sub> V <sub>S</sub> > V <sub>S_UVLO</sub>	
Leakage Current	I <sub>LKG_1</sub>	_	0	3	μA	$\label{eq:VDD} \begin{array}{l} V_{DD} < V_{DD\_TH}, \\ \text{Leakage current from } V_{BUS} \text{ pins} \\ \text{to the } V_{DD} \text{ and the } V_S \text{ pins} \\ (\text{Note 1}) \end{array}$	
	I <sub>LKG_2</sub>		0	2	μA	$\label{eq:VDD} \begin{array}{l} V_{DD} > V_{DD\_TH}, \\ \text{Leakage current from } V_{BUS} \text{ pins} \\ \text{to the } V_S \text{ pins, when the power} \\ \text{switch is open} \end{array}$	
Selectable Current Limits	I <sub>LIM1</sub>	_	530		mA	I <sub>LIM</sub> Resistor = 0 or 47 kΩ (530 mA setting)	
	I <sub>LIM2</sub>	_	960		mA	$I_{LIM}$ Resistor = 10 kΩ or 56 kΩ (960 mA setting)	
	I <sub>LIM3</sub>	_	1070		mA	$I_{LIM}$ Resistor = 12 kΩ or 68 kΩ (1070 mA setting)	
	I <sub>LIM4</sub>	_	1280		mA	$I_{LIM}$ Resistor = 15 kΩ or 82 kΩ (1280 mA setting)	
	I <sub>LIM5</sub>	—	1600		mA	$I_{LIM}$ Resistor = 18 kΩ or 100 kΩ (1600 mA setting)	
	I <sub>LIM6</sub>	_	2130		mA	$I_{LIM}$ Resistor = 22 kΩ or 120 kΩ (2130 mA setting)	
	I <sub>LIM7</sub>	2500	2670	2900	mA	$I_{LIM}$ Resistor = 27 kΩ or 150 kΩ (2670 mA setting)	
	I <sub>LIM8</sub>	3000	3200	3400	mA	I <sub>LIM</sub> Resistor = 33 kΩ or V <sub>DD</sub> (3200 mA setting)	
Pin Wake Time	t <sub>PIN_WAKE</sub>	_	3	_	ms		
SMBus Wake Time	t <sub>SMB_WAKE</sub>		4		ms		
Idle Sleep Time	t <sub>IDLE_SLEEP</sub>		200	_	ms		
First Thermal Shutdown Stage Threshold	T <sub>TSD_LOW</sub>		120		°C	Die Temperature at which the power switch will open if it is in constant current mode	
First Thermal Shutdown Stage Hysteresis	T <sub>TSD_LOW_HYST</sub>		10		°C	Hysteresis for T <sub>TSD_LOW</sub> func- tionality. Temperature must drop by this value before any of the power switches can be closed.	

Note 1: This parameter is characterized, not 100% tested.

**2:** This parameter is ensured by design and not 100% tested.

3: The current measurement full scale range maximum value is 3.4A. However, the UCS2113 cannot report values above  $I_{LIM}$  (if  $I_{BUS\_R2MIN} \le I_{LIM}$ ) or above  $I_{BUS\_R2MIN}$  (if  $I_{BUS\_R2MIN} > I_{LIM}$  and  $I_{LIM} \le 1.6A$ ).

#### TABLE 1-2: ELECTRICAL SPECIFICATIONS (CONTINUED)

**Electrical Characteristics:** Unless otherwise specified,  $V_{DD} = 4.5V$  to 5.5V,  $V_S = 2.9V$  to 5.5V,  $V_{PULLUP} = 3V$  to 5.5V,  $T_A = -40^{\circ}$ C to 105°C. All typical values at  $V_{DD} = V_S = 5V$ ,  $T_A = 27^{\circ}$ C.

Characteristic	Symbol	Min.	Тур.	Max.	Unit	Conditions
Second Thermal Shutdown Stage Threshold	T <sub>TSD_HIGH</sub>	_	135		°C	Die Temperature at which both power switches will open
Second Thermal Shutdown Stage Hysteresis	T <sub>TSD_HIGH_HYST</sub>		25		°C	Hysteresis for $T_{TSD_HIGH}$ functionality. Temperature must drop by this value before any of the power switches can be closed.
Auto-Recovery Test Current	I <sub>TEST</sub>	—	190		mA	Portable device attached, V <sub>BUS</sub> = 0 V, Die temp < T <sub>TSD</sub>
Auto-Recovery Test Voltage	V <sub>TEST</sub>	_	750	_	mV	Portable device attached, V <sub>BUS</sub> = 0 V before application, Die temp < T <sub>TSD</sub> Programmable, 250 - 1000 mV, default listed
Discharge Impedance	R <sub>DISCHARGE</sub>		100		Ω	
Port Power Switch - AC Par	rameters					
Turn-On Delay	t <sub>ON_PSW</sub>	_	0.9	—	ms	PWR_EN active toggle to switch on time, V <sub>BUS</sub> discharge not active
Turn-Off Time	t <sub>off_psw_ina</sub>	—	0.75	_	ms	PWR_EN inactive toggle to switch off time C <sub>BUS</sub> = 120 μF
Turn-Off Time	<sup>t</sup> off_psw_err	_	1	_	ms	Over-current Error, V <sub>BUS</sub> Min Error, or Discharge Error to switch off C <sub>BUS</sub> = 120 µF
Turn-Off Time	t <sub>OFF_PSW_ERR1</sub>	_	100		ns	TSD or Back-drive Error to switch off C <sub>BUS</sub> = 120 μF
V <sub>BUS</sub> Output Rise Time	t <sub>R_BUS</sub>	_	1.1		ms	Measured from 10% to 90% of $V_{BUS}$ , $C_{LOAD}$ = 220 µF $I_{LIM}$ = 1.0A
Soft Turn-On Rate	$\Delta I_{BUS} / \Delta_t$		100		mA/μs	
Temperature Update Time	t <sub>DC_TEMP</sub>	_	200	_	ms	
Short-Circuit Response Time	t <sub>SHORT_LIM</sub>	_	1.5		μs	Time from detection of short to current limit applied. No C <sub>BUS</sub> applied
Short-Circuit Detection Time	t <sub>short</sub>	_	6		ms	Time from detection of short to port power switch disconnect and ALERT# pin assertion
Latched Mode Cycle Time	t <sub>UL</sub>		7		ms	From PWR_EN edge transition from inactive to active to begin error recovery

**Note 1:** This parameter is characterized, not 100% tested.

2: This parameter is ensured by design and not 100% tested.

3: The current measurement full scale range maximum value is 3.4A. However, the UCS2113 cannot report values above  $I_{LIM}$  (if  $I_{BUS_R2MIN} \leq I_{LIM}$ ) or above  $I_{BUS_R2MIN}$  (if  $I_{BUS_R2MIN} > I_{LIM}$  and  $I_{LIM} \leq 1.6A$ ).

#### TABLE 1-2: ELECTRICAL SPECIFICATIONS (CONTINUED)

**Electrical Characteristics:** Unless otherwise specified,  $V_{DD} = 4.5V$  to 5.5V,  $V_S = 2.9V$  to 5.5V,  $V_{PULLUP} = 3V$  to 5.5V,  $T_A = -40^{\circ}$ C to 105°C. All typical values at  $V_{DD} = V_S = 5V$ ,  $T_A = 27^{\circ}$ C.

Characteristic	Symbol	Min.	Тур.	Max.	Unit	Conditions
Auto-Recovery Mode Cycle Time	t <sub>CYCLE</sub>		25		ms	Time delay before error condition check. Programmable 15-50 ms, default listed
Auto-Recovery Delay	t <sub>TST</sub>	_	20		ms	Portable device attached, V <sub>BUS</sub> must be ≥ V <sub>TEST</sub> after this time Programmable 10-25 ms, default listed
Discharge Time	t <sub>DISCHARGE</sub>		200	—	ms	Amount of time discharge resistor applied. Programmable 100-400 ms, default listed
Port Power Switch Operati	on With Trip Mo	de Curr	ent Limi	ting		
Region 2 Current Keep-Out	I <sub>BUS_R2MIN_1</sub>	—	_	0.1	A	Note 2
Minimum V <sub>BUS</sub> Allowed at Output	V <sub>BUS_MIN_1</sub>	2.0	—	_	V	Note 2
Port Power Switch Operati	on With Consta	nt Curre	ent Limit	ing (Varia	able Slop	pe)
Region 2 Current Keep-Out	I <sub>BUS_R2MIN</sub>	—	-	2.13	A	Note 2
Minimum V <sub>BUS</sub> Allowed at Output	V <sub>BUS_MIN</sub>	2.0	_		V	Note 2
Current Measurement - DC	:					
Current Measurement Range	I <sub>BUS M</sub>	0		3400	mA	Range (Note 2 and Note 3)
Reported Current Measurement Resolution	$\Delta I_{BUS_M}$	—	13.3	_	mA	1 LSB
Current Measurement			±2		%	200 mA < I <sub>BUS</sub> < I <sub>LIM</sub>
Accuracy		_	±2	_	LSB	I <sub>BUS</sub> < 200 mA
<b>Current Measurement - AC</b>			•			
Sampling Rate			1.1	—	ms	Note 2
Conversion Time Both Channels	t <sub>CONV</sub>	—	2.2	—	ms	All registers updated in digital (Note 2)
Charge Rationing - DC						
Accumulated Current Measurement Accuracy	—	_	±4.5		%	
Charge Rationing - AC						
Current Measurement Update Time	t <sub>PCYCLE</sub>	—	1		S	

**Note 1:** This parameter is characterized, not 100% tested.

**2:** This parameter is ensured by design and not 100% tested.

3: The current measurement full scale range maximum value is 3.4A. However, the UCS2113 cannot report values above  $I_{LIM}$  (if  $I_{BUS\_R2MIN} \le I_{LIM}$ ) or above  $I_{BUS\_R2MIN}$  (if  $I_{BUS\_R2MIN} > I_{LIM}$  and  $I_{LIM} \le 1.6A$ ).




FIGURE 1-1: SMBus Timing.

#### TABLE 1-3: TEMPERATURE SPECIFICATIONS

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Femperature Ranges						
Operating Temperature Range	Τ <sub>Α</sub>	-40		+105	°C	
Operating Junction Temperature	TJ	-40	_	+125	°C	
Storage Temperature Range	T <sub>A</sub>	-55	_	+150	°C	
Thermal Package Resistances - see Table 1-1						

#### 1.1 ESD and Transient Performance

#### TABLE 1-4: ESD RATINGS

ESD Specification	Rating or Value
Human Body Model (JEDEC JESD22-A114) - All pins	8 kV
Charged Device Model (JEDEC JESD22-C101) - All pins	500V

#### 1.1.1 HUMAN BODY MODEL (HBM) PERFORMANCE


HBM testing verifies the ability to withstand ESD strikes, like those that occur during handling and manufacturing, and is done without power applied to the IC. To pass the test, the device must have no change in operation or performance due to the event.


#### 1.1.2 CHARGED DEVICE MODEL (CDM) PERFORMANCE

CDM testing verifies the ability to withstand ESD strikes, like those that occur during handling and assembly, with pick-and-place-style machinery and is done without power applied to the IC. To pass the test, the device must have no change in operation or performance due to the event.

### 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.








FIGURE 2-2:

Power-Up Into a Short.





FIGURE 2-3: Internal Power Switch Short Response.





V<sub>BUS</sub> Discharge Behavior.






FIGURE 2-5: Power Switch On Resistance vs. Temperature.




**FIGURE 2-6:** Power Switch On/Off Time vs. Temperature.


**Note:** Unless otherwise indicated,  $V_{DD} = V_S = 5V$ ,  $T_A = +27^{\circ}C$ .




**FIGURE 2-7:** V<sub>S</sub> Overvoltage Threshold vs. Temperature.




*FIGURE 2-8:* V<sub>S</sub> Undervoltage Threshold vs. Temperature.



**FIGURE 2-9:** Trip Current Limit Operation vs. Temperature.



**FIGURE 2-10:** I<sub>BUS</sub> Measurement Accuracy.



**FIGURE 2-11:** Active State Current vs. Temperature (both channels on, PWR\_EN1 = PWR\_EN2 = 1).

**Note:** Unless otherwise indicated,  $V_{DD} = V_S = 5V$ ,  $T_A = +27^{\circ}C$ .




FIGURE 2-12: Sleep State Current vs. Temperature.




FIGURE 2-13: ILIM1 Trip Current Distribution.




FIGURE 2-14: Distribution<sup>(1)</sup>.






FIGURE 2-15: ILIM3 Trip Current Distribution<sup>(1)</sup>.



**FIGURE 2-16:** ILIM4 Trip Current Distribution<sup>(1)</sup>.



**FIGURE 2-17:** Distribution<sup>(1)</sup>.

ILIM5 Trip Current

Note 1: The histogram aspect is caused by a mixture of two normal distributions, corresponding to the two V<sub>BUS</sub> channels.

**Note:** Unless otherwise indicated,  $V_{DD}$  =  $V_S$  = 5V,  $T_A$  = +27°C.




FIGURE 2-18: ILIM6 Trip Current Distribution.




FIGURE 2-19: ILIM7 Trip Current Distribution.




FIGURE 2-20: ILIM8 Trip Current Distribution.

**Note 1:** The histogram aspect is caused by a mixture of two normal distributions, corresponding to the two V<sub>BUS</sub> channels.

#### 3.0 PIN DESCRIPTION

Descriptions of the pins are listed in Table 3-1.

#### TABLE 3-1: PIN FUNCTION TABLE

UCS2113 4x4 QFN	Symbol	Function	Pin Type	Connection Type if Pin Not Used
1	PWR_EN1	Port power switch enable #1	DI	Connect to ground or V <sub>DD</sub> (depending on the polarity decoded via COMM_ILIM pin)
2	GND	Ground	Power	N/A
3	BOOST#	Logic output for DC-DC converter voltage increase (requires pull-up resistor)	OD	Connect to ground
4, 5	V <sub>BUS1</sub>	Port power switch #1 output (requires both pins tied together)	High Power, AIO	Leave open
6, 7	V <sub>S</sub>	Voltage input to port power switch V <sub>BUS1</sub> (requires both pins tied together)	High Power, AIO	Connect to ground
8	V <sub>DD</sub>	Common supply voltage	Power	N/A
9, 10	V <sub>S</sub>	Voltage input to port power switch V <sub>BUS2</sub> (requires both pins tied together)	High Power, AIO	Connect to ground
11, 12	V <sub>BUS2</sub>	Port power switch #2 output (requires both pins tied together)	High Power, AIO	Leave open
13	COMM_ILIM	Enables SMBus or Stand-Alone mode at power-up. Hardware strap for maximum cur- rent limit.	AIO	N/A
14	GND	Ground	Power	N/A
15	PWR_EN2	Port power switch enable #2	DI	Connect to ground or V <sub>DD</sub> (depending on the polarity decoded via COMM_ILIM pin)
16	ALERT#2	Output fault ALERT for V <sub>BUS2</sub> (requires pull-up resistor)	OD	Connect to ground
17	SMCLK	SMCLK - SMBus clock input (requires pull-up resistor)	DI	Connect to V <sub>PULLUP</sub> (or to ground in Stand-Alone mode)
18	SMDATA	SMDATA - SMBus data input/output (requires pull-up resistor)	DIOD	Connect to V <sub>PULLUP</sub> (or to ground in Stand-Alone mode)
19	GND	Ground	Power	N/A
20	ALERT#1	Output fault ALERT for V <sub>BUS1</sub> (requires pull-up resistor)	OD	Connect to ground
21	EP	Exposed thermal pad. Must be connected to electrical ground.	EP	N/A

#### TABLE 3-2:PIN TYPES

Pin Type	Description
Power	This pin is used to supply power or ground to the device
Hi-Power	This pin is a high-current pin
AIO	Analog Input/Output - this pin is used as an I/O for analog signals
DI	Digital Input - this pin is used as a digital input
DIOD	Open-Drain Digital Input/Output - this pin is bidirectional. It is open-drain and requires a pull-up resistor.
OD	Open-Drain Digital Output - used as a digital output. It is open-drain and requires a pull-up resistor.
EP	Exposed thermal pad

### 4.0 TERMS AND ABBREVIATIONS

**Note:** The PWR\_EN1 and PWR\_EN2 pins each have configuration bits ("<pin name>\_S" in General Configuration 1 register (Address 11h) and General Configuration 2 register (Address 12h)) that may be used to perform the same function as the external pin state. These bits are accessed via the SMBus/I<sup>2</sup>C and are OR'd with the respective pin. This OR'd combination of pin state and register bit is referenced as the <pin name> control.

Term/Abbreviation	Description
CC	Constant Current
Current Limiting Mode	Determines the action that is performed when the $I_{BUS}$ current reaches the $I_{LIM}$ threshold. Trip opens the port power switch. Constant Current (variable slope) allows $V_{BUS}$ to be dropped by the portable device.
I <sub>BUS_R2MIN</sub>	Current limiter mode boundary
ILIM	The I <sub>BUS</sub> current threshold used in current limiting. In Trip mode, when I <sub>LIM</sub> is reached, the port power switch is opened. In Constant Current mode, when the current exceeds I <sub>LIM</sub> , operation continues at a reduced voltage and increased current; if V <sub>BUS</sub> voltage drops below V <sub>BUS_MIN</sub> , the port power switch is opened.
OCL	Overcurrent limit
POR	Power-on Reset
Portable Device	USB device attached to the USB port
Stand-Alone Mode	Indicates that the communications protocol is not active and all communications between the UCS2113 and a controller are done via the external pins only (PWR_EN1 and PWR_EN2 as inputs, and ALERT1# and ALERT2# as outputs)

TABLE 4-1: TERMS AND ABBREVIATIONS

### 5.0 GENERAL DESCRIPTION

The UCS2113 is a dual-port power switch. Two USB power ports are supported with current limits up to 3.0A continuous current (3.4A maximum) each. Selectable and programmable current limiting configurations are also available to the application. A typical block diagram is shown in Figure 5-1.




FIGURE 5-1: Typical USB Application.

#### 5.1 UCS2113 Power States

Power states are indicators of the device's current consumption in the system and the functionality of the digital logic. Table 5-1 details the UCS2113 power states.

TABLE 5-1:	POWER STATES DESCRIPTION
------------	--------------------------

State	Description
Off	This power state is entered when the voltage at the $V_{DD}$ pin voltage is $< V_{DD_TH}$ . In this state, the device is considered "off". The UCS2113 will not retain its digital states and register contents nor respond to SMBus/I <sup>2</sup> C communications. The port power switch will be off. See Section 5.1.1 "Off State Operation".
Sleep	This is the lowest power state available. While in this state, the UCS2113 will retain digital functionality and wake to respond to SMBus/I <sup>2</sup> C communications. See <b>Section 5.1.2 "Sleep State Operation"</b> .
Error	This power state is entered when a fault condition exists. Error power state is one or both channels in Fault Handling. This state is updated as Priority One. The Interrupt Status Registers for each channel will update the fault detected per channel. Only the channel that has detected a Fault will be affected since the other channel can remain active if no fault is detected. See Section 5.1.4 "Error State Operation".
Active	Active power State is one, or both channels active and sourcing current to the V <sub>BUS</sub> Port. This state is updated as Priority Two. None of the channels have detected Fault. This power state provides full functionality. While in this state, operations include activation of the port power switch, current limiting, and charge rationing. See Section 5.1.3 "Active State Operation".

Table 5-2 shows the settings for the various power states, except Off and Error. If  $V_{DD} < V_{DD_{TH}}$ , the UCS2113 is in the Off state.

TABLE 5-2:POWER STATES CONTROL SETTINGS

Power State	PWR_EN1	PWR_EN2	Behavior
Sleep	disabled	disabled	All switches disabled
			<ul> <li>V<sub>BUS</sub> will be near ground potential</li> </ul>
			<ul> <li>The UCS2113 wakes to respond to SMBus</li> </ul>
			communications
Active	enabled	disabled	<ul> <li>Port power switch is on for V<sub>BUS1</sub></li> </ul>
			<ul> <li>V<sub>BUS2</sub> pins are near ground potential or floating (Note 1)</li> </ul>
	disabled	enabled	<ul> <li>Port power switch is on for V<sub>BUS2</sub></li> </ul>
			<ul> <li>V<sub>BUS1</sub> pins are near ground potential or floating (Note 1)</li> </ul>
	enabled	enabled	+ Port power switch is on for $V_{BUS1}$ and $V_{BUS2}$

**Note 1:** If the bit EN\_VBUS\_DISCHG is '1', the V<sub>BUS</sub> is discharged automatically and V<sub>BUS</sub> is near ground potential. If the bit EN\_VBUS\_DISCHG is '0' then the corresponding VBUS pins are floating (V<sub>BUS</sub> discharge is controlled by the SMBus host).

#### 5.1.1 OFF STATE OPERATION

The device will be in the Off state if  $V_{DD}$  is less than  $V_{DD\_TH}$ . When the UCS2113 is in the Off state, it will do nothing and all circuitry will be disabled. Digital register values are not stored and the device will not respond to SMBus commands.

#### 5.1.2 SLEEP STATE OPERATION

The PWR\_EN1 and PWR\_EN2 pins may be used to cause the UCS2113 to enter/exit Sleep. These pins are AND'ed for Sleep mode.

When the UCS2113 is in the Sleep state, the device will be in its lowest power state. The port power switch will be disabled.  $V_{BUS1}$  and  $V_{BUS2}$  will be near ground

potential. The ALERT#1 and ALERT#2 pins will not be asserted. If asserted prior to entering the Sleep state, the ALERT# pin will be released. SMBus activity is limited to single byte read or write.

The first data byte read from the UCS2113 when it is in the Sleep state will wake it; however, the data to be read will return all 0's and should be considered invalid. This is a "dummy" read byte meant to wake the UCS2113. Subsequent read or write bytes will be accepted normally. After the dummy read, the UCS2113 will be in a higher power state (see Figure 5-2). After communication has not occurred for  $t_{\text{IDLE SLEEP}}$ , the UCS2113 will return to Sleep.




FIGURE 5-2: Wake from Sleep using SMBus Read.

#### 5.1.3 ACTIVE STATE OPERATION

Every time the UCS2113 enters the Active state, the port power switches are closed. The UCS2113 cannot be in the Active state (and therefore, the port power switch cannot be turned on) if any of the following conditions exist:

- V<sub>S</sub> < V<sub>S UVLO</sub>
- PWR\_EN1 and PWR\_EN2 are disabled.

#### 5.1.4 ERROR STATE OPERATION

The UCS2113 will enter the Error state from the Active state when any of the following events are detected:

- The maximum allowable internal die temperature (T<sub>TSD HIGH</sub>) has been exceeded.
- The T<sub>TSD\_LOW</sub> die temperature has been exceeded and any of the following conditions is met:
  - a power switch operates in constant current mode
  - PWR\_EN1 and/or PWR\_EN2 controls transition from inactive to active.
  - it is a power up situation and PWR\_EN1 and/or PWR EN2 pins are active.
- · An overcurrent condition has been detected.
- An undervoltage condition on either V<sub>BUS</sub> pin has been detected (see Section 5.3.4 "Undervoltage Lockout on VS").
- A back-voltage condition has been detected (see Section 5.3.2 "Back-voltage Detection").
- · A discharge error has been detected.
- An overvoltage condition on the V<sub>S</sub> pin.

When the UCS2113 enters the Error state, the port power switch will be disabled while the ALERT# pin is asserted. It will remain off while in this power state. The UCS2113 will leave this state as determined by the fault handling selection.

With the Auto-recovery fault handler, after the  $t_{CYCLE}$  time period, the UCS2113 will check that all of the error conditions have been removed.

If all of the error conditions have been removed, the UCS2113 will return to the Active state.

If both PWR\_EN1 and PWR\_EN2 controls transition from active to inactive while the UCS2113 is in the Error state, the device will not enter the Sleep state. After the fault has been removed, the UCS2113 will not automatically enter the Sleep state if the EN\_VBUS\_DISCHG bit from the General Configuration 2 Register is not set (default setting). To enter the Sleep state, the PWR\_EN pins must be toggled or an SMBus read register command must be sent.

#### 5.2 Communication

The UCS2113 can operate in SMBus mode (see Section 7.0 "System Management Bus Protocol") or Stand-Alone mode. The resistor connected to the COMM\_ILIM pin determines the operating mode and the hardware-set  $I_{LIM}$  setting, as shown in Table 5-3. Unless connected to GND or  $V_{DD}$ , the resistors in Table 5-3 are external pull-down resistors.

The SMBus address is specified in Section 7.2 "SMBus Address and RD/WR Bit".

COMM_ILIM Pull Down Resistor (±1%)	PWR_EN1 and PWR_EN2 Polarity	I <sub>LIM</sub> (A)	Total I <sub>LIM</sub> (A) ( <mark>Note 1</mark> )	Communication Mode
GND	Active-High	0.53	0.53 + 0.53	SMBUS
10 kΩ	Active-High	0.96	0.96 + 0.96	SMBUS
12 kΩ	Active-High	1.07	1.07 + 1.07	SMBUS
15 kΩ	Active-High	1.28	1.28 + 1.28	SMBUS
18 kΩ	Active-High	1.6	1.6 + 1.6	SMBUS

COMM_ILIM Pull Down Resistor (±1%)	PWR_EN1 and PWR_EN2 Polarity	I <sub>LIM</sub> (A)	Total I <sub>LIM</sub> (A) (Note 1)	Communication Mode
<b>22</b> kΩ	Active-High	2.13	2.13 + 2.13	SMBUS
<b>27</b> kΩ	Active-High	2.67	2.67 + 2.67	SMBUS
33 kΩ	Active-High	3.2	3.2 + 3.2	SMBUS
47 kΩ	Active-Low	0.53	0.53 + 0.53	Stand-Alone
56 kΩ	Active-Low	0.96	0.96 + 0.96	Stand-Alone
68 kΩ	Active-Low	1.07	1.07 + 1.07	Stand-Alone
82 kΩ	Active-Low	1.28	1.28 + 1.28	Stand-Alone
100 kΩ	Active-Low	1.6	1.6 + 1.6	Stand-Alone
120 kΩ	Active-Low	2.13	2.13 + 2.13	Stand-Alone
150 kΩ	Active-Low	2.67	2.67 + 2.67	Stand-Alone
V <sub>DD</sub>	Active-Low	3.2	3.2 + 3.2	Stand-Alone

TABLE 5-3: COMMUNICATION DECODE (CONTINUED)

Note 1: The total maximum current depends on power dissipation characteristics of the design (see Table 1-1).

#### 5.3 Supply Voltages

#### 5.3.1 V<sub>DD</sub> SUPPLY VOLTAGE

The UCS2113 requires 4.5V to 5.5V to be present on the V<sub>DD</sub> pin for core device functionality. Core device functionality consists of maintaining register states and wake-up upon SMBus/l<sup>2</sup>C query.

#### 5.3.2 BACK-VOLTAGE DETECTION

The back-voltage detector is functional in all power states (Sleep and Active).

When in Sleep, the UCS2113 will enter the Error state from Sleep if a back-voltage condition was detected.

Whenever the following condition is true for either port, the port power switch will be disabled and a back-voltage event will be flagged. This will cause the UCS2113 to enter the Error power state (see Section 5.1.4 "Error State Operation").

Note: The  $V_{BUS}$  voltage exceeds the  $V_S$  and/or the  $V_{DD}$  pin voltage by  $V_{BV_TH}$  and the port power switch is closed. The port power switch will be opened immediately. If the condition lasts for longer than  $t_{MASK}$ , then the UCS2113 will enter the Error state. Otherwise, the port power switch will be turned on as soon as the condition is removed.

#### 5.3.3 BACK-DRIVE CURRENT PROTECTION

If a portable device is attached that is self-powered, it may drive the V<sub>BUS</sub> port to its power supply voltage level; however, the UCS2113 is designed such that leakage current from the V<sub>BUS</sub> pins to the V<sub>DD</sub> and/or the V<sub>S</sub> pin shall not exceed I<sub>LKG\_1</sub> (if the V<sub>DD</sub> and/or V<sub>S</sub> voltage is zero) or I<sub>LKG\_2</sub> (if the V<sub>DD</sub> and/or V<sub>S</sub> voltage exceeds V<sub>DD TH</sub> and the power switch is open).

#### 5.3.4 UNDERVOLTAGE LOCKOUT ON V<sub>S</sub>

The UCS2113 requires a minimum voltage (V<sub>S\_UVLO</sub>) be present on the V<sub>S</sub> pin for Active power state.

## 5.3.5 OVERVOLTAGE DETECTION AND LOCKOUT ON VS

Both power switches will be disabled if the voltage on any  $V_S$  pin exceeds a voltage ( $V_{S_OV}$ ) for longer than the specified time ( $t_{MASK}$ ). This will cause the device to enter the Error state and both ALERT#1 and ALERT#2 pins will be asserted.

#### 5.3.6 PWR\_EN1 AND PWR\_EN2 INPUT

The PWR\_EN control affects the power state and enables the port power switch to be turned on if conditions are met (see Table 5-2). The port power switch cannot be closed if PWR\_EN is disabled. However, if PWR\_EN is enabled, the port power switch is not necessarily closed (see **Section 5.1.3 "Active State Operation"**). In SMBus mode, the PWR\_EN1 and PWR\_EN2 pins states will be ignored by the UCS2113 if the PIN\_IGN configuration bit is set; otherwise, the PWR\_EN1S and PWR\_EN2S configuration bits are checked along with the pins.

#### 5.4 Discrete Output Pins

#### 5.4.1 ALERT#1 AND ALERT#2 OUTPUT PINS


The UCS2113 has two independent ALERT# out pins. ALERT#1 is tied to the status of the V<sub>BUS1</sub> pin. ALERT#2 is tied to the status of the V<sub>BUS2</sub> pin.

The ALERT# pin is an active-low open-drain interrupt to the host controller. The ALERT# pin is asserted when an error occurs. Also, when charge rationing is enabled, the ALERT# pin is asserted by default when the current rationing threshold is reached (as determined by RATION\_BEH<1:0>). The ALERT# pin is released when all error conditions that may assert the ALERT# pin (such as an error condition and charge rationing) have been removed or reset as necessary. The UCS2113 is compatible with the Microchip hub devices supporting single pin power control feature. These hub devices have a single connection to the PWR\_EN and ALERT# pins of the UCS2113, which are tied together in the application.

#### 5.4.2 BOOST# OUTPUT PIN

The UCS2113 provides a BOOST# output pin to compensate for voltage drops during high loads. The BOOST# pin is an active-low, open-drain output that would be connected to a resistor in the DC-DC converter's feedback error voltage loop (see Figure 5-3).

The BOOST# pin is asserted when  $V_{BUS}$  Current >  $I_{BOOST}$ .  $I_{BOOST}$  typical value is 1.9A. The BOOST# is OR'ed for both  $V_{BUS1}$  and  $V_{BUS2}$  ports. When the BOOST# pin is asserted, it will remain in this state for at least  $t_{BOOST}$  MAT (minimum assertion time).





#### 5.5 Discrete Input Pins

#### 5.5.1 COMM\_ILIM INPUT

The COMM\_ILIM input determines the communications mode, as shown in Table 6-1. This is also the hardware strap for MAX Current Limit.

#### 5.5.2 SMCLK

When operated in Stand-Alone mode, this pin should be tied to ground. When the UCS2113 is configured for SMBus communications, the SMCLK is the clock input.

#### 5.5.3 SMDATA

When used in Stand-Alone, this pin should be tied to ground.

When the UCS2113 is configured for SMBus communications, the SMDATA is the data input/output.

#### 6.0 USB PORT POWER SWITCH

To assure compliance to various charging specifications, the UCS2113 contains a USB port power switch that supports two current-limiting modes: Trip and Constant current (variable slope). The current limit ( $I_{LIM}$ ) is pin selectable (and may be updated via the register set). The switch also includes soft start circuitry and a separate short circuit current limit.

The port power switch is on in the Active state (except when  $V_{\text{BUS}}$  is discharging).

#### 6.1 Current Limiting

#### 6.1.1 CURRENT LIMIT SETTING

The UCS2113 hardware set current limit,  $I_{LIM}$ , can be one of eight values. This resistor value is read once upon UCS2113 power-up. The current limit can be changed via the SMBus/I<sup>2</sup>C after power-up; however, the programmed current limit cannot exceed the hardware set current limit. Unless connected to V<sub>DD</sub>, the resistors in Table 6-1 are pull-down resistors.

At power-up, the communication mode (Stand-Alone or SMBus/I<sup>2</sup>C) and hardware current limit ( $I_{LIM}$ ) are determined via the pull-down resistor (or pull-up resistor if connected to  $V_{DD}$ ) on the COMM\_ILIM pin, as shown in Table 6-1.

#### 6.1.2 SHORT CIRCUIT OUTPUT CURRENT LIMITING

Short circuit current limiting occurs when the output current is above the selectable current limit ( $I_{LIMx}$ ). This event will be detected and the current will immediately be limited (within  $t_{SHORT\_LIM}$  time). If the condition remains, the port power switch will flag an Error condition and enter the Error state.

#### 6.1.3 SOFT START

When the PWR\_EN control changes states to enable the port power switch, the UCS2113 invokes a soft start routine for the duration of the  $V_{BUS}$  rise time ( $t_{R_BUS}$ ). This soft start routine will limit current flow from  $V_S$  into  $V_{BUS}$  while it is active. This circuitry will prevent current spikes due to a step in the portable device current draw.

In the case when a portable device is attached while the PWR\_EN pin is already enabled, if the bus current exceeds I<sub>LIM</sub>, the UCS2113 current limiter will respond within a specified time (t<sub>SHORT\_LIM</sub>) and will operate normally at this point. The C<sub>BUS</sub> capacitor will deliver the extra current, if any, as required by the load change.

#### TABLE 6-1: I<sub>LIM</sub> DECODE

COMM_ILIM Pulldown Resistor (±1%)	PWR_EN1 and PWR_EN2 Polarity	I <sub>LIM</sub> (A)	Total I <sub>LIM</sub> (A) (Note 1)
GND	Active-High	0.53	0.53+0.53
10 kΩ	Active-High	0.96	0.96+0.96
12 kΩ	Active-High	1.07	1.07+1.07
15 kΩ	Active-High	1.28	1.28+1.28
18 kΩ	Active-High	1.6	1.6+1.6
22 kΩ	Active-High	2.13	2.13+2.13
27 kΩ	Active-High	2.67	2.67+2.67
33 kΩ	Active-High	3.2	3.2+3.2
47 kΩ	Active-Low	0.53	0.53+0.53
56 kΩ	Active-Low	0.96	0.96+0.96
68 kΩ	Active-Low	1.07	1.07+1.07
82 kΩ	Active-Low	1.28	1.28+1.28
100 kΩ	Active-Low	1.6	1.6+1.6
120 kΩ	Active-Low	2.13	2.13+2.13
150 kΩ	Active-Low	2.67	2.67+2.67
V <sub>DD</sub>	Active-Low	3.2	3.2+3.2

**Note 1:** The total maximum current depends on power dissipation characteristics of the design (see Table 1-1).

#### 6.1.4 CURRENT LIMITING MODES

The UCS2113 current limiting has two modes: Trip and Constant Current (variable slope). Either mode functions at all times when the port power switch is closed.

#### 6.1.4.1 Trip Mode

When using Trip current limiting, the UCS2113 USB port power switch functions as a low-resistance switch and rapidly turns off if the current limit is exceeded. While operating using Trip current limiting, the V<sub>BUS</sub> output voltage will be held relatively constant (equal to the V<sub>S</sub> voltage minus the R<sub>ON</sub> x I<sub>BUS</sub> current) for all current values up to the I<sub>LIM</sub>.

If the current drawn by a portable device exceeds  $\mathsf{I}_{\mathsf{LIM}},$  the following occurs:

- 1. The port power switch will be turned off (Trip action).
- 2. The UCS2113 will enter the Error state and assert the ALERT# pin.
- 3. The fault handling circuitry will then determine subsequent actions.

Figure 6-1 shows operation of current limits in Trip mode with the shaded area representing the USB 2.0 specified V<sub>BUS</sub> range. Dashed lines indicate the port power switch output will go to zero (e.g., Trip) when ILIM is exceeded. Note that operation at all possible values of ILIM are shown in Figure 6-1 for illustrative purposes only; in actual operation only one ILIM can be active at any time.




FIGURE 6-1: Current Limiting in Trip Mode.

#### 6.1.4.2 Constant Current Limiting (Variable Slope)

Constant current limiting is used when the current drawn is greater than  $I_{LIM}$  (and  $I_{LIM} \leq 1.6A$ ). In CC mode, the port power switch allows the attached portable device to reduce V<sub>BUS</sub> output voltage to less than the input V<sub>S</sub> voltage while maintaining current delivery. The V/I slope depends on the user set  $\mathrm{I}_{\mathrm{LIM}}$ value. This slope is held constant for a given IIIM value.

This mode is specifically provided for devices that rely on resistive means to reduce V<sub>BUS</sub> voltage for direct battery charging or to allow portable devices a means to "test" charger capacity. See Figure 6-2.




FIGURE 6-2:

Constant Current Example.

Figure 6-3 shows operation of current limits while using CC mode. Unlike Trip mode, once I<sub>BUS</sub> current exceeds ILIM, operation continues at a reduced voltage and increased current. Note that the shaded area representing the USB 2.0 specified V<sub>BUS</sub> range is now restricted to an upper current limit of IBUS R2MIN. Note that the UCS2113 will heat up along each load line as voltage decreases. If the internal temperature exceeds the  $T_{TSD \ LOW}$  threshold, the corresponding power switch operating in constant current mode will open. If the internal temperature exceeds the  $T_{TSD HIGH}$ threshold, both power switches will open, regardless of whether the power switch channels are in current limit. Also note that when the V<sub>BUS</sub> voltage is brought low enough (below V<sub>BUS MIN</sub>), the port power switch will open.




FIGURE 6-3: Current Limiting in CC Mode.

#### 6.2 USB Port Power Profiles

The UCS2113 combines the qualities of traditional USB port power switches with USB port power profiles set forth in the USB-IF BC1.2 specification. USB port power profiles consist of distinct voltage-current operation regions defined by "keep-out" and "operation" regions.

While operating in the CC mode of operation, the UCS2113 provides voltage-current output operating profiles that are specified by two keep-out regions.

If the current reaches the  $I_{BUS}$   $_{R2MIN}$  setting for longer than t<sub>MASK</sub>, the UCS2113 enters the Error state and an Overcurrent event is flagged.

If the  $V_{\mbox{\scriptsize BUS}}$  voltage ever goes below the no operation lower-voltage keep-out (V<sub>BUS MIN</sub>) value for longer than t<sub>MASK</sub>, the port power switch is disabled and a

## UCS2113

keep-out violation is flagged (by setting the MIN\_KEEP\_OUT status bit). This will cause the device to enter the Error state.

Figure 6-4 illustrates the relationship between these USB port power profile parameters.

#### 6.2.1 OPERATION WITHIN A USB PORT POWER PROFILE

An attached device may be constrained to operate within the boundaries of a USB port power profile by setting the value of I<sub>LIM</sub> less than the USB port power profile I<sub>BUS\_R2MIN</sub> value. In this case, the port power switch will be in Trip mode up until I<sub>LIM</sub> is exceeded. At which point, the switch will transition into CC mode. If the attached device reduces the output voltage to less than V<sub>BUS\_MIN</sub>, the switch will trip and terminate charging.





FIGURE 6-4:

I<sub>LIM</sub> < I<sub>BUS\_R2MIN</sub> Example.

**Note:** The CC mode of operation is possible only up to 1.6A. As long as the value of I<sub>LIM</sub> is less than the fixed port power profile I<sub>BUS\_R2MIN</sub> value, CC mode is possible. Otherwise, the USB port power switch will operate in Trip mode operation.

#### 6.2.2 OPERATION OUTSIDE OF A USB PORT POWER PROFILE

An attached device may be allowed to operate outside of the boundaries of a USB port power profile by setting the value of  $I_{LIM}$  greater than the USB port power profile  $I_{BUS_{R2MIN}}$  value. This is the default operation for all portable devices. In this case, the USB port power switch will operate in Trip mode until the bus current reaches the  $I_{LIM}$  value. Once the  $I_{LIM}$ value has been exceeded, the port power switch will open and terminate charging. Figure 6-5 illustrates an example of current limiting in this configuration.



#### 6.3 Thermal Protection

The UCS2113 utilizes two-stage internal thermal management. The first is triggered when the die temperature exceeds  $T_{TSD\_LOW}$  threshold and the second is triggered when the die temperature exceeds  $T_{TSD\_HIGH}$  threshold.

#### 6.3.0.1 THE FIRST THERMAL SHUTDOWN STAGE (T<sub>TSD LOW</sub>)

The first stage turns off the individual power switch channel when the die temperature exceeds  $T_{TSD\_LOW}$  threshold and a power switch operates in constant current mode. It also causes the corresponding channel to enter in error state and the corresponding ALERT# pin will be asserted.

When an over-current condition appears, the power switch operates in constant current mode for the duration of  $t_{MASK}$  time. Because of the increased voltage drop across the switch, the die temperature increases. If the die temperature exceeds  $T_{TSD\_LOW}$  threshold before the expiration of the  $t_{MASK}$  time, then the power switch will open immediately.

If the  $T_{TSD\_LOW}$  threshold has been exceeded, but the die temperature has not decreased below the  $T_{TSD\_LOW}$  recovery threshold, then the power switch cannot be closed when commanded by the PWR\_EN1 or PWR\_EN2 controls in the following situations:

- PWR\_EN1 and/or PWR\_EN2 controls transition from inactive to active.
- it is a power up situation and PWR\_EN1 and/or PWR EN2 pins are active.

In these situations, the corresponding channel will enter in error state and the corresponding ALERT# pin will be asserted.

The first thermal shutdown stage allows the two ports to work independently, by preventing the die temperature to increase during over-current conditions and to exceed the maximum allowable temperature  $(T_{TSD \ HIGH})$ .

The error state will persist and the power switches can not be closed until the temperature is below  $T_{TSD\_LOW} - T_{TSD\_LOW} + T_{TSD\_LOW}$ 

#### 6.3.0.2 THE SECOND THERMAL SHUTDOWN STAGE (T<sub>TSD HIGH</sub>)

The second thermal protection stage turns off both power switches when the die temperature exceeds  $T_{TSD\_HIGH}$  threshold, regardless of whether the power switch channels are in current limit. It also causes both channels to enter in error state and both ALERT#1 and ALERT#2 pins to be asserted.

The error state will persist and the power switches cannot be closed until the temperature is below T\_{TSD HIGH - T\_{TSD HIGH HYST}}

#### 6.4 V<sub>BUS</sub> Discharge

When the EN\_VBUS\_DISCHG bit from General Configuration 2 Register is set (by default it is not set), the UCS2113 will discharge  $V_{BUS}$  through an internal 100 $\Omega$  resistor when at least one of the following conditions occur:

- The PWR\_EN control is disabled (triggered on the inactive edge of the PWR\_EN control).
- The V<sub>S</sub> voltage drops below a specified threshold (V<sub>S\_UVLO</sub>) that causes the port power switch to be disabled.
- When commanded into the Sleep power state.
- Upon recovery from the Error state.
- When commanded via the SMBus in the Active state.

When the automatic  $V_{BUS}$  discharge circuitry is activated, the UCS2113 will confirm that  $V_{BUS}$  was discharged at the end of the  $t_{DISCHARGE}$  time. If the  $V_{BUS}$  voltage is not below the  $V_{TEST}$  level, a discharge error will be flagged (by setting the DISCH\_ERR(1/2) status bit) and the UCS2113 will enter the Error state.

When the EN\_VBUS\_DISCHG bit from General Configuration 2 Register is not set (default setting), the automatic V<sub>BUS</sub> discharges described above are disabled. In this case, the SMBus host must set and clear bits DISCHG\_LOAD1 and DISCHG\_LOAD2 from the Current Limit Behavior Registers, to discharge the V<sub>BUS1</sub> and V<sub>BUS2</sub>. Setting the DISCHG\_LOAD1 and DISCHG\_LOAD2 bits connects the internal 100 $\Omega$  resistor to discharge the corresponding V<sub>BUS</sub> path. This functionality doesn't use any timers. The discharge time is controlled by the SMBus host, which must clear this bit when its internal timer expires.

#### 6.5 **Charge Rationing Interactions**

When charge rationing is active, regardless of the specified behavior, the UCS2113 will function normally until the charge rationing threshold is reached. Note that charge rationing is only active when the UCS2113 is in the Active state. Changing the charge rationing behavior will have no effect on the charge rationing data registers. If the behavior is changed prior to reaching the charge rationing threshold, this change will occur and be transparent to the user. When the charge rationing threshold is reached, the UCS2113 will take action as shown in Table 6-2. If the behavior is changed after the charge rationing threshold has been reached, the UCS2113 will immediately adopt the newly programmed behavior, clearing the ALERT# pin and restoring switch operation respectively (see Table 6-4).

TABLE 6-2:	CHARGE RA	ATIONING BEHAVIOR

RATION_BEH (1 or 2) <1:0>		Behavior	Actions Taken	Notes
1	0			
0	0	Report	ALERT# pin asserted.	
0	1	Report and Disconnect (default)	<ol> <li>ALERT# pin asserted</li> <li>Port power switch disconnected</li> </ol>	All bus monitoring is still active. Toggling the PWR_EN control will cause the device to change power states as defined by the registers; however, the port power switch will remain off until the rationing circuitry is reset.
1	0	Disconnect and Go to Sleep	<ol> <li>Port power switch disconnected</li> <li>Device will enter the Sleep state</li> </ol>	All $V_{BUS}$ and $V_S$ monitoring will be stopped. Toggling the PWR_EN control will have no effect on the power state until the rationing circuitry is reset.
1	1	Ignore	Take no further action	

#### **TABLE 6-3**: CHARGE RATIONING RESET BEHAVIOR

Behavior	Reset Actions
Report	1. Reset the Total Accumulated Charge registers
	2. Clear the RATION status bit
	3. Release the ALERT# pin
Report and Disconnect	1. Reset the Total Accumulated Charge registers
	2. Clear the RATION status bit
	3. Release the ALERT# pin
	<ol> <li>Check the PWR_EN controls and enter the indicated power state if the controls changed</li> </ol>
Disconnect and	1. Reset the Total Accumulated Charge registers
Go to Sleep	2. Clear the RATION status bit
	<ol> <li>Check the PWR_EN controls and enter the indicated power state if the controls changed</li> </ol>
Ignore	1. Reset the Total Accumulated Charge registers
	2. Clear the RATION status bit

#### **TABLE 6-4:** EFFECTS OF CHANGING RATIONING BEHAVIOR AFTER THRESHOLD REACHED

Previous Behavior	New Behavior	Actions Taken	
Ignore	Report	Assert ALERT# pin	
	Report and Disconnect	<ol> <li>Assert ALERT# pin</li> <li>Open port power switch. See the Report and Disconnect (default) in Table 6-2</li> </ol>	
	Disconnect and Go to Sleep	<ol> <li>Open port power switch</li> <li>Enter the Sleep state. See the Disconnect and Go to Sleep in Table 6-2</li> </ol>	

Previous Behavior	New Behavior	Actions Taken		
Report	Ignore	Release ALERT# pin.		
	Report and Disconnect	Open port power switch. See the Report and Disconnect (default) in Table 6-2.		
	Disconnect and	1. Release the ALERT# pin		
	Go to Sleep	2. Open the port power switch		
		3. Enter the Sleep state. See the Disconnect and Go to Sleep in Table 6-2.		
Report and	Ignore	1. Release the ALERT# pin		
Disconnect		<ol> <li>Check the PWR_EN controls and enter the indicated power state if the controls changed</li> </ol>		
	Report	Check the PWR_EN controls and enter the indicated power state if the controls changed		
	Disconnect and	1. Release the ALERT# pin		
	Go to Sleep	2. Enter the Sleep state. See the Disconnect and Go to Sleep in Table 6-2.		
Disconnect and Go to	Ignore	Check the PWR_EN controls and enter the indicated power state if the contr changed		
Sleep	Report	1. Assert the ALERT# pin		
		2. Check the PWR_EN controls and enter the indicated power state if the controls changed		
	Report and	1. Assert the ALERT# pin		
	Disconnect	2. Check the PWR_EN controls to determine the power state, then enter that state, except that the port power switch will not be closed		

#### TABLE 6-4: EFFECTS OF CHANGING RATIONING BEHAVIOR AFTER THRESHOLD REACHED

If the RATION\_EN control is set to '0' prior to reaching the charge rationing threshold, rationing will be disabled and the Total Accumulated Charge registers will be cleared. If the RATION\_EN control is set to '0' after the charge rationing threshold has been reached, the following additional steps occur:

- 1. RATION status bit will be cleared.
- 2. The ALERT# pin will be released if asserted by the rationing circuitry and no other conditions are present.
- 3. The PWR\_EN controls are checked to determine the power state.

Setting the RATION\_RST control to '1' will automatically reset the Total Accumulated Charge registers to 00\_00h. If this is done prior to reaching the charge rationing threshold, the data will continue to be accumulated restarting from 00\_00h. If this is done after the charge rationing threshold is reached, the UCS2113 will take action as shown in Table 6-3.

#### 6.6 Fault Handling Mechanism

The UCS2113 has two modes for handling faults:

- Latch (latch-upon-fault)
- Auto-recovery (automatically attempt to restore the Active power state after a fault occurs).

If the SMBus is actively utilized, Auto-Recovery Fault Handling is the default error handler as determined by the LATCH\_SET bit. Faults include overcurrent, overvoltage (on V<sub>S</sub>), undervoltage (on V<sub>BUS</sub>), back-voltage (V<sub>BUS</sub> to V<sub>S</sub> or V<sub>BUS</sub> to V<sub>DD</sub>), discharge error, and maximum allowable internal die temperature (T<sub>TSD\_HIGH</sub>) exceeded. Fault conditions also include the situations when T<sub>TSD\_LOW</sub> die temperature has been exceeded and any of the following conditions are met:


- a power switch operates in constant current mode
- PWR\_EN1 and/or PWR\_EN2 controls transition from inactive to active.
- it is a power up situation and PWR\_EN1 and/or PWR\_EN2 pins are active.

Faults do not include:

- · keep-out violations except VBUS\_MIN.
- T<sub>TSD\_LOW</sub> die temperature has been exceeded and any of the following conditions are met:
  - the power switch is closed at the time when  $T_{\mbox{TSD\_LOW}}$  is reached and it is not in constant current mode.
  - the power switch remains open (PWR\_EN1 and/or PWR\_EN2 controls are not active).

#### 6.6.1 AUTO-RECOVERY FAULT HANDLING

When the LATCH\_SET bit is low, Auto-Recovery Fault Handling is used. When an error condition is detected, the UCS2113 will immediately enter the Error state and assert the ALERT# pin. Independently from the host controller, the UCS2113 will wait a preset time ( $t_{CYCLE}$ ), check error conditions ( $t_{TST}$ ), and restore Active operation if the error condition(s) no longer exist. If all other conditions that may cause the ALERT# pin to be asserted have been removed, the ALERT# pin will be released. Short-Circuit Auto-Recovery example in Figure 6-6.





#### 6.6.2 LATCHED FAULT HANDLING

When the LATCH\_SET bit is high, latch fault handling is used. When an error condition is detected, the UCS2113 will enter the Error power state and assert the ALERT# (1 or 2) pin. Upon command from the host controller (by toggling the PWR\_EN (1, or 2) pin control from enabled to disabled or by clearing the ERR bit via SMBus), the UCS2113 will check error conditions once and restore Active operation if error conditions no longer exist. If an error condition still exists, the host controller is required to issue the command again to check error conditions. If the ALERT# pin is asserted and the interrupt status registers (addresses 03h or 04h) are not read, the corresponding ALERT# pin remains asserted until the corresponding PWR\_EN pin is toggled.

If the ALERT# pin is asserted and the interrupt status registers are read, the ALERT# pin will deassert, but the UCS will remain in error state until the ERR bit is cleared via SMBus or the PWR\_EN pin is toggled.

#### 7.0 SYSTEM MANAGEMENT BUS PROTOCOL

In SMBus mode, the UCS2113 communicates with a host controller, such as a Microchip PIC<sup>®</sup> microcontroller or hub, through the SMBus. The SMBus is a two-wire serial communication protocol between a computer host and its peripheral devices. A detailed timing diagram is shown in Figure 1-1. Stretching of the SMCLK signal is supported; however, the UCS2113 will not stretch the clock signal.

#### 7.1 SMBus Start Bit

The SMBus Start bit is defined as a transition of the SMBus Data line from a logic '1' state to a logic '0' state while the SMBus Clock line is in a logic '1' state.

#### 7.2 SMBus Address and RD/WR Bit

The SMBus Address Byte consists of the 7-bit client address followed by the RD/WR indicator bit. If this RD/WR bit is a logic '0', the SMBus Host is writing data to the client device. If this RD/WR bit is a logic '1', the SMBus Host is reading data from the client device.

The UCS2113 with the order code UCS2113-1-V/G4 has the SMBus address  $57h - 1010_{111}(r/w)$ .

Customers should contact their distributor, representatives or field application engineer (FAE) for additional SMBus addresses. Local sales offices are also available to help customers. A list of sales offices and locations is included in the back of this document.

#### 7.3 SMBus Data Bytes

All SMBus Data bytes are sent most significant bit first and composed of 8 bits of information.

#### 7.4 SMBus ACK and NACK Bits

The SMBus client will acknowledge all data bytes that it receives. This is done by the client device pulling the SMBus Data line low after the 8th bit of each byte that is transmitted. This applies to both the Write Byte and Block Write protocols.

The Host will NACK (not acknowledge) the last data byte to be received from the client by holding the SMBus data line high after the 8th data bit has been sent. For the Block Read protocol, the Host will ACK (acknowledge) each data byte that it receives except the last data byte.

#### 7.5 SMBus Stop Bit

The SMBus Stop bit is defined as a transition of the SMBus Data line from a logic '0' state to a logic '1' state while the SMBus clock line is in a logic '1' state. When the UCS2113 detects an SMBus Stop bit and it has been communicating with the SMBus protocol, it will reset its client interface and prepare to receive further communications.

#### 7.6 SMBus Time-out

The UCS2113 includes an SMBus time-out feature. If the clock is held at logic '0' for  $t_{TIMEOUT}$ , the device can time out and reset the SMBus interface. The SMBus interface can also reset if both the clock and data lines are held at a logic '1' for  $t_{IDLE\_RESET}$ . Communication is restored with a start condition.

The time-out function defaults to disabled. It can be enabled by clearing the DIS\_TO bit in the General Configuration 3 register (see Register 8-9).

### 7.7 SMBus and I<sup>2</sup>C Compliance

The major difference between SMBus and  $I^2C$  devices is highlighted here. For complete compliance information, refer to the SMBus 2.0 specification and Application Note 14.0.

- UCS2113 supports I<sup>2</sup>C fast mode at 400 kHz. This covers the SMBus maximum time of 100 kHz.
- The minimum frequency for SMBus communications is 10 kHz.
- The client protocol will reset if the clock is held low longer than 30 ms. This time out functionality is disabled by default in the UCS2113 and can be enabled by clearing the DIS\_TO bit. I<sup>2</sup>C does not have a time out.
- Except when operating in Sleep, the client protocol will reset if both the clock and the data line are logic '1' for longer than 200 µs (idle condition). This function is disabled by default in the UCS2113 and can be enabled by clearing the DIS\_TO bit. I<sup>2</sup>C does not have an idle condition.
- I<sup>2</sup>C devices do not support the Alert Response Address functionality (which is optional for SMBus).
- I<sup>2</sup>C devices support block read and write differently. I<sup>2</sup>C protocol allows for unlimited number of bytes to be sent in either direction. The SMBus protocol requires that an additional data byte indicating number of bytes to read/write is transmitted. The UCS2113 supports I<sup>2</sup>C formatting only.

#### 7.8 SMBus Protocols

The UCS2113 is SMBus 2.0-compatible and supports Send Byte, Read Byte, Block Read, Receive Byte as valid protocols as shown below. The UCS2113 also supports the I<sup>2</sup>C block read and block write protocols. The device supports Write Byte, Read Byte, and Block Read/Block Write. All of the below protocols use the convention in Table 7-1.

TABLE 7-1:	SMBUS PROTOCOL
------------	----------------

Data Sent to Device	Data Sent to the Host
Data sent	Data sent

#### 7.9 SMBus Write Byte

The Write Byte is used to write one byte of data to a specific register as shown in Table 7-2.

TABLE 7-2: WRITE BYTE PROTOCOL
--------------------------------

START	Client Address	WR	АСК	Reg. Addr.	АСК	Register Data	АСК	STOP
$1 \rightarrow 0$	YYYY_YYY	0	0	XXh	0	XXh	0	$0 \rightarrow 1$

#### 7.10 SMBus Read Byte

The Read Byte protocol is used to read one byte of data from the registers as shown in Table 7-3.

TABLE 7-3: READ BYTE PROTOCOL

START	Client Address	WR	ACK	Register Address	ACK	
1→0	YYYY_YYY	0	0	XXh	0	
START	Client Address	RD	ACK	Register Data	NACK STOP	
1 →0	YYYY_YYY	1	0	XXh	1	$0 \rightarrow 1$

#### 7.11 Block Write

The Block Write is used to write multiple data bytes to a group of contiguous registers, as shown in Table 7-4. It is an extension of the Write Byte Protocol.

```
Note: The Block Write and Block Read protocols
require that the address pointer be auto-
matically incremented. For a write com-
mand, the address pointer will be
automatically incremented when the ACK
is sent to the host. There are no over or
under bound limit checking and the
address pointer will wrap around from FFh
to 00h if necessary
```

#### TABLE 7-4: BLOCK WRITE PROTOCOL

START	Client Address	WR	АСК	Register	АСК	Repeat N Times		STOP	
				Address	ACK	Register Data	ACK	0101	
<b>1</b> → <b>0</b>	YYYY_YYY	0	0	XXh	0	XXh	0	<b>0</b> → <b>1</b>	

#### 7.12 Block Read

The Block Read is used to read multiple data bytes from a group of contiguous registers, as shown in Table 7-5. It is an extension of the Read Byte Protocol.

	START	Client Address	WR	ACK	Register Address	ACK			
	1→0	YYYY_YYY	0	0	XXh	0			
	START	Client Address	RD	ACK	Repeat N Times		Pagiatar Data	NACK	etop
					Register Data	ACK	Register Data	NACK	STOP
	1→0	YYYY_YYY	1	0	XXh	0	XXh	1	$0 \rightarrow 1$

#### 7.13 SMBus Send Byte

The Send Byte protocol is used to set the internal address register pointer to the correct address location. No data is transferred during the Send Byte protocol as shown in Table 7-6.

Note:	The SMBus Send Byte command is								
	expected to be followed by the SMBus								
	Receive Byte command. When two								
	SMbus Send Byte commands are sent in								
	a row, the first command receives an ACK								
	and will be processed by the UCS2113,								
	but the second command receives a								
	NACK and will be ignored.								

#### TABLE 7-6: SEND BYTE PROTOCOL

START	Client Address	WR	ACK	Register Address	ACK	STOP
1→0	YYYY_YYY	0	0	XXh	0	$0 \rightarrow 1$

#### 7.14 SMBus Receive Byte

The Receive Byte protocol is used to read data from a register when the internal register address pointer is known to be at the right location (e.g. set via Send Byte). This is used for consecutive reads of the same register as shown in Table 7-7.

#### TABLE 7-7: RECEIVE BYTE PROTOCOL

START	Client Address	RD	ACK	Register Data	NACK	STOP
1→0	YYYY_YYY	1	0	XXh	1	$0 \rightarrow 1$

#### 7.14.1 STAND-ALONE OPERATING MODE

Stand-Alone mode allows the UCS2113 to operate without active SMBus/l<sup>2</sup>C communications. Stand-Alone mode can be enabled by connecting a pull-down resistor greater or equal to 47 k $\Omega$  on the COMM\_ILIM pin as shown in Table 5-3.The SMCLK pin should be tied to ground in this mode.

### 8.0 REGISTER DESCRIPTION

The registers shown in Table 8-1 are accessible through the SMBus or I<sup>2</sup>C. An entry of '—' indicates that the bit is not used. Writing to these bits will have no effect and reading these bits will return '0'. Writing to a reserved bit may cause unexpected results and reading from a reserved bit will return either '1' or '0' as indicated in the bit description. While in the Sleep state, the UCS2113 will retain configuration and charge rationing data as indicated in the text. If a register does not indicate that data will be retained in the Sleep power state, this information will be lost when the UCS2113 enters the Sleep power state.

Register Address	Register Name	R/W	Function	Default Value	Page No.
00h	Port 1 Current Measurement	R	Stores the current measurement for Port 1	00h	33
01h	Port 2 Current Measurement	R	Stores the current measurement for Port 2	00h	33
02h	Port Status	R	Indicates Port and general status	00h	34
03h	Interrupt Status1	See Text	Indicates why ALERT# pin asserted for Port 1	00h	35
04h	Interrupt Status2	See Text	Indicates why ALERT# pin asserted for Port 2	00h	37
0Fh	General Status1	R/R-C	Indicates General Status for Port 1	00h	39
10h	General Status2	R/R-C	Indicates General Status for Port 2	00h	40
11h	General Configuration1	R/W	Controls basic functionality for Port 1	06h	41
12h	General Configuration2	R/W	Controls basic functionality for Port 2	02h	42
13h	General Configuration3	R/W	Controls other functionality	60h	43
14h	Current Limit	R/W	Controls/Displays MAX Current Limit per port	00h	44
15h	Auto-Recovery Configuration	R/W	Controls the Auto-Recovery functionality	2Ah	45
16h	Port 1 Total Accumulated Charge High Byte	R	Stores the total accumulated charge delivered high byte, Port 1	00h	46
17h	Port 1 Total Accumulated Charge Middle High Byte	R	Stores the total accumulated charge delivered middle high byte, Port 1	00h	46
18h	Port 1 Total Accumulated Charge Middle Low Byte	R	Stores the total accumulated charge delivered middle low byte, Port 1	00h	46
19h	Port 1 Total Accumulated Charge Low Byte	R	Stores the total accumulated charge delivered low byte, Port 1	00h	46
1Ah	Port 2 Total Accumulated Charge High Byte	R	Stores the total accumulated charge delivered high byte, Port 2	00h	47
1Bh	Port 2 Total Accumulated Charge Middle High Byte	R	Stores the total accumulated charge delivered middle high byte, Port 2	00h	47
1Ch	Port 2 Total Accumulated Charge Middle Low Byte	R	Stores the total accumulated charge delivered middle low byte, Port 2	00h	47
1Dh	Port 2 Total Accumulated Charge Low Byte	R	Stores the total accumulated charge delivered low byte, Port 2	00h	47
1Eh	Port 1 Charge Rationing Threshold High Byte	R/W	Sets the maximum allowed charge that will be delivered to Port 1	FFh	48
1Fh	Port 1 Charge Rationing Threshold Low Byte	R/W	Sets the maximum allowed charge that will be delivered to Port 1	FFh	48
20h	Port 2 Charge Rationing Threshold High Byte	R/W	Sets the maximum allowed charge that will be delivered to Port 2	FFh	48

TABLE 8-1: REGISTER SET IN HEXADECIMAL ORDER

Register Address	Register Name	R/W	Function	Default Value	Page No.
21h	Port 2 Charge Rationing Threshold Low Byte	R/W	Sets the maximum allowed charge that will be delivered to Port 2	FFh	48
22h	Ration Configuration	R/W	Controls Charge Ration Functionality	11h	49
23h	Port 1 Current Limit Behavior	R/W	Controls the Current Limiting Behavior (CC Mode Region 2) for Port 1	96h	50
24h	Port 2 Current Limit Behavior	R/W	Controls the Current Limiting Behavior (CC Mode Region 2) for Port 2	96h	50
FDh	Product ID	R	Stores a fixed value that identifies each product	E1h	51
FEh	Manufacturer ID	R	Stores a fixed value that identifies Microchip	5Dh	51
FFh	Revision	R	Stores a fixed value that represents the revision number	81h	52

#### TABLE 8-1: REGISTER SET IN HEXADECIMAL ORDER (CONTINUED)

#### 8.1 Current Measurement Register

The Current Measurement register stores the measured current value delivered to the portable device ( $I_{BUS}$ ). This value is updated continuously while the device is in the Active power state.

## REGISTER 8-1: PORTS 1 AND 2 CURRENT MEASUREMENT REGISTERS (ADDRESSES 00H, 01H)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			CM(x)·	<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **CM(x)<7:0>:** Port X Current Measurement, where x=1 or 2 (address 00h for Port 1 and address 01h for Port 2).

Note 1: The bit weights are in mA,1 LSB = 13.3 mA (maximum value is 255 LSB corresponding to 3.4A).

2: This data will be cleared when the device enters the Sleep state. This data will also be cleared whenever the port power switch is turned off (or any time that V<sub>BUS</sub> is discharged).

#### 8.2 Status Registers

The Status registers store bits that indicate the state of the ALERT# pins and if the ports operate in Constant Current Mode.

#### REGISTER 8-2: PORT STATUS REGISTER (ADDRESS 02H)

R-0	R-0	R-0	R-0	U-0	U-0	R-x	R-x
ALERT2_PIN	ALERT1_PIN	CC_MODE2	CC_MODE1	-	_	—	_
bit 7							bit 0

Legend:				
R = Readable bit -n = Value at POR		W = Writable bit	U = Unimplemented I	pit
		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7 ALERT2_PIN: Reflects the status of the changes states. 1 = ALERT#2 Pin asserted (logic low) 0 = ALERT#2 Pin not asserted		ALERT#2 pin. This bit is set	and cleared as the ALERT#2 pin	
bit 6 ALERT1_PIN: Reflects the status of the changes states. 1 = ALERT#1 Pin asserted (logic low) 0 = ALERT#1 Pin not asserted		ALERT#1 pin. This bit is set	and cleared as the ALERT#1 pin	
bit 5	CC_MODE2: Port 2 Constant Current Mode State 1 = Port 2 in Constant Current mode 0 = Port 2 operating normally			
bit 4 CC_MODE1: Port 1 Constant Current 1 = Port 1 in Constant Current mode 0 = Port 1 operating normally		Node State		

bit 3-0 Unimplemented

REGISTER 8-3:	INTERRUPT STATUS 1 REGISTER (ADDRESS 03H)

R/W-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
ERR1	DISCH_ERR1	RESET	KEEP_OUT1	TSD_HIGH	OV_VOLT	BACK_V1	OV_LIM1
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	C = Clear on Read
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	<b>ERR1:</b> Error Port 1 - Indicates that an error was detected on the V <sub>BUS1</sub> pin and the device has entered the Error state. Writing this bit to '0' will clear the Error state and allows the device to be returned to the Active state. When written to '0', all error conditions are checked. If all error conditions have been removed, the UCS2113 returns to the Active state. This bit is set automatically by the UCS2113 when the Error state is entered. If any other bit is set in the Interrupt Status register (03h), the device will not leave the Error state.
	This bit is cleared automatically by the UCS2113 if the Auto-recovery fault handling functionality is active and no error conditions are detected. Likewise, this bit is cleared when the PWR_EN1 control is disabled (Note 1).
	<ul> <li>1 = Port 1 in Error State</li> <li>0 = Port 1 in Active State (no errors detected)</li> </ul>
bit 6	<b>DISCH_ERR1:</b> Discharge Error Port 1 - Indicates the device was unable to discharge Port1. This bit will be cleared when read if the error condition has been removed or if the ERR bit is cleared. This bit will cause the ALERT#1 pin to be asserted and the device to enter the Error state. 1 = UCS2113 was unable to Discharge $V_{BUS1}$ 0 = No $V_{BUS1}$ discharge error
bit 5	<b>RESET:</b> Indicates that the UCS2113 has just been reset and should be reprogrammed. This bit will be set at power-up. This bit is cleared when read or when the PWR_EN control is toggled. The ALERT# pins are not asserted when this bit is set. This data is retained in the Sleep state. 1 = UCS2113 has just been reset 0 = Reset did not occur
bit 4	<b>KEEP_OUT1:</b> Port 1 Minimum Keep-Out region - Indicates that the V-I output on the $V_{BUS1}$ pin has dropped below $V_{BUS\_MIN}$ . This bit will be cleared when read if the error condition has been removed or if the ERR1 bit is cleared. This bit will cause the ALERT#1 pin to be asserted and the device to enter the Error state.
	$1 = V_{BUS1} < V_{BUS\_MIN}$ $0 = V_{BUS1} > V_{BUS\_MIN}$
bit 3	<b>TSD_HIGH:</b> Indicates that the internal temperature has exceeded $T_{TSD_HIGH}$ threshold and the device has entered the Error state. This bit will be cleared when read if the error condition has been removed or if the ERR1 bit is cleared. This bit will cause the ALERT#1and ALERT#2 pins to be asserted and the device to enter the Error state.
	<ul> <li>1 = Internal die temperature has exceeded T<sub>TSD_HIGH</sub></li> <li>0 = Internal die temperature has not exceeded T<sub>TSD_HIGH</sub></li> </ul>
bit 2	<b>OV_VOLT:</b> $V_S$ Overvoltage indicates that the $V_S$ voltage has exceeded the $V_{S_OV}$ threshold, and the device has entered the Error state. This bit will be cleared when read if the error condition has been removed or if the ERR1 bit is cleared. This bit will cause the ALERT#1 and ALERT#2 pins to be asserted and the device to enter the Error state.
	$1 = V_{S} > V_{S_{OV}}$ $0 = V_{S} < V_{S_{OV}}$

#### REGISTER 8-3: INTERRUPT STATUS 1 REGISTER (ADDRESS 03H) (CONTINUED)

bit 1 **BACK\_V1:** Back-Bias Voltage Port 1 - Indicates that the V<sub>BUS1</sub> voltage has exceeded the V<sub>S</sub> or V<sub>DD</sub> voltages by more than 150 mV. This bit will be cleared when read if the error condition has been removed or if the ERR1 bit is cleared. This bit will cause the ALERT#1 pin to be asserted and the device to enter the Error state.

 $1 = V_{BUS1} > V_S$ , or  $V_{BUS1} > V_{DD}$  by more than 150 mV.

- $0 = V_{BUS1}$  voltage has not exceeded the V<sub>S</sub> and V<sub>DD</sub> voltages by more than 150 mV.
- bit 0 **OV\_LIM1:** Over Current Limit Port 1 Indicates that the I<sub>BUS</sub> current has exceeded both the I<sub>LIM</sub> threshold and the I<sub>BUS\_R2MIN</sub> threshold settings for V<sub>BUS1</sub>. This bit will be cleared when read if the error condition has been removed or if the ERR1 bit is cleared. This bit will cause the ALERT#1 pin to be asserted and the device to enter the Error state.
  - 1 = Current Limit for Port 1 exceeded
  - 0 = Current Limit for Port 1 not exceeded
- **Note 1:** Note that the ERR1 bit does not necessarily reflect the ALERT#1 pin status. The ALERT#1 pin may be cleared or asserted without the ERR1 bit changing states.

<b>REGISTER 8-4:</b> INTERRUPT STATUS 2 REGISTER (ADDRESS 04H)
----------------------------------------------------------------

R/W-0	R/C-0	R-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0
ERR2	DISCH_ERR2	VS_LOW	KEEP_OUT2	TSD_LOW	—	BACK_V2	OV_LIM2
bit 7							bit 0
Logond.							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	C = Clear on Read
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	<b>ERR2:</b> Error Port 2 - Indicates that an error was detected on the $V_{BUS1}$ pin and the device has entered the Error state. Writing this bit to a '0' will clear the Error state and allows the device to be returned to the Active state. When written to '0', all error conditions are checked. If all error conditions have been removed, the UCS2113 returns to the Active state. This bit is set automatically by the UCS2113 when the Error state is entered. If any other bit is set in the Interrupt Status register (04h), the device will not leave the Error state. This bit is cleared automatically by the UCS2113 if the auto-recovery fault handling functionality is active and no error conditions are detected. Likewise, this bit is cleared when the PWR_EN2 control is disabled (Note 1). 1 = Port 2 in Error State 0 = Port 2 in Active State (no errors detected)
bit 6	<b>DISCH_ERR2:</b> Discharge Error Port 2 - Indicates the device was unable to discharge Port2. This bit will be cleared when read if the error condition has been removed or if the ERR bit is cleared. This bit will cause the ALERT#2 pin to be asserted and the device to enter the Error state. 1 = Device was unable to Discharge $V_{BUS2}$ 0 = No $V_{BUS2}$ discharge error
bit 5	<b>VS_LOW:</b> Indicates that the V <sub>S</sub> voltage has fallen below the V <sub>S_UVLO</sub> threshold and both V <sub>BUS1</sub> and V <sub>BUS2</sub> port power switches are held off. This bit is cleared automatically when the V <sub>S</sub> voltage is above the V <sub>S_UVLO</sub> threshold. 1 = V <sub>S</sub> voltage has fallen below the V <sub>S_UVLO</sub> 0 = V <sub>S</sub> voltage is above V <sub>S_UVLO</sub>
bit 4	<b>KEEP_OUT2:</b> Port 2 Minimum Keep-out region - Indicates that the V-I output on the V <sub>BUS2</sub> pin has dropped below V <sub>BUS_MIN</sub> . This bit will be cleared when read if the error condition has been removed or if the ERR2 bit is cleared. This bit will cause the ALERT#2 pin to be asserted and the device to enter the Error state. $1 = V_{BUS2} < V_{BUS_MIN}$ $0 = V_{BUS2} > V_{BUS_MIN}$
bit 3	<ul> <li>TSD_LOW: Indicates that the die temperature has exceeded the T<sub>TSD_LOW</sub> threshold and it is still above the T<sub>TSD_LOW</sub> - T<sub>TSD_LOW_HYST</sub>. This bit is cleared automatically when the die temperature is below the T<sub>TSD_LOW</sub> -T<sub>TSD_LOW_HYST</sub>. This bit will not cause the corresponding ALERT#1 and/or ALERT#2 pins to be asserted and ERR1 and/or ERR2 bits to be set unless:</li> <li>a power switch operates in constant current mode</li> <li>PWR_EN1 and/or PWR_EN2 controls transition from inactive to active</li> </ul>
	<ul> <li>it is a power up situation and PWR_EN1 and/or PWR_EN2 pins are active.</li> </ul>
	<ul> <li>1 = Internal die temperature has exceeded T<sub>TSD_LOW</sub></li> <li>0 = Internal die temperature has not exceeded T<sub>TSD_LOW</sub></li> </ul>
bit 2	Unimplemented: Read as '0'
bit 1	<b>BACK_V2:</b> Back-Bias Voltage Port 2 - Indicates that the V <sub>BUS2</sub> voltage has exceeded the V <sub>S</sub> or V <sub>DD</sub> voltages by more than 150 mV. This bit will be cleared when read if the error condition has been removed or if the ERR2 bit is cleared. This bit will cause the ALERT#2 pin to be asserted and the device to enter the Error state.
	$1 = V_{BUS2} > V_S$ , or $V_{BUS2} > V_{DD}$ by more than 150 mV

 $_{0}$  = V<sub>BUS2</sub> voltage has not exceeded the V<sub>S</sub> and V<sub>DD</sub> voltages by more than 150 mV

#### REGISTER 8-4: INTERRUPT STATUS 2 REGISTER (ADDRESS 04H) (CONTINUED)

- bit 0 **OV\_LIM2:** Overcurrent Limit Port 2 Indicates that the  $I_{BUS}$  current has exceeded both the  $I_{LIM}$  threshold and the  $I_{BUS_R2MIN}$  threshold settings for  $V_{BUS2}$ . This bit will be cleared when read if the error condition has been removed or if the ERR2 bit is cleared. This bit will cause the ALERT#2 pin to be asserted and the device to enter the Error state.
  - 1 = Current Limit for Port 2 exceeded
  - 0 = Current Limit for Port 2 not exceeded
- **Note 1:** Note that the ERR2 bit does not necessarily reflect the ALERT#2 pin status. The ALERT#2 pin may be cleared or asserted without the ERR2 bit changing states.

R/C-0	U-x	U-x	R-0	R-0	U-x	U-x	U-x	
RATION1	—		CC_MODE1	PWR_EN1_CON	_	_	—	
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writabl	e bit	U = Unimplemente	ed bit	C = Clear on	Read	
-n = Value a	It POR	'1' = Bit is s	et	'0' = Bit is cleared		x = Bit is unk	nown	
<ul> <li>bit 7 RATION1: Indicates the state of Port 1 Rationing. This bit is cleared when read, or cleared automatically when the RATION_RST1 bit is set or the RATION_EN1 bit is cleared.</li> <li>1 = Port 1 has delivered the programmed mAh of current</li> <li>0 = Port 1 has not delivered the programmed mAh of current</li> </ul>								
bit 6-5	Unimplemer	nted						
bit 4 CC_MODE1: Indicates whether Port 1 has entered CC mode. 1 = Port 1 is in CC mode 0 = Port 1 not in CC mode								
<ul> <li>bit 3 PWR_EN1_CON: Reflects the PWR_EN control state. This bit is set and cleared automatically with the logic expression (PWR_EN1 pin OR PWR_EN1S).</li> <li>1 = Port 1 Power Enable is set</li> <li>0 = Port 1 Power Enable is clear</li> </ul>								
bit 2-0	Unimplemer	nted						

## REGISTER 8-5: GENERAL STATUS 1 REGISTER (ADDRESS 0FH)

R/C-0	U-x	U-x	R-0	R-0	U-x	U-x	U-x	
RATION2		_	CC_MODE2	PWR_EN2_CON	_	_	_	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	e bit	U = Unimplemented bit C = Clear on I			Read	
-n = Value at l	POR	'1' = Bit is se	et	'0' = Bit is cleared		x = Bit is unk	nown	
<ul> <li>bit 7 RATION2: Indicates the state of Port 2 Rationing. This bit is cleared when read, or cleared automatically when the RATION_RST2 bit is set or the RATION_EN2 bit is cleared.</li> <li>1 = Port 2 has delivered the programmed mAh of current</li> <li>0 = Port 2 has not delivered the programmed mAh of current</li> <li>bit 6-5 Unimplemented</li> </ul>								
bit 4 CC_MODE2: Indicates whether Port 2 has entered CC mode. 1 = Port 2 is in CC mode 0 = Port 2 not in CC mode								
<ul> <li>bit 3 PWR_EN2_CON: Reflects the PWR_EN control state. This bit is set and cleared automatically with the logic expression (PWR_EN2 pin OR. PWR_EN2S).</li> <li>1 = Port 2 Power Enable is set</li> <li>0 = Port 2 Power Enable is clear</li> </ul>								
bit 2-0	Unimplemen	nted						

## REGISTER 8-6: GENERAL STATUS 2 REGISTER (ADDRESS 10H)

### 8.3 Configuration Registers

The Configuration registers control basic device functionality. The contents of these registers are retained in Sleep.

#### REGISTER 8-7: GENERAL CONFIGURATION 1 REGISTER (ADDRESS 11H)

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	U-1	U-0
ALERT1_MASK		DSCHG1	PWR_EN1S	DISCHG	_TIME<1:0>	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	C = Clear on Read
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 ALERT1\_MASK: Mask errors for all interrupts in Register 8-3 except OV\_LIM1 and TSD.

- 1 = The ALERT#1 pin will only assert if a OV\_LIM1 or TSD is detected
- 0 = The ALERT#1 pin will be asserted if an error condition or indicator event is detected

#### bit 6 Unimplemented

- bit 5 **DSCHG1:** Forces the VBUS1 to be reset and discharged when the UCS2113 is in the Active state and the EN\_VBUS\_DISCHG bit is logic '1'. Writing this bit to a logic `1' will cause the port power switch to be opened and the discharge circuitry to activate and discharge V<sub>BUS</sub>. Actual discharge time is controlled by DISCHG\_TIME<1:0>. This bit must be cleared by the SMBus host after the forced VBUS discharge.
  - 1 = V<sub>BUS1</sub> discharge initiated
  - 0 = Port 1 not in discharge
- bit 4 **PWR\_EN1S:** Power Enable Port 1 override This bit is OR'ed with the PWR\_EN1 pin. Thus, if the polarity is set to active-high, either the PWR\_EN1 pin or this bit must be '1' to enable the port power switch.

## bit 3-2 **DISCHG\_TIME<1:0>:** Discharge time Port 1 - sets t<sub>DISCHARGE</sub>. The discharge time value is the same for both ports.

- 00 = 100 ms 01 = 200 ms
- 10 = 300 ms
- 11 **= 400 ms**
- bit 1-0 Unimplemented

REGISTER 8-8:	GENERA		RATION 2 RE	EGISTER (AD	DRESS 12H)		
R/W-0	U-0	R/W-0	R/W-0	U	R/W-0	U-1	U-0
ALERT2_MASK	_	DSCHG2	PWR_EN2S		EN_VBUS_DISCH	G —	—
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable	e bit	U = Unimplem	ented bit	C = Cle Read	ear on
-n = Value at POF	र	'1' = Bit is se	et	ʻ0' = Bit is clea	red	x = Bit unknov	
bit 7	1 = The ALER	RT#2 pin will on	ly assert if a C	V_LIM2 or TSE	8-4 except OV_LIM2 ar ) is detected or indicator event is de		
bit 6	Unimplement	ed					
bit 5	the EN_VBUS to be opened a controlled by D discharge.	_DISCHG bit is and the dischar DISCHG_TIME<	logic '1'. Wri ge circuitry to <1:0>. This bit	iting this bit to a activate to disc	the UCS2113 is in the UCS2113 is in the logic '1' will cause the narge V <sub>BUS</sub> . Actual disc by the SMBus host after	port powe	er switch e is
	$1 = V_{BUS2} dis$ 0 = Port 2 not	charge initiated in discharge	1				
bit 4					'ed with the PWR_EN2 s bit must be '1' to ena		
bit 3	Unimplement	ed					
bit 2	EN_VBUS_DI	SCHG: Enable	s V <sub>BUS</sub> discha	rge circuitry.			
bit 2 EN_VBUS_DISCHG: Enables V <sub>BUS</sub> discharge circuitry. If it is '0', it completely disables all the automatic V <sub>BUS</sub> discharges from happening and a manual VBUS discharges (the SMBus host must set and clear DISCHG_LOAD1 and DIS LOAD2 bits from the Current Limit Behavior Registers 23h and 24h). Setting DSCHG1 and bits from the General Configuration 1 and 2 registers 11h and 12h does not have any efficase (Note 1).							IG SCHG2
	If it is '1', the V VBUS can be from the Gene	/ <sub>BUS</sub> is discharg discharged ma ral Configuratio	nually by the S on 1 and 2 Reg	MBus host only gisters 11h and	d in Section 6.4, V <sub>BUS</sub> I / by setting DSCHG1 a 12h. Setting DISCHG_ sters 23h and 24h does	nd DSCH LOAD1 ar	G2 bits Id

## REGISTER 8-8: GENERAL CONFIGURATION 2 REGISTER (ADDRESS 12H)

## bit 1-0 Unimplemented

**Note 1:** When the automatic VBUS discharges are disabled (EN\_VBUS\_DISCHG is '0'), the UCS2113 will not check that the VBUS voltage is below the VTEST level after the manual VBUS discharges.

R/W-0	U-1 R/W-1 U-x		U-x	U-x R/W-0		U-0 U-0	U-0		
PIN_IGN	—	DIS_TO	_	—	BOOST	_	_		
bit 7 b									
Legend:									
R = Readable bit		W = Writable bit		U = Unimplemented bit		C = Clear on Read			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
-n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 7       PIN_IGN: Ignores the PWR_EN1 and PWR_EN2 pin states when determining the power state. This bit is retained in Sleep.         1 = PWR_EN1 and PWR_EN2 pin states are ignored.       0 = Power state is determined by the OR'd combination of the PWR_EN1 and PWR_EN2 pins states and the corresponding PWR_EN1S and PWR_EN2S bit states.									
hit 6	Unimplemented								

## REGISTER 8-9: GENERAL CONFIGURATION 3 REGISTER (ADDRESS 13H)

#### bit 6 Unimplemented

#### bit 5 **DIS\_TO:** Disable Time Out - Disables the SMBus time out feature.

- 1 = Time out disabled
- 0 = Time out enabled

#### bit 4-3 Unimplemented

## bit 2 **BOOST:** Indicates that the $I_{BUS}$ current is higher than $I_{BOOST}$ on $V_{BUS1}$ or $V_{BUS2}$ (bit is OR'ed).

- 1 =  $I_{BUS}$  has exceeded  $I_{BOOST}$  on either or both ports
- $0 = I_{BUS}$  is less than  $I_{BOOST}$  on either port individually
- bit 1-0 Unimplemented: Read as '0'

### 8.4 Current Limit Register

The Current Limit register controls the  $I_{LIM}$  used by the port power switch. The default setting is based on the resistor on the COMM\_ILIM pin and this value cannot be changed to be higher than hardware set value. The contents of this register are retained in Sleep.

#### REGISTER 8-10: CURRENT LIMIT REGISTER (ADDRESS 14H)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	ILIM_PORT2<2:0>			ILI	M_PORT1<2:	)>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7-6 Unimplemented: Read as '0'

111 = 3.2A

bit 5-3	ILIM_PORT2<2:0>: Sets the I <sub>LIM</sub> value for Port 2 000 = 0.53A 001 = 0.96A 010 = 1.07A 011 = 1.28A 100 = 1.6A 101 = 2.13A
	110 <b>=2.67A</b>
	111 <b>=3.2A</b>
bit 2-0	ILIM_SW<2:0>: Sets the I <sub>LIM</sub> value for Port 1
	000 <b>= 0.53A</b>
	001 <b>= 0.96A</b>
	010 = 1.07A
	011 = 1.28A
	100 <b>= 1.6A</b>
	101 <b>= 2.13A</b>
	110 <b>= 2.67A</b>

#### 8.5 Auto-Recovery Register

The contents of this register are retained in Sleep.

The Auto-Recovery Configuration register sets the parameters used when the Auto-Recovery fault handling algorithm is invoked. Once the Auto-Recovery fault handling algorithm has checked the overtemperature and back-drive conditions, it will set the  $I_{LIM}$  value to  $I_{TEST}$  and then turn on the port power switch and start the  $t_{TST}$  timer. If, after the timer has expired, the  $V_{BUS}$  voltage is less than  $V_{TEST}$ , then it is assumed that a short-circuit condition is present and the Error state is restarted for Auto Recovery.

#### REGISTER 8-11: AUTO RECOVERY CONFIGURATION REGISTER (ADDRESS 15H)

R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0
LATCHS		TCYCLE<2:0>		TTST	<1:0>	VTST_S	SW<1:0>
bit 7						÷	bit
1							
Legend:							
R = Readable	e bit	W = Writable b	it	U = Unimpleme	ented bit		

1 = Error state will be latched. In order for the UCS2113 to return to normal Active state, the ERR bit	
must be cleared by the user.	

- 0 = The UCS2113 will automatically retry when an error condition is detected.
- bit 6-4 **TCYCLE<2:0>:** Defines the delay (t<sub>CYCLE</sub>) after the Error state is entered before the Auto-Recovery fault handling algorithm is started as shown below.
  - 000 = 15 ms
  - 001 **= 20 ms**
  - 010 **= 25 ms**
  - 011 **= 30 ms**
  - 100 **= 35 ms**
  - 101 **= 40 ms**
  - 110 **= 45 ms**
  - 111 **= 50 ms**

#### bit 3-2 TTST<1:0>: Retry Duration timer - Sets the $t_{TST}$ as shown below

- 00 = 10 ms 01 = 15 ms
- 10 = 20 ms
- 11 **= 25 ms**
- bit 1-0 VTST\_SW: Short-circuit voltage threshold V<sub>TEST</sub> that must be crossed during retries to declare the short removed
  - 00 **= 250 mV**
  - 01 **= 500 mV**
  - 10 **= 750 mV**
  - 11 **= 1000 mV**

## 8.6 Total Accumulated Charge Registers

The Total Accumulated Charge registers store the total accumulated charge delivered from the V<sub>S</sub> source to a portable device. The bit weighting of the registers is given in mA-hrs. The register value is reset to 00\_00h only when the RATION\_RST bit is set or if the RATION\_EN bit is cleared. This value will be retained when the device transitions out of the Active state and resumes accumulation, if the device returns to the Active state and charge rationing is still enabled.

These registers are updated every one (1) second while the UCS2113 is in the Active power state. Every time the value is updated, it is compared against the target value in the Charge Rationing Threshold registers. This data is retained in the Sleep state.

## REGISTER 8-12: PORT1 TOTAL ACCUMULATED CHARGE REGISTERS (ADDRESS 16H, 17H, 18H, 19H)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TA	C1<25:18>			
bit 31							bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TA	C1<17:10>			
bit 23							bit 16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TA	AC1<9:2>			
bit 15							bit 8
R-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
TAC1	<1:0>	—	_	—	_	—	_
bit 7							bit C
Legend:							
R = Readabl	e bit	W = Writable t	oit	U = Unimpler	nented bit		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own

bit 31-6TAC1<25:0>: Total Accumulated Charge Port 1 - Each LSB of this 26-bit value equals 0.00367 mAhbit 5-0Unimplemented: Read as '0'

# REGISTER 8-13: PORT2 TOTAL ACCUMULATED CHARGE REGISTERS (ADDRESS 1AH,1BH,1CH,1DH)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TAC	2<25:18>			
bit 31							bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TAC	2<17:10>			
bit 23							bit 16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TA	C2<9:2>			
bit 15							bit 8
R-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
TAC2	<1:0>			—	_	—	—
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable b	it	U = Unimplem	ented bit		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	wn

bit 31-6TAC2<25:0>: Total Accumulated Charge Port 2 - Each LSB of this 26-bit value equals 0.00367 mAhbit 5-0Unimplemented: Read as '0'

## 8.7 Charge Rationing Threshold Registers

The Charge Rationing Threshold registers set the maximum allowed charge that will be delivered to a portable device. Every time the Total Accumulated Charge registers are updated, the value is checked against this limit. If the value meets or exceeds this limit, the RATION(1/2) bit is set and action taken according to the RATION\_BEH1<1:0> and RATION\_BEH2<1:0> bits.

#### REGISTER 8-14: PORT 1 CHARGE RATIONING THRESHOLD REGISTERS (ADDRESS 1EH,1FH)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			C.	T1<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			-	T1<7:0>			
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable bit		U = Unimplem	ented bit		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unknow	'n

bit 15-0 CT1<15:0>: Charge Rationing Threshold Port 1 - Each LSB of this 16-bit value equals 3.76 mAh

#### **REGISTER 8-15:** PORT 2 CHARGE RATIONING THRESHOLD REGISTERS (ADDRESS 20H, 21H)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			CT	2<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			CT	2<7:0>			
bit 7							bit (

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **CT2:** Charge Rationing Threshold Port 2 - Each LSB of this 16-bit value equals 3.76 mAh

R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
RTN_EN2	RTN_RST2	RTN_BE	H2<1:0>	RTN_EN1	RTN_RST1	RTN_BE	H1<1:0>
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable b	it	U = Unimplem			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 7	1 = Charge Ra 0 = Charge Ra 00_00h ar have alrea	arge Ration Ena ationing enabled ationing disable nd current data v ady reached the e rationing had b	d. The Total Ao vill no longer b Charge Ratior	ccumulated Cha e accumulated. ing Threshold, t	arge registers fo If the Total Acc the applied resp	or Port 2 will b umulated Cha oonse will be re	rge registers emoved as if
bit 6	-	ort 2 Ration Res					).
	1 = Total Accu RATION2 ALERT#2	Imulated Charg status bit will l pin will be relea peration. This bit	e registers are be cleared an sed.	e reset to 00_0 d, if there are	0h. In addition no other errors	, when this bi	
bit 5-4	_				w the UCS2113	responds whe	n the Ration
bit 3	1 = Charge Ra 0 = Charge Ra 00_00h ar have alrea	arge Ration Ena ationing enabled ationing disable nd current data v ady reached the e rationing had b	d. The Total Ad vill no longer b Charge Ratior	ccumulated Cha e accumulated. ing Threshold, t	arge registers fo If the Total Acc the applied resp	or Port 1 will b umulated Cha oonse will be re	rge registers emoved as if
bit 2	RTN_RST1: P 1 = Total Accu RATION1 ALERT#1	ort 1 Ration Res umulated Charg status bit will l pin will be relea peration. This bit	et - Resets the e registers are be cleared an sed.	e charge rationir e reset to 00_0 d, if there are	ng functionality 0h. In addition no other errors	for Port 1. , when this bi	it is set, the
bit 1-0	RTN_BEH1<1	: <b>0&gt;:</b> Ration Beha been exceeded nd Disconnect	avior Control bi	its - Controls how		responds whe	n the Ration

## REGISTER 8-16: RATION CONFIGURATION REGISTER (ADDRESS 22H)

#### 8.8 Current Limit Behavior Registers

The Current Limit Behavior register stores the values used by the applied current limiting mode (Trip or CC). The contents of this register are not retained in Sleep.

#### REGISTER 8-17: PORT 1 CURRENT LIMIT BEHAVIOR REGISTER (ADDRESS 23H)

R/W-1	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-1	R/W-0
SEL_VBUS1_N	/IN<1:0>	DISCHG_LOAD1	SEL	_R2_IMIN1<2	:0>	Reserved	Reserved
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 SEL\_VBUS1\_MIN<1:0>: Define the V<sub>BUS\_MIN</sub> voltage for Port 1 as follows:

- 00 = 1.50V 01 =1.75V 10 =2.0V 11 =2.25V
- bit 5 **DISCHG\_LOAD1**: Connects the internal  $100\Omega$  load to discharge V<sub>BUS1</sub> (Note 1). The SMBus host must set this bit to discharge V<sub>BUS1</sub> if the EN\_VBUS\_DISCHG bit from the General Configuration 2 register 12h is '0'. This functionality doesn't use any timer. The discharge time is controlled by the SMBus host, which must clear this bit when its internal timer expires. The difference from DSCHG1 bit from the General Configuration 1 register 11h is that, when that bit is set, the discharge time is controlled by the UCS2113 internal timer.

The state of this bit is ignored when the EN\_VBUS\_DISCHG bit from the General Configuration 2 register 12h is '1'.

#### bit 4-2 SEL\_R2\_IMIN1<2:0>: Defines the I<sub>BUS R2MIN</sub> current

000 =100 mA 001 =530 mA 010 =960 mA 011 =1280 mA 100 =1600 mA 101 =2130 mA

#### bit 1-0 **Reserved:** Do not change

**Note 1:** If the corresponding power switch is still turned on (PWR\_EN1 control is active) while DISCHG\_LOAD1 bit is set, the internal  $100\Omega$  load will be connected in parallel with the load on the VBUS1 pins.

#### REGISTER 8-18: PORT 2 CURRENT LIMIT BEHAVIOR REGISTER (ADDRESS 24H)

R/W-1	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-1	R/W-0
SEL_VBUS2	2_MIN<1:0>	DISCHG_LOAD2	SEL_F	R2_IMIN2_MIN	<2:0>	Reserved	Reserved
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6

**SEL\_VBUS2\_MIN<1:0>:** Define the V<sub>BUS\_MIN</sub> voltage for Port 2 as follows:

00 = 1.50V 01 =1.75V 10 =2.0V 11 =2.25V

#### REGISTER 8-18: PORT 2 CURRENT LIMIT BEHAVIOR REGISTER (ADDRESS 24H) (CONTINUED)

bit 5 **DISCHG\_LOAD2**: Connects the internal  $100\Omega$  load to discharge V<sub>BUS2</sub> (Note 1). The SMBus host must set this bit to discharge V<sub>BUS2</sub> if the EN\_VBUS\_DISCHG bit from the General Configuration 2 register 12h is '0'. This functionality doesn't use any timer. The discharge time is controlled by the SMBus host, which must clear this bit when its internal timer expires. The difference from DSCHG2 bit from the General Configuration 2 register 12h is that, when that bit is set, the discharge time is controlled by the UCS2113 internal timer.

The state of this bit is ignored when the EN\_VBUS\_DISCHG bit from the General Configuration 2 register 12h is '1'.

#### bit 4-2 SEL\_R2\_IMIN2\_MIN<2:0>: Defines the I<sub>BUS R2MIN</sub> current

000 =100 mA 001 =530 mA 010 =960 mA 011 =1280 mA 100 =1600 mA 101 =2130 mA

bit 1-0 **Reserved**: Do not change

**Note 1:** If the corresponding power switch is still turned on (PWR\_EN2 control is active) while DISCHG\_LOAD2 bit is set, the internal  $100\Omega$  load will be connected in parallel with the load on the VBUS2 pins.

#### 8.9 Product ID Register

The Product ID register stores a unique 8-bit value that identifies the UCS device family.

#### REGISTER 8-19: PRODUCT ID REGISTER (ADDRESS FDH)

PID<7:0>	R-1	R-1	R-1	R-0	R-0	R-0	R-1	R-0	
bit 7 k	PID<7:0>								
	bit 0								

R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 PID<7:0>: Product ID for the UCS2113

#### 8.10 Manufacture ID Register

The Manufacturer ID register stores a unique 8-bit value that identifies Microchip Technology Inc.

#### REGISTER 8-20: MANUFACTURER ID REGISTER (ADDRESS FEH)

R-0	R-1	R-0	R-1	R-1	R-1	R-0	R-1	
MID<7:0>								
bit 7							bit 0	
Logond								

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 MID<7:0>: Manufacturer ID for Microchip

## 8.11 Revision Register

The Revision register stores an 8-bit value that represents the part revision.

#### REGISTER 8-21: REVISION REGISTER (ADDRESS FFH)


R-1	R-0	R-0	R-0	R-0	R-0	R-0 I	R-1
			REV-	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimpleme	ented bit		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			

bit 7-0 **REV<7:0>:** Part Revision


## 9.0 PACKAGING INFORMATION

## 9.1 Package Marking Information

20-Lead QFN (4x4x0.9 mm)




Example



Legend	: XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (@3) can be found on the outer packaging for this package.				
	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.					


## 20-Lead Plastic Quad Flat, No Lead Package (G4) - 4x4 mm Body [QFN] Also called VQFN



Microchip Technology Drawing C04-126-G4 Rev D Sheet 1 of 2

# 20-Lead Plastic Quad Flat, No Lead Package (G4) - 4x4 mm Body [QFN] Also called VQFN

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S	
Dimension	MIN	NOM	MAX		
Number of Terminals	N		20		
Pitch	е		0.50 BSC		
Overall Height	Overall Height A				
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.20 REF			
Overall Length	D	4.00 BSC			
Exposed Pad Length	D2	2.60 2.70 2.8			
Overall Width	E	4.00 BSC			
Exposed Pad Width	E2	2.60	2.70	2.80	
Terminal Width	b	0.18	0.25	0.30	
Terminal Length	L	0.30	0.40	0.50	
Terminal-to-Exposed-Pad	K	0.20	-	-	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-126-G4 Rev D Sheet 2 of 2

## 20-Lead Plastic Quad Flat, No Lead Package (G4) - 4x4 mm Body [QFN] Also called VQFN

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Dimension Limits			
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	X2			2.80
Optional Center Pad Length	Y2			2.80
Contact Pad Spacing	C1		4.00	
Contact Pad Spacing	C2		4.00	
Contact Pad Width (X20)	X1			0.30
Contact Pad Length (X20)	Y1			0.80
Contact Pad to Center Pad (X16)	G1	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

#### Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2126-G4 Rev D

## APPENDIX A: REVISION HISTORY

## **Revision B (December 2021)**

- Added automotive qualification to Features.
- Updated document layout.
- Updated markings and drawings in Section 9.0 "Packaging Information".
- Updated Product Identification System to include automotive information and examples.

## **Revision A (December 2016)**

• Original release of this document.

# UCS2113

NOTES:

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO. [T](1</u>	)	<u>+</u> +	/xx	<u>xxx</u>	Exa	mple	s:	
Device Tape and	Reel Ve	ersion Temperature Range	Package	Qualification	a)	UCS	2113-1-V/G4:	Tube or Tray, SMBus Address 57h, Various Temperature, 20-pin 4x4 QFN Package
Device: Tape and Reel	UCS2113	Monitor			b)	UCS	2113T-1-V/G4:	Tape and Reel, SMBus Address 57h, Various Temperature, 20-pin 4x4 QFN Package
Option: Version:	T	= Standard packaging = Tape and Reel <sup>(1)</sup> = SMBus address 57h		)	c)	UCS	2113-2-V/G4:	Tube or Tray, SMBus Address 56h, Various Temperature, 20-pin 4x4 QFN Package
Temperature Range:	2 V	= SMBus address 56h = -40°C to +105°C (Va			d)	UCS	2113T-2-V/G4:	Tape and Reel, SMBus Address 56h, Various Temperature, 20-pin 4x4 QFN Package
Package:	G4	= Plastic Quad Flat Nc Body with 0.40 mm ( Singulated, QFN, 20	Contact Leng		e)	UCS	2113T-1-V/G4VA	<ul> <li>NO: Tape and Reel,</li> <li>SMBus Address 57h,</li> <li>Various Temperature,</li> <li>20-pin 4x4 QFN Package,</li> <li>Automotive Qualified</li> </ul>
Qualification:	<blank> VAO</blank>	= Standard Part = Automotive AEC-Q10	00 Qualified		Note	ə 1:	catalog part nur is used for orde printed on the c your Microchip	identifier only appears in the nber description. This identifier tring purposes and is not levice package. Check with Sales Office for package the Tape and Reel option.

# UCS2113

NOTES:

#### Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to
  continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https:// www.microchip.com/en-us/support/design-help/client-supportservices.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSE-QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$  2016-2021, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-5224-9358-7

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Netherlands - Drunen Tel: 31-416-690399

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

<u>UCS2113-1-V/G4</u> <u>UCS2113T-1-V/G4</u> <u>UCS2113T-2-V/G4</u> <u>UCS2113-2-V/G4</u> <u>UCS2113T-1-V/G4VAO</u> <u>UCS2113-1C-V/G4</u> <u>UCS2113T-2C-V/G4</u> <u>UCS2113T-1C-V/G4</u> <u>UCS2113T-2C-V/G4</u>