Three-Phase Brushless Motor Gate Driver SBC

ATA6847 Data Sheet



Description (Submit Feedback)

The ATA6847 is a Three-Phase Brushless Motor Gate Driver System Basis Chip (SBC) for brushless motor control, designed using advanced SOI technology. In combination with a microcontroller and six discrete power MOSFETs, the SBC forms a brushless DC motor control unit. Through six dedicated parallel inputs, the gate driver units (GDU) can be controlled independently, supporting duty cycle operations from 0% to 100%, due to the implementation of two charge pumps, for low and high-side gate drives. In addition, the circuit provides 5V and 3.3V low dropout voltage regulators, two current-sensing operational amplifiers, an integrated Back-EMF detection module and a window watchdog. The microcontroller controls the ATA6847 using an SPI interface.

Features (Submit Feedback)

General

- Power Supply Voltage Range from 3V to 42V
- Sleep (Deep Sleep) Mode with Maximum 15 µA Current Consumption with Full Wake-up Capability (Local Wake-up)
- 3.3V or 5V Microcontroller Interface
- Up to 4 MHz SPI Bus for Device Configuration and Register Access
- SPI Frame Error Detection
- Dedicated NIRQ Pin for MCU External Interrupt in order to Report Events Directly
- Input-Output Reset Pin (NRES) with Variable Reset Length to Support a Wide Variety of Microcontrollers
- Package: QFN40 with Wettable Flanks and Exposed Pad

Motor Gate Driver Unit (GDU)

- VDH Motor Operating Voltage Range from 4.9V to 32V (Overvoltage Lockout Level)
 - VS Undervoltage
 - VDH Overvoltage Lockout selectable
- Individual Driving of Six External NMOS Transistors or Complementary Driving of Three Half Bridges with Three Pairs of PWM Input Pins
- Maximum Switching Frequency of 50 kHz with 100 nC Gate Charge per MOSFET
- Charge Pumps for Supporting Crank Pulse Voltage Operation and 100% PWM Duty Cycle Control
- MOSFET VGS Undervoltage Monitoring, Configurable Undervoltage Lockout Level
- MOSFET VDS Monitoring, Configurable Short Circuit Detection Levels
- Cross Conduction Protection Timer
- Programmable Deadtime Insertion or Adaptive Deadtime Control
- Failure Detection Blanking Time for All Protection Features
- Configurable Fault Filter Times for VGSUV, ILIM and SCP

Current Sense Amplifier (CSA)

- Two Integrated High-performance CSA with Configurable Gain and Output Offset
- One Advanced Power Stage Current Limitation Using OpAmp Output and Integrated DAC

Back-EMF Detection

• Back-EMF Feedback Detector Including Motor Neutral Point Emulation

Voltage Regulators

- VDD1 5V/3.3V, 100 mA
 - ±2% accuracy
 - Foldback short circuit limit (I_{VDD1} + I_{VDD2} = 105-135 mA)
 - Short-circuit protection
 - Undervoltage detection
 - Overvoltage protection and detection
- VDD2 3.3V, 70 mA
 - ±2% accuracy
 - Current limitation 75 mA
 - Short-circuit protection
 - Undervoltage detection
 - Overvoltage protection and detection
- High-voltage Output INH for Controlling an External Component, Like a Voltage Regulator (VDD2 Not Available in this Variant)

Watchdog

- Window and Time-out Modes
- Optional Cyclic Wake-up in Time-out Mode
- Configurable Period and Reset Pulse Length
- Limp Home (LH) High-voltage Failure Output

Functional Safety Support

- ISO 26262:2018 Functional Safety Ready up to ASIL B
- IEC 61508:2010 Functional Safety Ready up to SIL 2

Applications (Submit Feedback)


- Home Appliances using BLDC Motor Control
- Power Tool Motors
- Hobby Aircraft, Boats, Drones or Vehicles



1. Typical Application Circuit(s) (Submit Feedback)

The typical application shows a B-EMF system configuration for a 6-step trapezoidal application and a shunt as a current limit sensor. The application circuit is also suited for a single-shunt FOC application, with the current limitation functionality of the single shunt and detect wind milling via the B-EMF sampler. The charge pump output (VCP) controls the reverse polarity protection N-channel MOSFET.

Figure 1-1. Typical Application Schematic: ATA6847



- R_{WAKE} = 2.7 kΩ
- C_{WAKE} = 100 nF
- R_{WAKE_VS} = 10 kΩ
- C_{VDD1} = C_{VDD2} = 2.2 μF
- $R_{NRES} = R_{NIRQ} = 10 \text{ k}\Omega$
- $C_{VS} = 10 \ \mu F \ | \ | \ 100 \ nF$
- $C_{VDH} = 47 \ \mu F \ | \ | \ 100 \ nF$
- C_{CP1} = 330 nF
- C_{CP2} = 220 nF
- $C_{VG} = C_{VCP} = 3.3 \,\mu F$



2. Product Family (Submit Feedback)

The name, features and package types of each device are listed in the following table. All devices integrate six dedicated parallel gate drivers and a B-EMF comparator.

Table 2-1. ATA6847 Family Overview

Product Name	VDD1 LDO (Note 1)	VDD2 LDO (Note 1)	INH	OpAmps / OpAmps+ B- EMF (Note 2)	OpAmp output rail, MCU interface voltage [VIO]	Package
ATA6847-5050	5V 100 mA	3.3V 70 mA		2 / 1 + 1	5V	40-VQFN
ATA6847-3333	3.3V 100 mA		x	2 / 1 + 1	3.3V	40-VQFN
ATA6847-5033	5V 100 mA	3.3V 70 mA		2 / 1 + 1	3.3V	40-VQFN


Notes:

- 1. Sum current ($I_{VDD1} + I_{VDD2}$) maximum 100 mA
- Selectable via SPI: Two OpAmps or One OpAmp plus One B-EMF sampler




3. Block Diagram (Submit Feedback)

Figure 3-1. ATA6847-5050, ATA6847-5033











4. Pin Configuration (Submit Feedback)


Pin Name	40 Pin	Pin Description
VDD2 / INH	1	70 mA, 3.3V supply voltage/INH is the high-voltage output designed to control an external voltage regulator.
LH	2	Limp Home – High-voltage failure output, Open drain
VS	3	Battery supply pin
WAKE	4	High-voltage input for local wake-up
GND	5	LDO and analog ground
VG	6	12V gate drive regulator/charge pump 1 output
GL1	7	Gate driver output for low-side MOSFET, phase 1
GL2	8	Gate driver output for low-side MOSFET, phase 2
GL3	9	Gate driver output for low-side MOSFET, phase 3
CPP1	10	Charge pump 1 flying capacitor positive connection 1
CPN1	11	Charge pump 1 flying capacitor negative connection 1
VDH	12	Supply for VG and charge pump, high-side drain-source voltage monitoring reference, reference voltage level for charge pump 2 reservoir capacitor
CPN2	13	Charge pump 2 flying capacitor negative connection 2
CPP2	14	Charge pump 2 flying capacitor positive connection 2
VCP	15	Charge pump 2 reservoir capacitor, gate drive supply of high-side MOSFET gate drivers
SH1	16	Motor connection terminal 1 and phase 1 high-side MOSFET source terminal
GH1	17	Gate driver output for high-side MOSFET, phase 1
SH2	18	Motor connection terminal 2 and phase 2 high-side MOSFET source terminal
GH2	19	Gate driver output for high-side MOSFET, phase 2
SH3	20	Motor connection terminal 3 and phase 3 high-side MOSFET source terminal
GH3	21	Gate driver output for the high-side MOSFET, phase 3
OPN3	22	Current sense OpAmp 3 inverting input
OPP3	23	Current sense OpAmp 3 non-inverting input
OPO3	24	Current sense OpAmp 3 output
OPN1/ BEMF1	25	Current sense OpAmp 1 inverting input/B-EMF feedback phase 1
OPP1/ BEMF2	26	Current sense OpAmp 1 non-inverting input/B-EMF feedback phase 2
OPO1/ BEMF3	27	Current sense OpAmp 1 output/B-EMF feedback phase 3
NRES	28	Input/output pin for resetting microcontroller, pull-up to VIO, active low
IL1	29	Low-side digital driver input – use in direct control mode to activate GL1 or in complementary control mode as enable line for phase 1
NIH1	30	High-side digital driver input – use in direct control mode to activate GH1 or in complementary control mode as PWM input for phase 1, active low
IL2	31	Low-side digital driver input – use in direct control mode to activate GL2 or in complementary control mode as enable line for phase 2
NIH2	32	High-side digital driver input – use in direct control mode to activate GH2 or in complementary control mode as PWM input for phase 2, active low
IL3	33	Low-side digital driver input – use in direct control mode to activate GL3 or in complementary control mode as enable line for phase 3



contir	nued	
Pin Name	40 Pin	Pin Description
NIH3	34	High-side digital driver input – use in direct control mode to activate GH3 or in complementary control mode as PWM input for phase 3, active low
NIRQ	35	Interrupt output, pull-up to VIO, active low
NCS	36	SPI chip-select, active low
SDO	37	SPI Serial Data Output
SDI	38	SPI Serial Data Input
SCK	39	SPI Clock Input
VDD1	40	100 mA, 5V/3.3V supply voltage
PGND	EP	Exposed Thermal Pad: Heat slug, general device ground

4.1 Package (Submit Feedback)

Figure 4-1. 40-VQFN (5x5x0.9 mm³)






5. Functional Description (Submit Feedback)


Safe operation is assured by a wide variety of integrated diagnostic and protection features.

The device has a wide operating voltage range and offers several power-saving operating modes for battery-based applications.

5.1 Supply Voltage Range vs. Device Functionality (Submit Feedback)

Figure 5-1. Device Functionality vs. Supply Range








5.2 Device Operating Modes (Submit Feedback) Initialization

The device mode control unit of the ATA6847 implements six different modes (see Device Operating Modes):

- MCU Reset
- Normal
- Power Off
- Standby
- Deep Sleep
- Sleep

Figure 5-2. Device Operating Modes (DOPM)



- a: V_{VS} ≥ V_{VS_PWRON} (4.2V...4.55V)
- b: V_{VS} < V_{VS_PWROFF} (2.8V...3V)
- c: DOPM = Normal
- e: Wake-up/interrupt event
- f: DOPM = Standby
- g: DOPM = Sleep
- h: No wake-up and interupt event pending
- j: Illegal DOPM code configuration via SPI
- k: Number of enabled wake-up sources ≥ 1



- 1:
 - ATA6847-5050: Reset pulse time expired & NRES not driven low externally & ((RSTLVL = 0 & V_{VDD1} > V_{VDD1_UV_IO_Clear}) || (RSTLVL = 1 & V_{VDD1} > V_{VDD1_UV_Clear}))
 - ATA6847-3333: Reset pulse time expired & NRES not driven low externally & $V_{VDD1} > V_{VDD1_UV_I0_Clear}$
 - ATA6847-5033: Reset pulse time expired **&** NRES not driven low externally **&** $V_{VDD2} > V_{VDD2_UV_I0_Clear}$
- m:
 - ATA6847: Watchdog activated & any Reset event
 - ATA6847-5050: (V_{VDD1} < V_{VDD1_UV_Set} & RSTLVL = 1) || V_{VDD1} < V_{VDD1_UV_I0_Set}
 - ATA6847-3333: V_{VDD1} < V_{VDD1_UV_IO_Set}
 - ATA6847-5033: V_{VDD2} < V_{VDD2_UV_IO_Set}
 - ATA6847: NRES pulled low externally
- n: VDDIOOVSD = 1 & VDDIO overvoltage has been detected
- p: DOPM = Deep Sleep
- q: Local wake-up has been detected
- r: Local wake-up enabled
- C1 = f || j || g & (!h || !k)
- C2 = g & h & k
- C3 = (g || p & r) & h & k
- C4 = p & r

Notes: LH (Limp Home) will be activated in MCU Reset mode when:

- A watchdog failure event has been detected. (Watchdog timeout in Sleep mode will not activate LH.)
- The device enters MCU Reset mode due to a VDDx undervoltage event.
- VDDx undervoltage has been detected for longer than $t_{\mbox{\scriptsize Reset}}$ after entering MCU Reset mode, triggered by (e).
- Mode switching triggered by condition a or q will not activate the LH pin.
- If DOPM = Normal mode and the CSCR [CSA1/3EN] bits are set, then CSA1/3 are enabled.

5.2.1 POWER OFF MODE (Submit Feedback)


The ATA6847 is in Power OFF mode as long as the supply voltage of the device (V_{VS}) is lower than the Power OFF Detection Voltage Threshold ($V_{VS PWROFF}$).

- The watchdog is inactive.
- The LDO(s) is/are inactive.

As soon as V_{VS} rises above the Power ON Detection Threshold (V_{VS_PWRON}), the device starts transitioning to MCU Reset mode. The device is reset, initialized and the VDDx LDOs are enabled, see Figure 5-3, "Mode Switching During Power ON Start and Power OFF (ATA6847-5050, RSTLVL = '1')".



```
Figure 5-3. Mode Switching During Power ON Start and Power OFF (ATA6847-5050, RSTLVL = '1')
```



5.2.2 MCU RESET MODE (Submit Feedback)

The MCU Reset mode is the default mode of the ATA6847 after a Power-on Reset. It is the Reset execution state of the device. This mode ensures that the NRES pin is pulled down for a defined time to allow the microcontroller to be reset in a controlled manner.

The INH pin, if available, is driven high.

In the MCU Reset mode, the gate drive unit is in GDU OFF mode. The SPI is disabled. All registers will be reset. If the mode transition was triggered by the NRES pin being driven externally, the SPI communication is disabled only until t_{Reset} expires. The LDO voltage regulators (VDDx) and the overtemperature detection are active. The watchdog is disabled.

In the MCU Reset mode, the DOPMCR Register cannot be programmed and is set to Standby.

The following events will cause the ATA6847 to transition to the MCU Reset mode:

- From Sleep mode or Deep Sleep mode after detecting a wake-up event or interrupt event.
- After a watchdog timeout or when the watchdog in the Window mode is triggered too early.



- An attempt is made to reconfigure the watchdog control register while the ATA6847 is in Normal mode.
- For the ATA6847-5050: If the RSTLVL bit in the DOPMCR register has been set to '1' and $V_{VDD1} < V_{VDD1_UV_Set}$
- For the ATA6847: V_{VDD1} < V_{VDD1_UV_IO_Set}
- For the ATA6847-5050, ATA6847-5033: V_{VDD2} < V_{VDD2_UV_IO_Set}

5.2.2.1 MCU Reset Mode and VDD Undervoltage Events (Submit Feedback)

For ATA6847-5050, if the RSTLVL bit is set to '1' (default), the device will enter MCU Reset mode after detecting a VDD1 undervoltage ($V_{VDD1} < V_{VDD1_UV_{Set}}$).


The device will stay in the MCU Reset mode until VDD1 recovers ($V_{VDD1} > V_{VDD1_UV_Clear}$) and then resets, restarting the Reset pulse length timer.

If VDD1 undervoltage is detected when the device is in MCU Reset mode, the Reset pulse length timer will remain on hold until VDD1 recovers and will then be reset and restarted.

The ATA6847 device will leave the MCU Reset mode and enter Standby mode after the t_{Reset} time expires (see Device Operating Modes).

For ATA6847-3333 or ATA6847-5050, when the RSTLVL bit is set to '0', the device will enter MCU Reset mode only after Power-on start-up, after detecting a Watchdog Reset event, or after detecting $V_{VDD1} < V_{VDD1_UV_I0_Set}$. In this case, the device will start the Reset pulse length timer after the device enters the MCU Reset mode and $V_{VDD1} > V_{VDD1_UV_I0_Clear}$ has been detected. As soon as the timer has expired, the device will transition to Standby mode.

Figure 5-4. VDD1 undervoltage (V_{VDD1} < V_{VDD1} UV Set) in the MCU Reset mode, RSTLVL = '1', ATA6847-5050




5.2.2.2 Reset Input and Output (NRES) (Submit Feedback)

The NRES pin is asserted when the ATA6847 enters MCU Reset mode. The ATA6847 also enters MCU Reset mode when the NRES pin is pulled low externally. The ATA6847 can only exit the MCU Reset mode when the NRES pin is not driven "low" externally.



Figure 5-5. MCU Reset mode during VDD undervoltage (V_{VDD} < V_{VDD} UV IO Set) when, RSTLVL = '0', ATA6847-5050



5.2.3 STANDBY MODE (Submit Feedback)

In Standby mode, the gate drive unit is in GDU OFF mode. All available VDDx regulators are active. The INH pin, if available, is driven high. The watchdog is set to active by default.

A transition into Normal mode only can be achieved by setting the DOPM bits to '111'.

The ATA6847 provides various interrupt registers. Register bits (see SIR1 Register to SIR4 Register) are set to '1' by the device if a corresponding event has been detected. The detection of a wake-up or interrupt event is signaled via the NIRQ pin. The NIRQ pin voltage in high level (logic status '1') is the same as VIO voltage and will be forced to low (logic status '0') if an event has been captured and the corresponding interrupt mask bit is not set. The SPI interrupt registers can be read out to determine the corresponding trigger source.

The device will enter Standby mode in the following cases (see Device Operating Modes):

- From MCU Reset mode, after reset pulse length time expired.
- When DOPM is set to Sleep mode and a wake-up event occurs or all wake-up sources are disabled.
- From Normal mode, when DOPM is set to Standby mode via SPI.
- From Normal mode, when an invalid DOPM code was selected.

5.2.3.1 Watchdog during Standby Mode (Submit Feedback)

By default, the watchdog is activated when switching into Standby mode. The watchdog will start in Timeout mode by default. As a safety feature, the watchdog can **only** be configured in Standby mode. The intention is to avoid unwanted watchdog reconfiguration.

After start-up, the microcontroller is expected to initialize the ATA6847 registers. First, the microcontroller must write a valid watchdog trigger sequence (WDTRIG = 0x55).

5.2.4 SLEEP MODE (Submit Feedback)

In Sleep mode, all available VDDx regulators are deactivated. The INH pin (if available) is high ohmic. The gate drive unit is in GDU OFF mode (see GDU OPERATION MODES). The device reacts to local wake-up and system interrupt events.

The device exits Sleep mode if a local wake up (WAKE) is detected. It will also exit Sleep mode as soon as an interrupt event or a Watchdog Reset occurs.

The device will enter Sleep mode in the following cases (see Device Operating Modes):



- From **Normal Mode** or **Standby Mode** via the DOPM SPI command 010 = Sleep mode, if no wake-up event is pending and at least one wake-up source is enabled. All interrupt flags must be cleared before the device can enter Sleep mode.
- From all modes when a VIO overvoltage has been detected and the VDDIOOVSD bit is set to '1'.

5.2.5 DEEP SLEEP MODE (Submit Feedback)

The ATA6847 has the lowest current consumption in Deep Sleep mode. All functional blocks are deactivated, except for local wake up and VS Power OFF capture. The INH pin (if available) is high ohmic. All registers are reset.

The Deep Sleep mode can only be entered from Standby or Sleep mode, not directly from Normal mode.

Any interrupt must be cleared before entering Deep Sleep mode.

The local wake up (LOCWUE) must be activated.

Switching into Deep Sleep mode is initiated by setting the DOPM bits in the DOPMCR Register to 001 = Deep Sleep mode.

After detecting a wake-up event, the device is reset, initialized and enters MCU Reset Mode. The wake-up event initiating the wake up out of the Deep Sleep mode will be registered in the corresponding registers (SIR1 and SIR5 registers).

5.2.6 NORMAL MODE (Submit Feedback)

In Normal mode, the ATA6847 provides full functionality. All available VDDx regulators are active. The INH pin (if available) is driven high.

Depending on the GDUOPM bits and failure detection status, the gate drive unit can be in GDU OFF, GDU Standby or GDU Normal mode (see GDU FSM in GDU OPERATION MODES).

5.2.7 DEVICE OPERATION MODE CONTROL REGISTERS (Submit Feedback)

Register 1: DOPMCR Register - Device Operation Mode Control Register (Address 0x01)

Bit	7	6	5	4	3	2	1	0
	RSTLVL	VDDIOOVSD	_	—	—		DOPM [2:0]	
Read/Write	R/W	R/W	U	U	U	R/W	R/W	R/W
Initial Value	1	0	0	0	0	1	0	0

Bit 7 - **RSTLVL** ATA6847-5050: When set to '1', a VDD1 undervoltage ($V_{VDD1} < V_{VDD1_UV_Set}$) will trigger a mode switch to MCU Reset mode. When set to '0', $V_{VDD1} < V_{VDD1_UV_IO_Set}$ will trigger a mode switch to MCU Reset mode.

This bit is unimplemented for ATA6847-3333 and ATA6847-5033.

Bit 6 - VDDIOOVSD The microcontroller should set the bit '1' to enable a VDD μ C supply overvoltage shutdown when VDD (μ C supply, the LDO connected to VIO) overvoltage has been detected. VDD μ C supply:

- ATA6847-5050 / ATA6847-3333: VIO = VDD1
- ATA6847-5033: VIO = VDD2

Bits 5:3 - Unimplemented.

Bits 2:0 - DOPM [2:0] Select Device Operating mode (see Device Operating Modes):

'3' b001' = Deep Sleep mode

'3' b010' = Sleep mode



'3' b100' = Standby mode

'3' b111' = Normal mode

Other = invalid mode selection

5.3 Gate Drive Unit (GDU) (Submit Feedback)

5.3.1 GDU FEATURES (Submit Feedback)

The Gate Drive Unit connects three low-side gate drive outputs (GLx) and three high-side gate drive outputs (GHx) to three gate drive half bridges. For VGSUV monitoring, the high-side gate drivers use as reference the signals between the GHx and SHx pins, whereas the low-side gate drivers use as reference the signals between the GLx and GND pins.

The GDU monitors the voltage drop between drain and source of the MOSFET for short circuit events.

The Slew Rate Control unit optimizes EMC performance. This feature allows the control of the gate drive current injected into external MOSFET gates in four configurable levels. The slew rate of both high-side and low-side gate control are configurable individually to achieve the best trade-off between EMC performance and drive efficiency.

The module combines the following sub-modules:


- High-side gate drive unit, including control logic, an adaptive dead-time unit, slew rate control unit, level shifter and gate driver
- Low-side gate drive unit, including control logic, an adaptive dead-time unit, slew rate control unit, level shifter and gate driver
- VDS monitoring unit
- Temperature monitoring sensors

5.3.2 GDU OPERATION MODES (Submit Feedback)

- **GDU OFF mode:** VG, VCP and Gate Control are deactivated.
- **GDU Standby mode:** VG and VCP are active as long as VS undervoltage has not been detected.
- **GDU Normal mode:** VG, VCP and Gate Control are active. Also, if selected, B-EMF is active. The state diagram is illustrated below.



Figure 5-6. GDU Operating Modes



- a: Power-on Reset
- b: Device in Power Off (V_{VS} < V_{VS_PowerOFF})
- c: $V_{VG} < V_{VGS_{UV}_{Set}} \parallel$ ($V_{VCP} V_{VDH}$) $< V_{VGS_{UV}_{Set}}$, when VGS undervoltage monitoring is active.
- d: No VG and VCP detected
- e: V_{VS} < V_{VS_UV_Set}
- f: No VS undervoltage detected
- g: Any GDU related failure registered (overcurrent with ILIMSDEN=1 and/or short circuit event with CSDEN=1 and/or overtemperature shutdown, etc.)
- h: GDUOPM = GDU OFF mode
- i: GDUOPM = GDU Standby mode
- j: GDUOPM = GDU Normal mode and device is in Normal mode
- k: DOPM = Normal mode
- o: Device is in Deep Sleep mode
- p: VDH overvoltage & VDHOVSD = 1

Notes:

- VG and VCP are enabled at GDU transition from Off to Standby (default). The DSR1.GDUS flag is available if GDUOPM = Normal.
- CSA1/3 is available when DOPMCR.DOPM = Normal and CSCR.CSA1/3EN bits are activated.
- GDU = Normal mode can be written in any state of DOPM, but it will not be active if DOPM is switched in Normal mode while GDU = Normal. To activate the GDU, it is necessary to manually switch the GDU back into Standby, and then into Normal.



5.3.3 GDU OPERATION MODE CONTROL REGISTERS (Submit Feedback)

The GOPMCR register is a control register. Therefore, the state of GDU will not be mirrored to this register. GDUOPM bits only define the expected state of the transceiver. In addition to setting up the GDUOPM appropriately, all conditions for entering the corresponding GDU Operation modes must be fulfilled before the mode transition occurs. GDU can also leave the expected Operation mode if the conditions to stay cannot be fulfilled.

Register 2: GOPMCR Register - GDU Operation Mode Control Register (Address 0x03)

Bit	7	6	5	4	3	2	1	0
	—	_	—	—	—		GDUOPM [2:0]
Read/Write	U	U	U	U	U	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	1

Bits 7:3 - Unimplemented.

Bits 2:0 - GDUOPM [2:0] Select GDU Operation mode, as shown below:

'3'b001' = GDU OFF mode

'3' b100' = GDU Standby mode

'3' b111' = GDU Normal mode

Other = Invalid mode selection

Register 3: GDUCR1 Register - GDU Control Register 1 (Address 0x05)

Bit	7 6 5 4 3 2							0
		CCPT [5:0] CCEN						BEMFEN
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	1	1	1	1	0

Bits 7:2 - CCPT [5:0] Cross conduction protection timer. The cross conduction protection time can be calculated as follows: $t_{CC} = 100 \text{ ns} \times \text{N}$, N = 0 to 63 [0x00 to 0x3F]. The role of CCPT is the prevention of shoot-through currents in the external MOSFET transistors (see CROSS CONDUCTION PROTECTION).

Bit 1 - CCEN Cross conduction protection enable bit. The CCEN bit enables the cross conduction protection feature. Disabling cross conduction protection leads to disabling both the cross conduction timer and adaptive dead-time generation. If CCEN is set to '0', "direct"/"complementary" Control mode is disabled (COMPEN = '0'). In this case, the MCU will generate PWM signals with the desired dead time between high side and low side.

Bit 0 - BEMFEN Back EMF comparator enable.

BEMFEN = '1' will activate Back EMF detection. The BEMF1, BEMF2 and BEMF3 pins are activated and signal the current ZCD state.

BEMFEN = '0' disables the Back EMF detection. The BEMFx pins are then released for OpAmp1 operation.

In case both the current sense amplifier '1' (CSA1EN = '1') and Back EMF comparator (BEMFEN = '1') are enabled, Back-EMF detection and current sense amplifier 1 will be disabled.



Bit	7	6	5	4	3	2	1	0
	HSOFF	LSOFF	TSV	VTO		EG	BLT	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	1	0	0	0	1

Register 4: GDUCR2 Register - GDU Control Register 2 (Address 0x06)

Bit 7 - HSOFF - High-side gate driver inactive mode state. The microcontroller will set this bit to '0' if high-side gate drivers should become tri-state when GDU is in GDU Standby mode and will set the bit to '1' if high-side gate drivers should be driven low in GDU Standby mode.

Bit 6 - LSOFF - Low-side gate driver inactive mode state. The microcontroller will set this bit to '0' if low-side gate drivers should become tri-state when GDU is in GDU Standby mode and will set the bit to '1' if low-side gate drivers should be driven low in GDU Standby mode.

Bits 5:4 - TSWTO - Forces switch delay time control bits. For the definition of the delay, refer to CROSS CONDUCTION PROTECTION. Force to switch delay is set in ns, as shown below:

'2'b00'=225

'2'b01'=475

'2'b10'=975

'2'b11' = 1975

Bits 3:0 - EGBLT - The edge blanking time control bits. The edge blanking time can be configured as shown in Current Limitation Detection/Short Circuit Detection Time. Edge blanking time starts after the cross conduction time expires and the corresponding gate control input becomes active (NIHx = '0' or ILx = '1'). VDS monitoring is blanked out during this time.

Register 5: GDUCR3 Register - GDU Control Register 3 (Address 0x07)

Bit	7	6	5	4	3	2	1	0
	ADD	OTHS	ADI	DTLS	HS	SRC	LSS	SRC
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

Bits 7:6 - ADDTHS - Adaptive dead-time configuration bits (high side). Can be set as shown below:

'2'b00' = disabled

'2'b01' = 50-160 ns

'2'b10' = 150-210 ns

'2'b11' = 300-360 ns

Bits 5:4 - ADDTLS - Adaptive dead-time configuration bits (low side). Can be set as shown below:

- '2'b00' = disabled
- '2'b01' = 50-160 ns
- '2'b10' = 150-210 ns
- '2'b11' = 300-360 ns

Bits 3:2 - HSSRC - High-side slew rate control bits. Can be set as shown below (Note 1):

'2'b00' = Full speed

'2'b01' = 50% of full speed



'2'b10' = 25% of full speed

'2'b11' = 12.5% of full speed

Bits 1:0 - LSSRC - Low-side slew rate control bits. Can be set as shown below (Note 1):

'2'b00' = Full speed

'2'b01' = 50% of full speed

'2'b10' = 25% of full speed

'2'b11' = 12.5% of full speed

Note 1: Pay attention to the impact of the slew rate when handling negative voltage at phase pins.

Register 6:	GDUCR4 Register - 0	GDU Control Register	4 (Address 0x08)

Bit	7	6	5	4	3	2	1	0
	COMPEN	VDHOVSD	UVVGSEN	UVVGSLVL		VGSUV	FLT [3:0]	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	1	1	1	1	0	0	0

Bit 7: COMPEN - Complementary control enable bit. The microcontroller shall set this bit to '1' if the complementary control of external MOSFETs is activated and set this bit to '0' if the external MOSFETs are controlled individually (direct) with the six gate control input signals (NIHx and ILx).

Bit 6: VDHOVSD - VDH overvoltage shutdown enable bit. The microcontroller shall set this bit to '1' when a VDH overvoltage event triggers a shutdown of the VG and VCP regulator (triggers transition from GDU Normal mode to GDU Standby mode). The microcontroller shall set this bit to '0' if a VDH overvoltage event will not trigger a shutdown of VG and VCP regulator.

Bit 5: UVVGSEN - VGS undervoltage detection enable bit. The microcontroller shall set this bit to '1' when VGS monitoring is active and set the bit to '0' when it is not. Effectively, the bit enables/ disables both VCP and VG monitoring.

Bit 4: UVVGSLVL - VGS/VG undervoltage detection level selection. The microcontroller shall set this bit to '1' when the higher detection level ($V_{VGS_UV_Set_H}$) is used and set this bit to '0' if the lower detection level ($V_{VGS_UV_Set_L}$) is used.

Bits 3-0: VGSUVFLT [3:0] - VGS undervoltage filter time ($t_{VGS_UV_Blank}$). The filter time can be configured as follows: 770 ns × N, N = 1 to 16 [0x0 to 0x0F]. Filter time starts after an undervoltage event has been detected (comparator output changes to high). If VG and VCP voltage rise above the detection threshold during filter time, filter time will be reset and it will be restarted after VGS undervoltage occurs again.

ILIMFLT [3:0], SCFLT [3:0], EGBLT [3:0]	Blanking/Filter time (ns), typical (±5%)
4′b0000	0
4'b0001	250
4'b0010	500
4'b0011	750
4'b0100	1000
4'b0101	1250
4'b0110	1500
4'b0111	1750

Table 5-1. Current Limitation Detection/Short Circuit Detection Time



continued	
ILIMFLT [3:0], SCFLT [3:0], EGBLT [3:0]	Blanking/Filter time (ns), typical (±5%)
4'b1000	2000
4'b1001	2500
4'b1010	3000
4'b1011	3500
4'b1100	4000
4'b1101	5000
4'b1110	6000
4'b1111	8000

5.4 Charge Pumps (CP1 and CP2) (Submit Feedback)

The ATA6847 supports 100% duty cycle operation by using two charge pumps. CP1 supplies the low-side gate drivers. Its input voltage is generated from the battery supply pin VDH. CP2 supplies the high-side gate drivers. It is generated out of the charge pump output of VG. Each charge pump (CP1 and CP2) charges from its input supply via an external flying capacitor into an external storage capacitor. VG is the output pin of CP1, whereas VCP is the output pin of CP2.

After the GDU transition into Standby mode, CP1 is turned on if VS < VCP_START and turned off if VS > VCP_STOP. In case VS > VCP_STOP, a 12V LDO has been included to limit VG voltage to 12V.

The second charge pump, CP2, provides the high-side gate driver biasing, being active when the GDU is in Standby or Normal mode.

The module monitors the output voltages and delivers the undervoltage detection event, notified in the SIR3 Register, VCPUV and VGUV bits.

CP2 output may serve as a control output pin for a reverse voltage polarity protection MOSFET, see Figure 1-1.

5.5 Low Dropout Voltage Regulator (VDD1) (Submit Feedback)

Depending on the product, the VDD1 pin has a nominal voltage output level of 5V or 3.3V, see Product Family.


The voltage regulator needs an external capacitor to compensate and smooth any disturbances. It is recommended to use an MLC capacitor connected in parallel to a 100 nF ceramic capacitor.

During a short circuit at VDD1, the output current is limited to $I_{VDD1_fb_sc}$. In case the LDO temperature exceeds the T_{OT_sdwn} threshold, the VDD1 output will be switched off. As soon as the junction temperature decreases below $T_{OT_release}$, the regulator will be switched on again.

Exceeding the maximum sum load current of VDD1 and VDD2 $[I_{VDD1} + I_{VDD2}]$ beyond the output current foldback corner threshold $I_{VDD1_{fbcorner}}$ leads to a current limitation of LDO1. The current is getting limited down to the foldback short circuit limit $I_{VDD1_{fb_{sc}}}$ with decreasing load resistance. This feature reduces the dissipated power in overloading or short circuit conditions, and prevents LDO damage. This principle is illustrated in the Principle Foldback Current Waveform (Figure 5-7).



Figure 5-7. Principle Foldback Current Waveform



A proper connection between the exposed pad and a heat sink is recommended for sufficient power dissipation.

If the supply voltage (VS) is below the nominal output voltage of VDD1, the foldback current limitation is disabled and replaced with the standard current limitation (I_{VDD1lim}).

5.6 Low Dropout Voltage Regulator (VDD2) (Submit Feedback)

ATA6847-5050, and ATA6847-5033 provide a voltage regulator with an output voltage of V_{VDD2} = 3.3V. The VDD2 is powered from the 5V output of the VDD1 regulator. The maximum output current is limited to $I_{VDD2lim}$.

The ATA6847-3333 provides an inhibit output pin, **INH**. The purpose of the INH pin is to control external devices, such as external voltage regulators.

When inactive, the INH pin output level is high ohmic. When active, the INH voltage is on VS level.

5.7 Current Sense Amplifier (CSA) (Submit Feedback)

The ATA6847 provides two fully integrated operational amplifiers, tailored for measuring power stage currents by sensing currents across the shunt resistors. The gain and output offset voltage are configurable by setting the corresponding bits in the CSCR register via the SPI interface.

Optionally, the CSAs can be disabled.

The CSA output voltage range is adapted to the VIO voltage.

The CSA3 output voltage can be monitored with the ILim module, see OUTPUT CURRENT LIMITATION.

Bit	7	6	5	4	3	2	1	0
	CSA3EN	—	CSA1EN	—	OFFSET		GAIN	
Read/Write	R/W	U	R/W	U	R/W	R/W	R/W	R/W
Initial Value	1	0	1	0	0	0	0	0

Register 7: CSCR Register - Current Sensing OpAmp Control Register (Address 0x0C)

Bit 7 - CSA3EN Enable current sense amplifier 3. The CSA is enabled when the device is in Standby/ Normal mode and the corresponding enable bit is set to '1'. All current sense amplifiers will need a maximum of 20 µs to settle their output voltage after the enable signal is set to '1'.

Bit 6 - Unimplemented.

Bit 5 - CSA1EN Enable current sense amplifier 1. The CSA is enabled when the device is in Standby/Normal mode and the corresponding enable bit is set to '1'. If current sense amplifier 1 (CSA1EN = '1') is enabled and BEMFEN (in GDUCR1) is enabled, then both Back EMF detection and current sense amplifier 1 will be disabled. All current sense amplifiers will need a maximum of 20 µs to settle their output voltage after the enable bit is set to '1'.



Bit 4 - Unimplemented.

Bits 3:2 - OFFSET Current sensing amplifier output offset set point.

'2'b00'=V_{VIO}/16

'2' b01'= V_{VIO}/8

'2'b10'=V_{VIO}/4

'2' b11'= V_{VIO}/2

Bits 1:0 - **GAIN** Current sensing OpAmp gain set point.

'2'b00'=8

'2'b01'=16

'2'b10'= 32

'2'b11'=64


5.8 Back EMF Sampler and Back EMF Detection (Submit Feedback)


The ATA6847 comes with a fully-integrated B-EMF detection module, which converts the motor phase voltages into digital feedback signals. The B-EMF unit includes a resistor network and three high-speed, Zero-Cross Detection comparators (ZCD). The scaled phase signals VSHx are compared with the emulated motor neutral point voltage for estimating the virtual zero crossing. The ZCD comparator outputs provide three digital feedback signals via the BEMF1, BEMF2 and BEMF3 pins.

B-EMF detection is activated using the GDUCR1 Register.

5.9 Motor Line Diagnostics (Submit Feedback)

While the motor is not in operation, the B-EMF module can be used for motor line diagnostics. GDU must be in GDU Standby mode. Motor line (SHx) short to GND, short to VDH and open load can be evaluated, see Motor Line Diagnostics Setup. The MLDCR register is used to control the motor line diagnostics. As soon as the diagnostics are activated, the outputs of the diagnostics comparators will continuously update the MLDRR register. Enabling the motor line diagnostics disables the NIHX and ILX PWM input pins.







Motor Line Short to GND and Supply Test and Motor Line Open Connection Test show the motor clamp short to GND, short to V_{BUS} or open load failure detection.

Figure 5-9. Motor Line Short to GND and Short to VDH Test





Figure 5-10. Motor Line Open Load Test.



A sufficient delay time is required before evaluating the MLDRR register, accounting for parasitic board and power MOSFET capacitances, and limited current capability of the diagnostics current sources.

Motor line diagnostics can be activated when VS is within the valid operating range, the ATA6847 is in Normal mode and the GDU is in GDU Standby mode.



5.9.1 MOTOR LINE DIAGNOSTICS CONTROL REGISTERS (Submit Feedback)

Register 8: MLDCR Register – Motor Line Diagnostics Control Register (Address 0x0E)

Bit	7	6	5	4	3	2	1	0
	—	SOURCE3	SINK3	SOURCE2	SINK2	SOURCE1	SINK1	MLDEN
Read/Write	U	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

The motor line diagnostics circuitry is controlled by the MLDCR register.

Bit 7 - Unimplemented.

Bit 6 - SOURCE3 Enables source current source 3 if SOURCE3 = '1' and disables source current Source 3 if SOURCE3 = '0'.

Bit 5 - SINK3 Enables sink current source 3 if SINK3 = '1' and disables sink current Source 3 if SINK3 = '0'.

Bit 4 - SOURCE2 Enables source current source 2 if SOURCE2 = '1' and disables source current Source 2 if SOURCE2 = '0'.

Bit 3 - SINK2 Enables sink current source 2 if SINK2 = '1' and disables sink current Source 2 if SINK2 = '0'.

Bit 2 - SOURCE1 Enables source current source 1 if SOURCE1 = '1' and disables source current Source 1 if SOURCE1 = '0'.

Bit 1 - SINK1 Enables sink current source 1 if SINK1 = '1' and disables sink current Source 1 if SINK1 = '0'.

Bit 0 - MLDEN Enables (MLDEN = '1', default) and disable (MLDEN = '0') motor-line diagnostics only in GDU Standby mode.

Register 9: MLDRR Register - Motor Line Diagnostics Results Register (Address 0x12)

The motor-line diagnostics results can be read from the MLDRR register. The register is accessed via SPI. The results are available after each change in the MLDCR register.

Bit	7	6	5	4	3	2	1	0
	_	—	DIAG3_HS	DIAG3_LS	DIAG2_HS	DIAG2_LS	DIAG1_HS	DIAG1_LS
Read/Write	U	U	R	R	R	R	R	R
Initial Value	0	0	0	0	0	0	0	0

Bits 7:6 - Unimplemented.

Bits 5:0 - DIAGx_HS, DIAGx_LS Diagnostics results register bits. Interpret the results as described in Motor Line Short to GND and Short to VDH Test and Motor Line Open Load Test.



5.10 Wake-up Sources (Submit Feedback)

5.10.1 LOCAL WAKE-UP VIA WAKE PIN (Submit Feedback)

The ATA6847 provides a high-voltage input pin (WAKE) with the purpose of waking up the device.

The local wake up is active after enabling it via the LOCWUE bit.

A local wake-up request is detected when a falling edge has been detected on the WAKE pin and the logic level on the pin has been stable for at least t_{local_wu} . The event will be signaled via the NIRQ pin in all Device Operation Modes (DOPM).

In Deep Sleep mode the local wake up is always active, independent of the LOCWUE bit value, as all SPI registers are cleared upon entering Deep Sleep mode. However, Deep Sleep mode cannot be entered without LOCWUE = '1'.

5.10.2 WAKE-UP CONTROL REGISTER (Submit Feedback)

Register 11: WUCR Register - Wake-up Control Register (Address 0x04)

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	LOCWUE
Read/Write	U	U	U	U	U	U	U	R/W
Initial Value	0	0	0	0	0	0	0	1

Bits 7:1 - Unimplemented.

Bit 0 - LOCWUE Local wake-up enable. Setting this bit to '1' will enable the local wake up via the WAKE pin, while setting the bit to '0' will disable it.

5.11 Watchdog (Submit Feedback)

The watchdog is used to monitor the proper function of the microcontroller and to trigger a Reset, if the microcontroller stops serving the watchdog due to a lock-up in the software or other malfunction. The NRES pin is pulled to Low when a watchdog Reset event is detected.

5.11.1 WATCHDOG BEHAVIOR DURING POWER-ON AND AFTER MCU RESET (Submit Feedback)

For a safe start-up, the microcontroller must issue a watchdog trigger command, followed by the configuration of the watchdog via the WDCR registers. Following this, the device enters Device Standby mode. As soon as the ATA6847 enters Standby mode, the watchdog starts with a long open window (t_{LW}). **Within this long open window, the watchdog must be triggered.** If the watchdog trigger is missing, the watchdog will generate a Reset via the NRES pin. In case of a correct first trigger within the long open window time, the watchdog starts its normal operation.

The watchdog cannot be disabled and configured in the following cases:

- After the power-on of the device and before it receives the first trigger in long open window mode.
- In all other cases when the watchdog is enabled and the device moves from MCU Reset mode to Standby mode, before the watchdog receives the first trigger.

If the WDLW bit from the Watchdog Control Register 1 is set to '1' (default value), the watchdog timer will always be reset when the Reset pulse time expires and starts the long open window after the device enters Standby mode. Otherwise, the watchdog will continue with its normal operation immediately, and skip the long window.

5.11.2 WATCHDOG REGISTERS AND FEATURES (Submit Feedback)

The built-in watchdog is activated by default and starts after powering on the device. The watchdog can be reconfigured or disabled only after power-on AND the first trigger.



The watchdog supports two operating modes:

• Window mode

In Window mode, a watchdog trigger event within the watchdog trigger window resets the watchdog timer.

The Window Mode is only available in Normal mode.

Time-out mode

In Time-out mode, the watchdog can be triggered any time within the trigger range by a watchdog trigger.

Figure 5-11. Window Watchdog in Window Mode





Figure 5-12. Window Watchdog in Time-out Mode





In order to avoid unwanted configuration of the watchdog, the ATA6847 only allows configuration of the watchdog (write access to WDCR1 and WDCR2 registers) when the device is in Standby mode.

Every write access to the WDCR1 and WDCR2 registers via SPI will reset the Watchdog Timer and immediately apply the changes.

If Window mode is selected (WDC = 100), the watchdog will remain in (or switch to) Time-out mode until the device enters Normal mode (Window mode is only supported when the device is in Normal mode).

Any attempt to configure the watchdog (write access to WDCR1 Register and WDCR2 Register) while the device is not in Standby mode will trigger a Reset of the microcontroller, and the device will set the ILLCON bit in the Watchdog Status register, WDSR (illegal watchdog configuration).

The ATA6847 watchdog supports eight watchdog periods. The watchdog period is programmable via the Watchdog Period bits (WWDP) in the Watchdog Control Register 2 (WDCR2). The selected period is valid for both Window and Time-out modes. The default watchdog period value is 128 ms.

A watchdog trigger event (an SPI write access to the WDTRIG register with the pattern (01010101) resets the Watchdog Timer. The Watchdog Reset pulse width is configured via the WRPL bits in the WDCR2 Register.

Register 12: WDCR1	Register – Watchdo	g Configuration Register	1 (Address 0x21)
-0	-0		· · · · · · · · · · · · · · · · · · ·

Bit	7	6	5	4	3	2	1	0
	WDC			WD	PRE	—	WDLW	—
Read/Write	R/W	R/W	R/W	R/W	R/W	U	R/W	U
Initial Value	0	1	0	0	0	0	1	0

Bits 7:5 - WDC Watchdog mode control:

- 001 = OFF mode
- 010 = Time-out mode (default)
- 100 = Window mode

Bits 4:3 - WDPRE Watchdog period control:

- 00 = Watchdog prescale factor 1 (default)
- 01 = Watchdog prescale factor 1.5
- 10 = Watchdog prescale factor 2.5
- 11 = Watchdog prescale factor 3.5

Bit 2 - Unimplemented.

Bit 1 - WDLW

If the bit is set to '1': After LH is released, the WDT is reset, and the first trigger window is long (t_{LW}).

If the bit is set to '0': After LH is released, the WDT is reset, and the first trigger window is standard (as configured by WDPRE and WWDP).

Bit 0 - Unimplemented.



Register 13: WDCR2 Register - Watchdog Configuration Register 2 (Address 0x22)

Bit	7	6	5	4	3	2	1	0	
		WV	VDP		WRPL				
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	1	0	0	0	0	0	1	

Bits 7:4 - WWDP Watchdog period configuration (ms, prescale factor = 1, ± 20%):

1000 = 8

0001 = 16

- 0010 = 32
- 0011 = 64
- 0100 = 128 (default)
- 1101 = 256
- 1110 = 1024
- 0111 = 4096

Bits 3:0 - WRPL Watchdog reset pulse length (ms, ± 20%):

- 1000 = 1.25
- 0001 = 4.3 (default)
- 0010 = 11.25
- 1011 = 22.5
- 0100 = 45
- 1101 = 67.5
- 1110 = 112.5

0111 = 170

The watchdog is an important safety mechanism that must be configured correctly. Two mechanisms are provided to prevent watchdog parameters from being changed by mistake.

- All configuration bitfields in the registers WDC, WWDP and WRPL have a hamming distance of at least two for valid states.
- Reconfiguration protection: The configuration is only possible in Standby mode.

Having a hamming distance of at least two for all valid states for the control bitfields, WDC, WWDP and WRPL, ensures that a single bit error cannot cause the watchdog to be configured incorrectly (at least two bits must be flipped to reconfigure WDC, WWDP or WRPL). If an attempt is made to write an invalid code to the WDCR1 register or WDCR2 register, the SPI write to the WDCRx register is ignored and the CACC bit in the Watchdog Status register is set.



Bit	7	6	5	4	3	2	1	0
	OFF	CACC	ILLCON	TRIGS	OF	OFSLP	ETRIG	—
Read/Write	R	R/W	R/W	R	R/W	R/W	R/W	U
Initial Value	0	0	0	0	0	0	0	0

Register 14: WDSR Register - Watchdog Status Register (Address 0x23)

Bit 7 - OFF Value is '1' when Watchdog is OFF.

Bit 6 - CACC Corrupted write access to the watchdog configuration registers.

Bit 5 - ILLCON An attempt is made to reconfigure the watchdog control register while the device is not in Standby mode.

Bit 4 - TRIGS The device sets this bit to '1' if the Window mode watchdog is in the first half of the window and sets it to '0' if the Window mode watchdog is in the second half of the window. If the WD is not in Window mode, this bit will always be set to '0'.

Bit 3 - OF Watchdog overflow (Time-out/Window mode in Standby or Normal mode).

Bit 2 - OFSLP Watchdog overflow in Sleep mode (Time-out mode).

Bit 1 - ETRIG Watchdog triggered too early (Window mode).

Bit 0 - Unimplemented.

Writing '1' to the corresponding bit of the watchdog status register will reset the bit.

A microcontroller Reset is triggered immediately in response to an illegal watchdog configuration (configuration of the watchdog in Normal or Sleep mode), an incorrect Watchdog Trigger event in Window mode (watchdog overflow or triggered too early) or when the watchdog overflows in Time-out mode. If a Reset is triggered by the window watchdog the Window Watchdog Reset Event register will be set. The device will enter the μC Reset mode and enter Standby mode after the Reset is finished.

If a Reset is triggered by the watchdog, the respective Reset event register will be set. The device will enter the MCU Reset mode, followed by Standby mode, after the Reset takes place.

If there is a corrupted write access to the watchdog configuration registers and/or an illegal configuration of watchdog control register occurred when the watchdog is in OFF mode, the corresponding status register bit will be set.

If the fault register bits (CACC, ILLCON, OF, OFSLP and ETRIG bits) are not reset to zero before enabling the window watchdog, an MCU Reset will be triggered immediately after enabling the watchdog.

Bit	7	7 6 5 4 3 2 1 0							
		WDTRIG							
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

A watchdog trigger is an 8-bit wide SPI pattern written to the WDTRIG register.

A valid watchdog trigger event resets the watchdog timer. The only valid trigger pattern is **0b01010101**.




5.12 Serial Peripheral Interface (SPI) (Submit Feedback)

The SPI is used to communicate with a host microcontroller. The ATA6847 is configured and operated using SPI transfers. SPI transfers are disabled in Sleep and Deep Sleep modes.

The SPI allows full-duplex data transfer. Status information is returned when new control data are shifted in. The interface also offers read-only access, allowing registers to be read back without changing the register content.

Bit sampling is performed on the falling edge of the clock pin (SCK) and data is shifted in/out on the rising edge (see the figure below).

Figure 5-13. SPI Timing Protocol.



The SPI data is stored in dedicated 8-bit registers, and each register is assigned a unique 7-bit address. Sixteen bits must be transmitted to the device for a single register write operation.


The **first byte** contain the 7-bit address along with a 'read/write' bit (the LSB). The read/write bit must be '0' to indicate a write operation. If this bit is '1', a read operation is performed and any data after this bit is ignored.

The **second byte** contain the data meant to be written to the register. The contents of the addressed register(s) are returned via the SDO pin, while a read or write operation is performed.

For faster programming, 16, 24 and 32-bit read and write operations are supported. For 24 and 32-bit operations, the register address is automatically incremented: once for a 24-bit operation and twice for a 32-bit operation.

Attempting to write to a non-existing register is not prohibited. If the available address space is exceeded during a write operation, the data beyond the valid address range is ignored without generating an SPI failure event.

Figure 5-14. SPI Transfer Data Structure



The number of transmitted SPI bits is monitored during SPI transfers. If the number of bits is not equal to 16, 24 or 32, the transfer is aborted.



An SPI failure event is captured (SPIF = '1', see SIR1 Register) if the SPI failure detection is enabled (SPIFECE = '1') and at least one of the following SPI failures is detected:

- SPI clock count error: only 16, 24 and 32-bit commands are valid for both read and write operation
- Illegal DOPM code (see DOPMCR Register)
- · Attempted write access to locked register

If more than 32 bits are clocked in on the SDI pin during a read and write operation, the data stream on the SDI pin is looped back on the SDO pin from bit 33 onwards.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x01	DOPMCR	RSTLVL	VDDIOOVSD	_	_	—		DOPM [2:0]	
0x03	GOPMCR					_	(GDUOPM [2:0]	
0x04	WUCR					_			LOCWUE
0x05	GDUCR1			CCP	T [5:0]			CCEN	BEMFEN
0x06	GDUCR2	HSOFF	LSOFF	TSV	ло		EGBLT		
0x07	GDUCR3	ADI	ADDTHS ADD			HSS	SRC	LSS	SRC
0x08	GDUCR4	COMPEN	VDHOVSD	UVVGSEN	UVVGSLVL		VGSUVFI	T [3:0]	
0x09	ILIMCR	ILIMEN		ILIN	//FLT		ILIMSDEN	_	_
0x0A	ILIMTH		DAC6	DAC5	DAC4	DAC3	DAC2	DAC1	DAC0
0x0B	SCPCR	SCSDEN	SCFLT [3:0] SCTHSEL [2:0						
0x0C	CSCR	CSA3EN		CSA1EN		OFF	SET	GAIN	
0x0E	MLDCR		SOURCE3	SINK3	SOURCE2	SINK2	SOURCE1	SINK1	MLDEN
0x0F	RWPCR					_	_	_	WP0
0x10	DSR1	SMTS	VDD2OTPWS	VDD10TPWS	GDUOTPWS	_	GDUS	_	—
0x11	DSR2		VDD2OVS	VDD10VS	VDD2UVS	VDD1UVHS	VDD1UVLS	VGUVS	VCPUVS
0x12	MLDRR			DIAG3_HS	DIAG3_LS	DIAG2_HS	DIAG2_LS	DIAG1_HS	DIAG1_LS
0x13	SIR1	VSUPF	WAKE	SYS	ILIM	LDOF	OVTF	VDSSC	VGSUV
0x14	SIR2		VDD2OV	VDD10V	VDD2UV	VDD1UVH	VDD1UVL	_	_
0x15	SIR3	VGUV	VCPUV	SCHS3	SCHS2	SCHS1	SCLS3	SCLS2	SCLS1
0x16	SIR4	OVTSDVDD2	OVTSDVDD1	OVTSDGDU		OVTPWVDD2	OVTPWVDD1	OVTPWGDU	_
0x17	SIR5	VDHOV	VSUV	LOCWU		SPIF	PWRON	SYSERR	OSCF
0x18	SIECER1	GSCECE	VDHOVECE	ILIMECE		_	VSUVECE	SPIFECE	OVTPWECE
0x19	SIECER2		_		VDD2UVECE	VDD1UVHECE	VDD1UVLECE	VDD2OVECE	VDD10VEC
0x20	WDTRIG	WDTRIG							
0x21	WDCR1		WDC		WI	OPRE	_	WDLW	
0x22	WDCR2		WW	VDP	1	WRPL			
0x23	WDSR	OFF	CACC	ILLCON	TRIGS	OF	OFSLP	ETRIG	_

5.12.1 Register Summary (Submit Feedback)



5.13 Diagnostics and Protections (Submit Feedback)

5.13.1 SLEEP MODE PROTECTION (Submit Feedback)

All interrupt bits must be cleared before the device transitions into Sleep or Deep Sleep mode. Otherwise, the device will switch to Standby mode in response to a Go-to-Sleep or Go-to-Deep-Sleep command (if DOPM = Sleep or Deep Sleep, see <u>Device Operating Modes</u>).

5.13.2 VS SUPPLY UNDERVOLTAGE PROTECTION (Submit Feedback)

If $V_{VS} < V_{VS_UV_Set}$ has been detected, the device will:

- Switch the GDU to GDU Standby mode, if it was in GDU Normal mode.
- Set the status register bit, VSUV (see SIR5 Register).
- In case the event capture enable register bit (VSUVECE) is set to '1' (see SIECER1 Register), an NIRQ interrupt will be generated.

5.13.3 VDH SUPPLY OVERVOLTAGE PROTECTION (Submit Feedback)

The VDH supply overvoltage protection is active when setting the VDHOVSD bit to '1'. If a $V_{VDH} > V_{VDH_{OV_{Set}}}$ event occurs, the device will switch the GDU to GDU Standby mode (when in GDU Normal mode) and the Charge Pump will be deactivated (as long as the overvoltage condition is valid).

If the VDHOVSD bit is set to '0', the device will not react to the overvoltage event, the GDU will remain in Normal mode and the Charge Pump will keep operating. Only an NIRQ interrupt event will be generated, presuming the VDHOVECE bit is set to '1'.

The device will set the status register bit (VDHOV, see the SIR1 Register), presuming the VDHOVECE bit is set to '1', and an NIRQ interrupt event will be generated. Set the VDHOVECE bit to '0' to disable VDH overvoltage event capture.

VDH overvoltage monitoring is only active in Normal mode.

5.13.4 VDD1/VDD2 UNDERVOLTAGE AND OVERVOLTAGE PROTECTION (Submit Feedback)

The ATA6847 provides various levels of VDD1 and VDD2 undervoltage monitoring. The feature is enabled by the RSTLVL bit.

If an undervoltage event has been detected at the VDD1 or VDD2 pin, the following will happen:

- The status bit VDDxUV (x = 1 or 2) and/or VDD1UVL will be set.
- The NIRQ pin will be asserted if the corresponding interrupt event capture enable register bit is set (see SIR2 Register).
- The device will switch to MCU Reset mode, causing the GDU to switch into GDU Standby mode.

If an overvoltage event has been detected on the microcontroller supply for longer than the overvoltage detection debouncing time, $t_{VDD1_OV_deb}$ or $t_{VDD2_OV_deb}$, the device is forced into Sleep mode, given that VDDIOOVSD is set to '1'. A number of actions are taken while switching into Sleep mode:

- All previously captured system interrupt events are cleared before the device switches to Sleep mode.
- Local wake up is enabled.
- Status bit SMTS is set to '1' (See DSR1 Register).
- The status register bit VDDIOOVSD (see #DOPMCR) will be set, presuming the VDD1OVECE or VDD2OVECE bit is set to '1'.
- The NIRQ pin will be asserted. Setting the VDD1OVECE and/or VDD2OVECE bits to '0' will disable VDD1 and/or VDD2 overvoltage event capture, respectively.



VDD1 and VDD2 overvoltage monitoring are active in Normal mode.

5.13.5 VGS MONITORING AND EXTERNAL MOSFET PROTECTION (Submit Feedback)

The ATA6847 monitors the gate supply voltage for each of the low and high-side external MOSFETs. The VG pin buffers the low-side gate supply voltage, whereas the VCP pin buffers the high-side gate supply voltage. The device provides two undervoltage detection thresholds, valid for both low and high-side gate supply voltages. The used threshold can be selected via the UVVGSLVL bit (see GDUCR4 Register).

A gate supply undervoltage condition for the low-side gate drivers occurs if $V_{VG} - V_{GND} < V_{VGS UV Set x}$.

A gate supply undervoltage condition for the high-side gate drivers occurs if $V_{VCP} - V_{VDH} < V_{VGS UV Set x}$.

VDH ~ VGS_UV_Set_

In both cases:

- The GDU will be switched into GDU Standby mode.
- The gate control inputs NIHx and ILx are ignored.
- The according status register bit(s) VGUV and/or VCPUV will be set (see the SIR3 register).
- The NIRQ pin will be asserted.

The external MOSFET gate source (VGS) undervoltage monitoring is active as soon as the VG and VCP regulators are enabled, and the UVVGSEN bit is set (see GDUCR4 Register). Both the VG and VCP regulators start operating when the transition to GDU Normal mode occurs. Transitioning to GDU Standby mode is not possible unless VG and VCP are within the valid range. The status of both VG and VCP output regulators can be seen in the DSR2 register (see DSR2 Register).

The VGS undervoltage event capturing is active in GDU Standby mode and GDU Normal mode. In GDU Standby mode, the VGS undervoltage event is filtered with $t_{VGS_U_V_Blank_ADOO}$, ensuring the VG and VCP regulators ramp up properly. The delay filter is activated only once, when both VG and VCP regulators are activated. In case the VG and/or VCP regulator/s are not able to reach the requested voltage level (undervoltage level) within the filter time, NIRQ will be asserted.

UVVGSEN	VGS Monitoring
0	VGS monitoring deactivated – GDU state machine ignores all VGS UV events.
1	VGS monitoring activated – GDU switches into GDU Normal mode only if no VGS undervoltage has been detected.

5.13.6 OUTPUT CURRENT LIMITATION (Submit Feedback)

The ATA6847 provides an output current limitation feature for monitoring the external power MOSFETs sum current. The output of OpAmp3 is internally connected to a comparator. The limitation voltage is set in the ILIMTH Register. The limitation feature is active in Device Normal mode, as soon as it is activated via the ILIMEN bit, see the ILIMCR Register below.

On a current limitation event, different reactions can be configured, as following:

- If the ILIMSDEN bit is set to '1' (latched behavior), the interrupt event is latched and the GDU will switch into GDU Standby mode.
- If the ILIMSDEN bit is set to '0' (unlatched behavior), GDU Normal mode is maintained, but the six GHx and GLx gate driver outputs are deactivated until ILIM condition is resolved.

The interrupt register bit "ILIM" (see SIR1 Register) will be set, and an interrupt will be generated under the following conditions:

- Unlatched fault handling (ILIMEN = '1' AND ILIMSDEN = '0') and ILIMECE bit is set to '1'; or
- Latched fault handling (ILIMEN = '1' AND ILIMSDEN = '1')

The interrupt register bit "ILIM" will be cleared under the following conditions:



- When any of the six gate driver outputs become active while the unlatched fault handling is enabled; or
- When the ILIM bit is set to `1' via SPI.

The ATA6847 will ignore any current limitation event if the ILIMEN bit is set to '0'.

The current limitation detection delay filter can be configured using ILIMFLT in the ILIMCR Register. The following table explains the ILIM control bits in more detail:

ILIMEN	ILIMECE	ILIMSDEN	Device Behavior
0	0/1	0	No action on current limitation events
0	0/1	1	No action on current limitation events
1	1	0	Interrupt generation, unlatched automatic fault handling, interrupt event delay is inactive as soon as the interrupt bit is reset by the gate control.
1	0	0	No interrupt, unlatched automatic fault handling
1	0/1	1	Interrupt generation and latched fault handling

Register 16: ILIMCR Register - Current Limitation Control Register (Address 0x09)

Bit	7	6	5	4	3	2	1	0
	ILIMEN		ILIMFLT			ILIMSDEN	—	—
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	U	U
Initial Value	1	1	0	0	0	1	0	0

Bit 7 - ILIMEN Current limitation enable bit. Set to '1' activates the current limitation, whereas set to '0' deactivates it.

Bits 6:3 - ILIMFLT Current limitation filter time bits. The filter times are configured according to Current Limitation Detection/Short Circuit Detection Time. The filter time starts after the current limitation threshold has been reached. If the sensed current drops below the detection threshold during the filter time, the filter time will be reset and restarted.

Bit 2 - ILIMSDEN Current limitation shutdown enable bit. If set to '1', it will switch to GDU Standby mode and disable all gate drive outputs when a current limitation event has been detected, whereas if set to '0', the GDU stays in Normal mode. In the latter case, the unlatched automatic fault handling is activated.

Bits 1:0 - Unimplemented.

Register 17: ILIMTH Register - Current Limitation Threshold Register (Address 0x0A)

Bit	7	6	5	4	3	2	1	0
	—	DAC6	DAC5	DAC4	DAC3	DAC2	DAC1	DAC0
Read/Write	U	R/W						
Initial Value	0	0	0	0	0	0	0	0

Bit 7 - Unimplemented.

Bits 6:0 - DACx Current limitation threshold DAC input.

Formula to calculate the current threshold through the external power MOSFETs:

$$V_{ILIM_TH} = \frac{V_{VIO}}{128} \sum_{x=0}^{6} DAC_x \times 2^x$$



5.13.7 VDS DRAIN-SOURCE VOLTAGE MONITORING AND POWER STAGE SHORT CIRCUIT

PROTECTION (Submit Feedback)

Short circuits in the half-bridge circuitry are monitored by sensing the voltage drop across the drain source of the external high-side and low-side MOSFETs. Comparators monitor the voltage drop between the drain (VDH) and the source terminals (SHx) of the external high-side MOSFET transistors, as well as between the external low-side MOSFET transistors drain (SHx) and source (GND). The voltage drop is monitored during the ON phase of the MOSFET, according to the ILx and NIHx pins.

The voltage drop is compared with the reference voltage. As soon as one of the drain-source voltage drops exceed the V_{SCREF} threshold, a short circuit in this branch is detected.

The Short Circuit Reference Threshold (V_{SCREF}) can be configured via SPI, using the SCTHSEL [2:0] bits (see table Short Circuit Detection Threshold).

The following actions occur in case of a short circuit event. The corresponding interrupt register will be set according to the SIR3 Register. The short circuit event will be signaled at the interrupt output pin (NIRQ). The GDU will be switched to GDU Standby mode, and all gate driver outputs will be disabled if SCSDEN bit is set to '1'. If the SCSDEN bit is set to '0', the device will only indicate the event at the NIRQ pin and the gate control will not be disabled.

To prevent false short circuit triggering, a VDS Drain-Source Short Circuit event is blanked out with the edge blanking time using the EGBLT bits (GDUCR2 register). Furthermore, the VDS short circuit event is filtered, and the filter time can be configured using the SCFLT[3:0] bits (see the SCPCR Register).

Bit	7	6	5	4	3	2	1	0	
	SCSDEN		SCFLT [3:0]			SCTHSEL [2:0]			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	1	0	0	0	0	0	0	

Register 18: SCPCR Register - Short Circuit Protection Control Register (address 0x0B)

Bit 7 - SCSDEN Short circuit shutdown enable. Set to '1', all gate driver outputs are disabled as soon as a short circuit failure has been detected. Set to '0', the short circuit event will only be indicated through the NIRQ pin.

Bits 6:3 - SCFLT [3:0] Short circuit filter time. The filter time needs to be configured according to Current Limitation Detection/Short Circuit Detection Time. The filter time starts after the edge blanking time (t_{EG_Blank}) expired and a V_{DS} voltage larger than V_{SCREF} has been detected. If the sensed voltage drops below the detection threshold during the filter time, the filter timer will be reset and will restart when another short circuit event occurs.

Bits 2:0 - SCTHSEL [2:0] Short circuit detection threshold.

Table 5-2. Short Circuit Detection Threshold (V_{SCREF})

SCTHSEL [2:0]	V _{SCREF} [mV]
3'b000	125
3'b001	250
3'b010	500
3'b011	750
3'b100	1000
3'b101	1250
3'b110	1500
3'b111	1750



5.13.8 TEMPERATURE MONITORING AND OVERTEMPERATURE PROTECTION (Submit Feedback)

The device offers two overtemperature detection thresholds, a pre-warning and a shutdown threshold. Thermal sensors are placed at different locations on the die: VDD1 LDO, VDD2 LDO and GDU.

If the temperature of one or more of the thermal sensors exceeds the overtemperature pre-warning threshold ($T_J > T_{OT_PREW_Set}$), the device will set the common pre-warning bit (OTPWS = '1', see DSR1 Register) and the corresponding interrupt bits (VDD10TPWS and/or VDD20TPWS and/or GDU0TPWS, see DSR1 Register). An overtemperature pre-warning interrupt will be generated at the NIRQ pin when the corresponding interrupt event capture enable register is set (see SIECER1 Register). The OTPWS bit is not latched and will be set to '0' as soon as the temperature of all monitored circuit parts decreases below the overtemperature protection pre-warning threshold.

If the temperature of one or more of the thermal sensors exceeds the overtemperature shutdown threshold (T_{OT_sdwn}), the overtemperature shutdown protection will be triggered for the corresponding circuit parts. This will trigger the following events:

- The VDD1 regulator is disabled in case the VDD1 regulator overtemperature shutdown has been triggered.
- The VDD2 regulator, if available, is disabled when the VDD2 regulator overtemperature shutdown has been triggered.
- The GDU is switched to GDU Standby mode when the GDU overtemperature shutdown has been triggered.
- At the same time, the corresponding overtemperature shutdown interrupt register will be set (see SIR4 Register).
- NIRQ pin will be asserted.

Wake-up events are still detected in case of overtemperature occurrence. A wake-up event will be signaled by asserting the NIRQ pin.

5.13.9 INTERRUPT/WAKE-UP EVENT DELAY (NIRQ) (Submit Feedback)

Frequent interrupt or wake-up events can require significant microcontroller processing time because the NIRQ pin is asserted each time an interrupt/wake-up event is generated. Therefore, the device incorporates an interrupt/wake-up delay timer (td_evt_cap) to limit the frequency of interrupt events.

When one of the event capture status bits is cleared, the NIRQ pin is deasserted, and the event delay timer starts. If further events occur while the event delay timer is running, the relevant status bits are set and NIRQ stays deasserted. As soon as the event timer expires, and one or more events are pending, the NIRQ pin is asserted again to alert the microcontroller.

We use microcontroller often in this DS without host. Using host is only required when we talk about the SPI "master".

This way, the microcontroller is interrupted only once to process several events, rather than several times to process each individual event. If the microcontroller has cleared all active event capture bits before the event delay timer expires, the NIRQ pin remains deasserted, presuming no new or pending events occurred.

The event capture registers can be read at any time.

5.13.10 PROTECTION AND FAULT EVENT REGISTERS (Submit Feedback)

There are several types of registers:

- System Interrupt Event Capture Enable Registers used for interrupt configuration: SIECER1 and SIECER2
- System Interrupt Registers used for diagnostics feedback: SIR1-SIR5



• Device Status Registers used for hardware fault status feedback: DSR1 and DSR2

The registers are accessible via the SPI interface.



Bit	7	6	5	4	3	2	1	0
	GSCECE	VDHOVECE	ILIMECE	—	—	VSUVECE	SPIFECE	OVTPWECE
Read/Write	R/W	R/W	R/W	U	U	R/W	R/W	R/W
Initial Value	1	1	1	0	0	1	1	1

Register 19: SIECER1 Register – System Interrupt Event Capture Enable Register (Address 0x18)

Bit 7 - GSCECE General short circuit failure event capture enable bit. Default value '1'. By clearing the **GSCECE** bit, the short circuit fault capture for all branches of the external MOSFET bridge will be disabled.

Bit 6 - VDHOVECE VDH overvoltage failure event capture enable ($V_{VDH} > V_{VDH_OV_Set}$). The VDHOVECE bit set to '1' enables the VDH overvoltage event capture, whereas set to '0' disables the VDH overvoltage capture.

Bit 5 - ILIMECE Current limitation event capture enable register. Set to '1' enables the current limitation event capture, whereas set to '0' disables it.

Bits 4:3 - Unimplemented.

Bit 2 - VSUVECE VS undervoltage failure event capture enable ($V_{VS} < V_{VS_UV_Set}$). Set to '1' enables the VS undervoltage event capture, whereas set to '0' disables it.

Bit 1 - SPIFECE SPI failure event capture enable register. Set to '1' enables the SPI failure interrupt, whereas set to '0' disables it.

Bit 0 - OVTPWECE Overtemperature pre-warning event capture enable. Set to '1' enables the overtemperature pre-warning event capture, whereas set to '0' disables it.

Register 20: SIECER2 Register – System Interrupt Event Capture Enable Register (Address 0x19)

Bit	7	6	5	4	3	2	1	0
	—	—	—	VDD2UVECE	VDD1UVHECE	VDD1UVLECE	VDD2OVECE	VDD10VECE
Read/Write	U	U	U	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	1	1	1	1	1

Bits 7:5 - Unimplemented.

Bit 4 - VDD2UVECE VDD2 undervoltage event capture enable (V_{VDD2}<V_{VDD2_UV_Set}). Set to '1' – enables the VDD2 undervoltage event capture. Set to '0' – disables it.

Bit 3 - VDD1UVHECE VDD1 undervoltage (V_{VDD1} < V_{VDD1_UV_Set}) event capture enable. Set to '1' – enables the VDD1 undervoltage event capture. Set to '0' – disables it.

Bit 2 - VDD1UVLECE VDD1 IO undervoltage ($V_{VDD1} < V_{VDD1_IO_UV_Set}$) event capture enable. Set to '1' – enables the VDD1 IO undervoltage event capture. Set to '0' – disables it.

Bit 1 - VDD2OVECE VDD2 overvoltage event capture enable ($V_{VDD2} < V_{VDD2_OV_Set}$). Set to '1' – enables the VDD2 overvoltage event capture. Set to '0' – disables it.

Bit 0 - VDD1OVECE VDD1 overvoltage event capture enable ($V_{VDD1} < V_{VDD1_OV_Set}$). Set to '1' – enables the VDD1 overvoltage event capture. Set to '0' – disables it.



Register 21: SIR1 Register - System Interrupt Register 1 (Address 0x13)

The SIR1 register shows the overall failure interrupt events. The bits are not latched, except for bit 4 (ILIM). The state of these flags is the result of the OR-ed operation with the latched bits from SIR2, SIR3 and SIR4. The SIR1 bits will be automatically cleared after clearing the corresponding SIR2-SIR5 bits.

Bit	7	6	5	4	3	2	1	0
	VSUPF	WAKE	SYS	ILIM	LDOF	OVTF	VDSSC	VGSUV
Read/Write	R	R	R	R/W	R	R	R	R
Initial Value	0	0	0	0	0	0	0	0

Bit 7 - VSUPF IC supply failure event interrupt. Will be set to '1' if SIR5[7] and/or SIR5[6] bits are set to '1'. The bit is reset to '0' when both SIR5[7] and SIR5[6] are cleared.

Bit 6 - WAKE Wake-up event interrupt. Will be set to '1' if SIR5[5] and/or SIR5[4] bits are set to '1'. This bit is reset to '0' when SIR5[5] is cleared.

Bit 5 - SYS System event interrupt. Will be set to '1' if SIR5[3:1] and/or SIR5[4] bits are set to '1'. This bit is reset to '0' when SIR5[5] is cleared.

Bit 4 - ILIM Power stage current limitation interrupt. Will be set to '1' if a power stage current limitation event has been detected. The bit is reset to '0' by writing a '1' to the bit or, when unlatched current limitation handling has been enabled, the ILIM bit will be cleared when any of the six gate control driver outputs are activated.

Bit 3 - LDOF LDO failure event interrupt. Will be set to '1' if any SIR2 register bits are set to '1'. The bit is reset to '0' when all of the SIR2 register bits are reset to '0'.

Bit 2 - OVTF Overtemperature failure event interrupt. Will be set to '1' if any of the SIR4 register bits are set to '1'. The bit is reset to '0' when all of the SIR4 register bits are reset to '0'.

Bit 1 - VDSSC Drain-Source monitoring VDS short circuit interrupt. Will be set to '1' if a VDS short circuit failure has been detected by at least one bit in SIR3[5:0] (at least one bit is set to '1'). The bit is reset to '0' when all the bits in SIR3[5:0] are cleared.

Bit 0 - VGSUV Gate-Source monitoring VGS undervoltage interrupt. Will be set to '1' if a VGS undervoltage failure has been detected by at least one bit in SIR3[7:6] (at least one bit is set to '1'). The bit is reset to '0' when both bits in SIR3[7:6] are cleared.

Bit	7	6	5	4	3	2	1	0
	—	VDD2OV	VDD10V	VDD2UV	VDD1UVH	VDD1UVL	—	—
Read/Write	U	R/W	R/W	R/W	R/W	R/W	U	U
Initial Value	0	0	0	0	0	0	0	0

Bit 7 - Unimplemented.

Bit 6 - VDD2OV VDD2 overvoltage event interrupt. Will be set to '1' if an overvoltage event has been detected at the VDD2 pin **AND** the VDD2OVECE bit set to '1'. The bit is reset to '0' by writing a '1' to it.

Bit 5 - VDD1OV VDD1 overvoltage event interrupt. Will be set to '1' if an overvoltage event has been detected at the VDD1 pin **AND** the VDD1OVECE bit is set to '1'. The bit is reset to '0' by writing a '1' to it.



Bit 4 - VDD2UV VDD2 undervoltage event interrupt. Will be set to '1' if an undervoltage event has been detected at the VDD2 pin **AND** the VDD2UVECE bit is set to '1'. The bit is reset to '0' by writing a '1' it.

Bit 3 - VDD1UVH VDD1 undervoltage event interrupt ($V_{VDD1} < V_{VDD1_UV_Set}$). Will be set to '1' if an undervoltage event has been detected at the VDD1 pin **AND** the VDD1UVHECE bit is set to '1'. The bit is reset to '0' by writing a '1' to it.

Bit 2 - VDD1UVL VDD1 undervoltage event interrupt ($V_{VDD1} < V_{VDD1_IO_UV_Set}$). Will be set to '1' if an undervoltage has been detected at the VDD1 pin **AND** the VDD1UVLECE bit is set to '1'. The bit is reset to '0' by writing a '1' to it.

Bits 1:0 - Unimplemented.

Register 23: SIR3	Register -	Svstem	Interrupt	Register	3 (Address ()x15)
-0	-0			-0		- /

Bit	7	6	5	4	3	2	1	0
	VGUV	VCPUV	SCHS3	SCHS2	SCHS1	SCLS3	SCLS2	SCLS1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

Bit 7 - VGUV VG undervoltage interrupt (($V_{VG} - V_{GND}$) < $V_{VGS_UV_Set_x}$). Will be set to '1' if a VG undervoltage event has been detected. The bit is reset to '0' by writing a '1' to it.

Bit 6 - VCPUV VCP undervoltage interrupt (($V_{VCP} - V_{VDH}$) < $V_{VGS_UV_Set_x}$). Will be set to '1' if a VCP undervoltage event has been detected. The bit is reset to '0' by writing a '1' to it.

Bits 5:3 - SCHSx Power stage high-side external MOSFET short circuit interrupt. Will be set to '1' if a short circuit has been detected for the corresponding external MOSFET. The bit is reset to '0' by writing a '1' to it.

Bits 2:0 - SCLSx Power stage low-side external MOSFET short circuit interrupt. Will be set to '1' if a short circuit has been detected for the corresponding external MOSFET. The bit is reset to '0' by writing a '1' to it.

Bit	7	6	5	4	3	2	1	0
	OVTSDVDD2	OVTSDVDD1	OVTSDGDU	-	OVTPWVDD2	OVTPWVDD1	OVTPWGDU	—
Read/Write	R/W	R/W	R/W	U	R/W	R/W	R/W	U
Initial Value	0	0	0	0	0	0	0	0

Register 24: SIR4 Register- System Interrupt Register 4 (Address 0x16)

Bit 7 - OVTSDVDD2 VDD2 regulator overtemperature shutdown interrupt. Set to '1' if the VDD2 regulator junction temperature exceeds the overtemperature shutdown threshold (T_{OT_sdwn}). The bit is reset to '0' by writing a '1' to it.

Bit 6 - OVTSDVDD1 VDD1 regulator overtemperature shutdown interrupt. Set to '1' if the VDD1 regulator junction temperature exceeds the overtemperature shutdown threshold (T_{OT_sdwn}). The bit is reset to '0' by writing a '1' to it.

Bit 5 - OVTSDGDU GDU overtemperature shutdown interrupt. Set to '1' when GDU junction temperature exceeds the overtemperature shutdown threshold T_{OT_sdwn} . The bit is reset to '0' by writing a '1' to it.

Bit 4 - Unimplemented.



Bit 3 - OVTPWVDD2 VDD2 regulator overtemperature prewarning interrupt. Set to '1' if the VDD2 regulator junction temperature exceeds the overtemperature prewarning threshold $T_{OT_PREW_Set}$ **AND** the OVTPWECE bit is set to '1'. The bit is reset to '0' by writing a '1' to it.

Bit 2 - OVTPWVDD1 VDD1 regulator overtemperature prewarning interrupt. Set to '1' if the VDD1 regulator junction temperature exceeds the overtemperature prewarning threshold $T_{OT_PREW_Set}$ **AND** the OVTPWECE bit is set to '1'. The bit is reset to '0' by writing a '1' to it.

Bit 1 - OVTPWGDU GDU overtemperature prewarning interrupt. Set to '1' if the GDU junction temperature exceeds the overtemperature prewarning threshold $T_{OT_PREW_Set}$ **AND** the OVTPWECE bit is set to '1'. The bit is reset to '0' by writing a '1' to it.

Bit 0 - Unimplemented.

Bit	7	6	5	4	3	2	1	0
	VDHOV	VSUV	LOCWU	—	SPIF	PWRON	SYSERR	OSCF
Read/Write	R/W	R/W	R/W	U	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	1	0	0

Bit 7 - VDHOV VDH overvoltage interrupt. Set to '1' if a VDH overvoltage occurs **AND** bit VDHOVECE is set to '1'. The bit is reset to '0' by writing a '1' to it.

Bit 6 - VSUV VS undervoltage interrupt. Set to '1' if VS drops below the threshold $V_{VS_UV_Set}$ for longer than the fault blanking time **AND** bit VSUVECE is set to '1'. The bit is reset to '0' by writing a '1' to it.

Bit 5 - LOCWU Local wake-up interrupt. Set to '1' if a local wake-up event occurs **AND** the local wake-up detection is enabled. The bit is reset to '0' by writing a '1' to it.

Bit 4 - Unimplemented.

Bit 3 - SPIF SPI failure interrupt. Set to '1' if an SPI failure has been detected **AND** SPIFECE bit is set to '1'. The bit is reset to '0' by writing a '1' to it.

Bit 2 - PWRON Power-on interrupt. Set to '1' if the device is no longer in the Power Off mode. The bit is reset to '0' by writing a '1' to it.

Bit 1 - SYSERR Internal system error status. Will be set to '1' in the following cases:

- The parity check to IC trimming data registers has failed.
- An internal voltage regulator failure has been detected.
- An illegal internal digital state has been detected.

The bit is not latched. It is automatically cleared if the fault is no longer present.

The NIRQ pin is asserted as long as the bit is set to '1'.

Bit 0 - OSCF Internal system clock failure status bit. Set to '1' if the system clock is missing. The bit is not latched and will reset to '0' as soon as the internal system clock recovers. No interrupt at the NIRQ pin will be generated without an internal system clock. The bit can, however, be read via SPI.

Bit	7	6	5	4	3	2	1	0
	SMTS	VDD2OTPWS	VDD10TPWS	GDUOTPWS	_	GDUS	—	_
Read/Write	R	R	R	R	U	R	U	U
Initial Value	0	0	0	0	0	0	0	0

Register 26: DSR1 Register - Device Status Register 1 (Address 0x10)



Bit 7 - SMTS Sleep mode transition status. Set to '0' if the prior transition to Sleep mode was triggered by an SPI command and set to '1' if the prior transition to Sleep mode was forced by a VIO overvoltage event.

Bit 6 - VDD2OTPWS VDD2 regulator overtemperature pre-warning status. Set to '1' if the junction temperature of the VDD2 regulator exceeds the overtemperature pre-warning level ($T_{OT_PREW_Set}$). The bit is reset to '0' as soon as the junction temperature drops below the overtemperature pre-warning clear level ($T_{OT_PREW_Clear}$).

Bit 5 - VDD10TPWS VDD1 regulator overtemperature pre-warning status. Set to '1' if the junction temperature of the VDD1 regulator exceeds the overtemperature pre-warning level ($T_{OT_PREW_Set}$). The bit is reset to '0' as soon as the junction temperature drops below the overtemperature pre-warning clear level ($T_{OT_PREW_Clear}$).

Bit 4 - GDUOTPWS GDU overtemperature pre-warning status. Set to '1' if the junction temperature of the GDU exceeds the overtemperature pre-warning level ($T_{OT_PREW_Set}$). The bit is reset to '0' as soon as the junction temperature drops below the overtemperature pre-warning clear level ($T_{OT_PREW_Clear}$).

Bit 3 - Unimplemented.

Bit 2 - GDUS GDU status. Set to '1' as soon as the GDU is ready to drive the gate of the external MOSFETs, whereas set to '0' indicates the GDU is not ready yet.

Bits 1:0 - Unimplemented.

Bit	7	6	5	4	3	2	1	0
	—	VDD2OVS	VDD10VS	VDD2UVS	VDD1UVHS	VDD1UVLS	VGUVS	VCPUVS
Read/Write	U	R	R	R	R	R	R	R
Initial Value	0	0	0	0	0	0	0	0

Bit 7 - Unimplemented.

Bit 6 - VDD2OVS VDD2 overvoltage status. Set to '1' if VDD2 overvoltage is detected and set to '0' if the VDD2 voltage is below the overvoltage clear level.

Bit 5 - VDD1OVS VDD1 overvoltage status. Set to '1' if VDD1 overvoltage is detected and set to '0' if the VDD1 voltage is below the overvoltage clear level.

Bit 4 - VDD2UVS VDD2 undervoltage status. Set to '1' if VDD2 undervoltage is detected and set to '0' if the VDD2 voltage is above the undervoltage clear level.

Bit 3 - VDD1UVHS VDD1 undervoltage status ($V_{VDD1} < V_{VDD1_UV_Set}$). Set to '1' if VDD1 undervoltage is detected and set to '0' if the VDD1 voltage is above the undervoltage clear level ($V_{VDD1} > V_{VDD1_UV_CLR}$).

Bit 2 - VDD1UVLS VDD1 undervoltage status ($V_{VDD1} < V_{VDD1_IO_UV_Set}$). Set to '1' if VDD1 undervoltage is detected and set to '0' if the VDD1 voltage is above the undervoltage clear level ($V_{VDD1} > V_{VDD1_IO_UV_CLR}$).

Bit 1 - VGUVS VG undervoltage status. Set to '1' if VG undervoltage is detected and set to '0' if the VG voltage level is higher than the $V_{VGS_UV_Clear_H}$ threshold.

Bit 0 - VCPUVS VCP undervoltage status. Set to '1' if VCP undervoltage is detected and set to '0' if the VCP voltage is higher than the V_{VGS_UV} _{Clear H} threshold.



Register 28: RWPCR Register - Register Write Protection Control Register (Address 0x0F)

Sections of the register address area can be write-protected to prevent unintended modifications.

Bit	7	6	5	4	3	2	1	0
	—	_	—	—	—	—	—	WP0
Read/Write	U	U	U	U	U	U	U	R/W
Initial Value	0	0	0	0	0	0	0	0

Bits 7:1 - Unimplemented.

Bit 0 - WP0 Write protection. Set to '1' disables register write access to register address areas 0×01 to $0 \times 0E$, 0×21 and 0×22 . Set to '0' enables write access.

5.13.11 CROSS CONDUCTION PROTECTION (Submit Feedback)

Cross conduction timers at every drive stage prevent switching ON any output driver for a time (t_{CC}) after the counterpart driver in the same phase has been switched OFF. The cross conduction timers are also active in case a short circuit is detected.

The static cross conduction timers can be replaced by adaptive dead-time control. The adaptive dead-time comparators monitor voltages on the gate drive outputs and switch node to determine when to switch the MOSFETS ON and OFF.

To prevent cross conduction when turning ON high side switches, the ATA6847 monitors the low side MOSFETs gate source voltage ($V_{GLx} - V_{GND}$) and prevents turning ON the high side MOSFET in the same branch until the gate source voltage of the low-side switch is lower than V_{LOOFF} .

To prevent cross conduction when switching ON low-side switches, the ATA6847 monitors the voltage on the SHx switching node. Only when the switching node voltage drops below V_{SWTH} , the low-side gate drive can be released. Once the low-side gate drive is released, it is latched until the NIHx signal goes low. This prevents any ringing or oscillations on the switch node, or the SHx pin from turning OFF the GSx driver. If the NIHx pin goes high and the voltage on the SHx pin does not cross the V_{SWTH} threshold, the low-side gate drive is deactivated automatically, after Adaptive Deadtime Force To Switch Delay Time (t_{SWTO}) has passed.

5.14 Limp Home (Submit Feedback)

The Limp Home function is a high-voltage output pin used for signaling unexpected system errors. The LH pin is driven by an open-drain NMOS switch and is activated by the following events:

- A watchdog failure or Reset event. A watchdog timeout event in Sleep mode will not activate LH.
- If the device is in Standby or Normal mode:

V_{VDD1} < V_{VDD1_UV_Set} and RSTLVL bit = '1' (ATA6847-5050) or

V_{VDD1} < V_{VDD1_UV_IO_Set} (ATA6847-5050/ATA6847-3333) **or**

V_{VDD2} < V_{VDD2_UV_IO_Set} (ATA6847-5033)

V_{VDD1} < V_{VDD1} UV Set and RSTLVL bit = '1' (ATA6847-5050) or

V_{VDD1} < V_{VDD1} UV IO Set</sub> (ATA6847-5050 / ATA6847-3333) **or**

 $V_{VDD2} < V_{VDD2_UV_IO_Set}$ (ATA6847-5033) has been detected for longer than t_{Reset} after entering MCU Reset mode, triggered by a wake-up or interrupt event (see cases **e** AND **i** in Device Operating Modes).

 VDDIO overvoltage event has been detected and VDDIOOVSD is enabled (see case n in Device Operating Modes).

Releasing the LH pin to high ohmic, after the ATA6847 transitions from MCU Reset mode into Standby mode, requires receiving three valid watchdog trigger values (0x55) via SPI.



6. Electrical Characteristics (Submit Feedback)

6.1 Absolute Maximum Ratings (Submit Feedback)

Parameters	Symbol	Min.	Max.	Unit
Junction Temperature	Tj	-40	170	°C
Storage Temperature	T _S	-55	150	°C
DC Voltage on the VS, VDH, INH, LH pins	$V_{VS}, V_{VDH}, V_{INH}, V_{LH}$	-0.3	42	V
DC Voltage on the WAKE pin	V _{WAKE}	-1.5	42	V
DC Voltage on the NIRQ, SDO, SDI, NCS, SCK, NIHx, ILx pins	V _X	-0.3	V _{VIO} + 0.3	V
DC Voltage on the NRES pin	V _{NRES}	-0.3	10	V
DC Voltage on the VDD1 pin	V _{VDD1}	-0.3	5.85	V
DC Voltage on the VDD2 pin	V _{VDD2}	-0.3	5.5	V
DC Common Mode Voltage on the OPPx, OPNx pins	V _{OPPX} , V _{OPNX}	-5.5	5.5	V
DC Voltage on the BEMFx, OPOx pins	V _{BEMFX} , V _{OPOX}	-0.3	V _{VIO} + 0.3	V
DC Voltage on the VG, CPN2 pins	V _{VG} , V _{CPN2}	-0.3	15	V
DC Voltage on the GHx to SHx pins	V _{GHX} -V _{SHX}	-0.3	15	V
DC Voltage on the GHx pin	V _{GHX}	V _{SHX} – 0.3	V _{VCP} + 0.3	V
DC Voltage on the SHx pin	V _{SHX}	-5.5	42	V
DC Voltage on the GLx pin	V _{GLX}	V _{GND} – 0.3	V _{VG} + 0.3	V
DC Voltage on the GLx to GND pins	V _{GLX} -V _{GND}	-0.3	15	V
DC Voltage on the GND pin	V _{GND}	-5.5	5.5	V
Differential DC Voltage between GND and GNDEP (exposed die pad)	—	-0.3	0.3	V
DC Voltage on CPN1, CPP1	V _{CPN1} , V _{CPP1}	-0.3	42	V
DC Voltage on CPN2, CPP2, VCP	$V_{CPN2}, V_{CPP2}, V_{VCP}$	-0.3	55	V
HBM JESD22-A114/AEC-Q100-002 (1.5 kΩ/100 pF)	_			
All pins		-2	+2	kV
Pins VS, VDH, WAKE to GND		-6	+6	kV
Charge Device Model ESD AEC-Q100-011	_			
- All pins		-750	750	V

Attention: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device within these or any other conditions beyond those indicated in the DC/AC Characteristics of this datasheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



6.2 DC/AC Characteristics (Submit Feedback)

Parameters	Symbol	Pin/s	Min.	Тур.	Max.	Unit	Conditions	Тур
VS, VDH								
Supply Voltage Threshold for Power-On Detection	V _{VS_PWRON}	VS	4.2	—	4.55	V	VS rising	A
Supply Voltage Threshold for Power OFF Detection	V _{VS_PWROFF}	VS	2.8	—	3	V	V_{VS} falling	A
VS Undervoltage Detection Clear	V _{VS_UV_Clear}	VS	4.6	—	4.9	V	V _{VS} rising	А
VS Undervoltage Detection Set	V _{VS_UV_Set}	VS	4.2	_	4.55	V	V _{VS} falling	Α
VS + VDH Quiescent Current in Deep Sleep Mode	I _{VS_DSLP}	VS	—	10	15	μA	Deep Sleep mode (WAKE wake up only), overvoltage detection OFF, V _{VS} < 25V	A
VS + VDH Current in Sleep Mode	I _{VS_SLP}	VS		15	35	μΑ	Sleep mode, (WAKE wake up), overvoltage detection OFF, $T_J < 25^{\circ}$ C, $V_{VS} < 25$ V, See Figure 7-9	A
VS Current in Standby Mode	I _{VS_STB}	VS	—	—	80	μA	Standby mode, T _J < 25°C, LDO active, V _{VS} < 25V	A
VDH Current in Normal Mode Without Gate Driving	Ivdh_gdu_stb	VDH		_	8.2	mA	Normal mode, GDU Standby mode, 4.2V < V _{VDH} < 12V	A
VDH Overvoltage Detection Set	$V_{VDH_OV_Set}$	VDH	32.5	—	34.5	V	V _{VDH} Rising	А
/DH Overvoltage Detection Clear	$V_{VDH_OV_Clr}$	VDH	32	—	34	V	V _{VDH} Falling	Α
VDH Current in Standby Mode	I _{VDH_STB}	VDH	—	1	—	μA	WAKE wake up, overvoltage detection OFF	A
VDD1 5V: ATA6847-5050, ATA6847	-5033							
Output Voltage	V _{VDD1nom}	VDD1	4.9	5	5.1	V	V _{VS} > 5.5V (I _{VDD1} = 0 to -100 mA DC)	A
Output Voltage at Low VS	V _{VDD1low}	VDD1	V _{VS} - VDx	—	5.1	V	$3V < V_{VS} < 5.35V$, ($I_{VDD1} = 0$ to 100 mA)	A
	V _{D1}	VDD1	—	—	100	mV	$3V < V_{VS} < 5.35V$, $I_{VDD1} = 20 \text{ mA}$	А
	V _{D2}	VDD1	_	_	250	mV	$3V < V_{VS} < 5.35V$, $I_{VDD1} = 50 \text{ mA}$	Α
	V _{D3}	VDD1	—	—	500	mV	3V < V _{VS} < 5.35V, I _{VDD1} = 100 mA	A
Line Regulation Maximum	V _{VDD1line}	VDD1	_	—	0.2	%	5.5V < V _{VS} < 40V, 1mA < I _{VDD1} < 100 mA	A
Load Regulation Maximum	V _{VDD1load}	VDD1	—	—	1	%	5.5V < V _{VS} < 40V, 5 mA < I _{VDD1} < 100 mA	A
Power Supply Ripple Reject	PSRR	VDD1	40	60	-	dB	1 V _{PP} @100 Hz, 10 kHz, 100 kHz; I _{VDD1} = 10 mA, 50 mA, 100 mA; V _{VS} = 13.8V	D
Output Current Limitation	I _{VDD1lim}	VDD1	100	—	145	mA	V _{VS} = 4.9V	А
Phase Margin	PM	VDD1	35	_	_	Deg.	V _{VS} > 5.5V, I _{VDD1} < 100 mA	D
Load Capacity	C _{VDD1}	VDD1	1.87	2.2	_	μF	MLC capacitor	D



Parameters	Symbol	Pin/s	Min.	Тур.	Max.	Unit	Conditions	Туре
Ramp-up Time	t _{VDD1_startup}	VDD1		—	0.5	ms	V_{VS} > 5.5V, from enable regulator to V_{VDD1} = 99.5% stable value, C_{VDD1} = 2.7-3.9 µF, I_{VDD1} = 25 mA	С
VDD1 Undervoltage Set Threshold	V _{VDD1_UV_Set}	VDD1	4.5		4.7	V	V _{VDD1} = 25 mA	A
VDD1 Undervoltage Clear Threshold	VVDD1_UV_Clear	VDD1	4.6	-	4.8	V	V _{VDD1} rising	A
VDD1 Undervoltage Hysteresis	V _{VDD1_UV_HYS}	VDD1	0.08	0.1	0.12	V		С
VDD1 IO Undervoltage Set	V _{VDD1_UV_IO_Set}	VDD1	2.4	—	2.7	V	V _{VDD1} falling	А
VDD1 IO Undervoltage Clear	V _{VDD1_UV_IO_Cle} ar	VDD1	2.5	—	2.8	V	V _{VDD1} rising	A
VDD1 IO Undervoltage Hysteresis	V _{VDD1_UV_IO_HY} s	VDD1	0.08	0.1	0.12	V		С
Debouncing Time for Detecting VDD1 IO Undervoltage	t _{VDD1_UV_IO_deb}	VDD1	6	—	54	μs		А
Output Current Foldback Corner	I _{VDD1_fbcorner}	VDD1	105	—	135	mA	IC in Standby mode	Α
Output Current Foldback Short Circuit Current	I _{VDD1_fb_sc}	VDD1	_	_	30	mA		A
VDD1 Overvoltage Set	$V_{VDD1_OV_Set}$	VDD1	5.5	5.68	5.85	V		А
VDD1 Overvoltage Clear	$V_{VDD1_OV_Clear}$	VDD1	5.45	5.58	5.75	V		А
Debouncing Time for Detecting VDD1 Overvoltage	$t_{VDD1_OV_deb}$	VDD1	6	_	54	μs		A
Debouncing Time for Detecting VDD1 Undervoltage	t _{VDD1_uv_deb}	VDD1	6	—	54	μs		A
VDD1 5V Output Voltage Load Step	V _{VDD1loadStep}	VDD1	-2	—	2	%	$I_{VDD1} = 0$ to 100 mA, $I_{VDD1} = 100$ to 0 mA Loadstep transient	С
VDD1 3.3V: ATA6847-3333								
Output Voltage	V _{VDD1nom}	VDD1	3.234	3.3	3.366	V	V _{VS} > 3.8V, (I _{VDD1} = 0 to 100 mA)	A A
Output Voltage at Low VS	V _{VDD1low}	VDD1	V _{VS} - V _{Dx}	—	3.37	V	3V < V _{VS} < 3.7V, (I _{VDD1} = 0 to 100 mA)	A
	V _{D1}	VDD1	_	_	100	mV	3V < V _{VS} < 3.7V, I _{VDD1} = 20 mA	Α
	V _{D2}	VDD1	—	_	250	mV	3V < V _{VS} <3.7V, I _{VDD1} = 50 mA	А
	V _{D3}	VDD1	_	_	500	mV	3V <v<sub>VS < 3.7V, I_{VDD1} = 100 mA</v<sub>	Α
Line Regulation Maximum	V _{VDD1line}	VDD1	—	—	0.2	%	3.8V < V _{VS} < 40V, 1 mA < I _{VDD1} < 100 mA	A
Load Regulation Maximum	$V_{VDD1load}$	VDD1	—	—	1	%	3.8V < V _{VS} < 40V, 5 mA < I _{VDD1} < 100 mA	A
Power Supply Ripple Reject	PSRR	VDD1	40	60	—	dB	1 V _{PP} @100 Hz, 10 kHz, 100 kHz; V _{VS} = 13.8V I _{VDD1} = 10 mA, 50 mA, 100 mA	D
Phase Margin	PM	VDD1	25			Deg.	V _{VS} > 3.8V, I _{VDD1} < 100 mA	D



Parameters	Symbol	Pin/s	Min.	Тур.	Max.	Unit	Conditions	Туре
Load Capacity	C _{VDD1}	VDD1	1.87	2.2	_	μF	MLC capacitor	D
Ramp-up Time	t _{VDD1_startup}	VDD1	_	—	0.5	ms	V_{IN} > 3.8V, from enable regulator to V_{VDD} = 99.5% stable value, C_{VDD1} = 2.2 μ F, I_{VDD1} = 25 mA	D
VDD1 IO Undervoltage Set	V _{VDD1_UV_IO_Set}	VDD1	2.4	_	2.7	V	V _{VDD1} falling	А
VDD1 IO Undervoltage Clear	V _{VDD1_UV_IO_Cle} ar	VDD1	2.5	—	2.8	V	V_{VDD1} rising	A
VDD1 IO Undervoltage Hysteresis	V _{VDD1_UV_IO_HY}	VDD1	0.08	0.1	0.12	V		C
Debouncing Time for Detecting VDD1 Interface Undervoltage	t _{VDD1_UV_IO_deb}	VDD1	6	_	54	μs		A
Output Current Foldback Corner	I _{VDD1_fbcorner}	VDD1	105	—	135	mA	IC in Standby mode	А
Output Current Foldback Short Circuit Current	I _{VDD1_fb_sc}	VDD1	-	—	30	mA		A
VDD1 Overvoltage Set	$V_{VDD1_OV_Set}$	VDD1	3.64	3.75	3.86	V		А
VDD1 Overvoltage Clear	$V_{VDD1_OV_Clear}$	VDD1	3.54	3.65	3.76	V		А
Debouncing Time for Detecting VDD1 Overvoltage	$t_{VDD1_OV_deb}$	VDD1	6	—	54	μs		A
VDD1 3.3V Output Voltage Load Step	V _{VDD1loadStep}	VDD1	-2		2	%	l _{VDD1} = 0 to 100 mA, l _{VDD1} = 0 to 100 mA. Load step transient included.	С
VDD2 3.3V: ATA6847-5050, and AT	A6847-5033							
Output Voltage	V _{VDD2nom}	VDD2	3.234	3.3	3.366	V	V _{VDD1} > 4.5V, (I _{VDD2} = 0 to 70 mA)	A
Output Voltage at Low VDD2	V _{VDD2low}	VDD2	V _{VDD1} - V _{Dx}	—	3.37	V	V _{VDD1} < 4.5V, (I _{VDD2} = 0 to 70 mA)	A
Regulator Drop Voltage at Low	V _{D1}	VDD2	—	_	0.3	V	I _{VDD2} = 20 mA	А
VDD1	V _{D2}	VDD2	—	—	0.6	V	I _{VDD2} = 40 mA	А
	V _{D3}	VDD2	—	—	1.05	V	I _{VDD2} = 70mA	А
Line Regulation Maximum	V _{VDD2line}	VDD2	—	—	0.2	%	4.5 V < V _{VDD1} < 5.5V, 1 mA < I _{VDD2} < 70 mA	C
Load Regulation Maximum	$V_{VDD2load}$	VDD2	-	—	1.0	%	4.5 V < V _{VDD1} < 5.5V, 5 mA < I _{VDD2} < 70 mA	A
Power Supply Ripple Reject	PSRR	VDD2	40	60	—	dB	1 V _{PP} @100 Hz, 10 kHz, 100 kHz; I _{VDD2} = 10 mA, 50 mA, 70 mA; V _{VDD1} = 5V	D
Phase Margin	PM	VDD1	40	_	_	Deg.	V _{VS} > 4.5V, I _{VDD2} = 70 mA	D
Output Current Limitation	I _{VDD2lim}	VDD2	75	—	100	mA		А
Load Capacity	C _{VDD2}	VDD2	1.87	2.2	_	μF	MLC capacitor	D



Parameters	Symbol	Pin/s	Min.	Тур.	Max.	Unit	Conditions	Туре
Ramp-up Time	t _{VDD2_startup}	VDD2	—	—	0.5	ms	$\label{eq:VIN} \begin{array}{l} V_{IN} > 4.5 \text{V}, \text{ from enable regulator to} \\ V_{VDD} = 99.5 \text{\% stable value, } C_{VDD2} = \\ 2.7\text{-}3.9 \ \mu\text{F}, \\ I_{VDD2} = 25 \ \text{mA} \end{array}$	C
VDD2 IO Undervoltage Set	$V_{VDD2_UV_IO_Set}$	VDD2	2.4	—	2.7	V	V _{VDD2} falling	А
VDD2 IO Undervoltage Clear	V _{VDD2_UV_IO_Cle} ar	VDD2	2.5	—	2.8	V	V _{VDD2} rising	A
VDD2 IO Undervoltage Hysteresis	V _{VDD2_UV_IO_HY} s	VDD2	0.08	0.1	0.12	V		С
Debouncing Time for Detecting VDD2 Interface Undervoltage	t _{VDD2_UV_IO_deb}	VDD2	6	—	54	μs		A
VDD2 Overvoltage Set	$V_{VDD2_OV_Set}$	VDD2	3.64	3.75	3.86	V		Α
VDD2 Overvoltage Clear	V _{VDD2_OV_Clear}	VDD2	3.54	3.65	3.76	V		А
Debouncing Time for Detecting VDD2 Overvoltage	t _{VDD2_OV_deb}	VDD2	6		54	μs		A
VDD2 3.3V Output Voltage Load Step	V _{VDD2loadStep}	VDD2	-2	-	2	%	I_{VDD2} = 0 to 70 mA, I_{VDD2} = 70 to 0 mA. Load step.	C
VG Regulator (regulated charge p	ump)							
VG Output Voltage	V _{VG}	VG	11.5	12	12.5	V	$V_{VDH} > V_{CP_STOP}$, $I_{VG} < 30 \text{ mA}$	А
VG Output Voltage	V _{VG}	VG	7.8	_	_	V	V _{VDH} > 5.1V, I _{VG} < 21 mA	А
Charge Pump Start	V _{CP_START}	VDH	12.5	—	13.3	V	V _{VDH} falling	А
Charge Pump Stop	V _{CP_STOP}	VDH	13	_	13.8	V	V _{VDH} rising	А
Charge Pump Frequency	f_{CP_VG}	CPN1, CPN2	360	380	400	kHz	V _{VDH} < 13V	A
Output Current Limit	I _{LIM_VG}		35	60	85	mA		А
Line Regulation Maximum	V _{VGline}	VG	—	—	0.2	%	$13.8V \le V_{VDH} < 36V,$ 1 mA < I _{VG} < 30 mA	A
Load Regulation Maximum	V _{VGload}	VG	—		0.5	%	$13.8V \le V_{VDH} < 36V$, 5 mA < I _{VG} < 30 mA	A
Power Supply Ripple Reject	PSRR	VG	30	60	_	dB	1 V _{PP} @100 Hz, 10 kHz, 100 kHz; I _{VG} = 1 mA, 10 mA, 30 mA; V _{VS} > 13.8V	D
Phase Margin	PM	VG	35		—	Deg.	$V_{VDH} \ge 13.8V$, $I_{VDD1} < 30$ mA	D
VCP Charge Pump								А
Charge Pump Output Voltage	V _{VCP}	VCP	12.2	—	_	V	V_{VDH} > 5.1V, V_{VG} > 7.8V, I_{VCP} = 10.6 mA	А
Charge Pump Output Voltage	V _{VCP}	VCP	24	—	—	V	V_{VDH} > 13.8V, V_{VG} > 11.5V, I_{VCP} = 15 mA	A
Gate Drive Unit								
Output Driver Source Resistance	R _{source}	GH/Lx	—	—	27	Ω	I _{GHx} /I _{GLx} = 100 mA	А
Output Driver Sink Resistance	R _{sink}	GH/Lx	_	_	10	Ω	I _{GHx} /I _{GLx} = -100 mA	А



Parameters	Symbol	Pin/s	Min.	Тур.	Max.	Unit	Conditions	Туре
Rising Edge Propagation Delay	t _{del_r}	GH/Lx	_	_	240	ns	C_{load} = 0, NIHx 30% to VGHx-VSHx or ILx 70% to V _{GLx} - V _{GND} , reaches 10% of final V _{GS} level (slew rate control disabled)	С
Falling Edge Propagation Delay	t _{del_f}	GH/Lx	_	_	240	ns	$\begin{split} &C_{load} = 0, \\ &NIHx \ 70\% \ to \ VGHx \ - \ VSHx \ or \ ILx \ 30\% \\ &to \ V_{GLx} \ - \ V_{GND} \ , \\ &reaches \ 90\% \ of \ final \ V_{GS} \\ &level \ (slew \ rate \ control \ disabled) \end{split}$	С
Propagation Delay Mismatch	t _{del_mis}	GHx, GLx	0	—	100	ns	Absolute high-side edge and low-side edge propagation delay mismatch	С
			0		50	ns	Absolute high-side edge and low-side edge propagation delay mismatch in complementary mode	С
Slew Rate Control	SR100	GH/Lx	—	100%	—	full speed	HSSRC/LSSRC = 2'b00	A
	SR50	GH/Lx	_	50%	_	full speed	HSSRC/LSSRC = 2'b01	A
	SR25	GH/Lx	—	25%	—	full speed	HSSRC/LSSRC = 2'b10	A
	SR125	GH/Lx	—	12.50 %	—	full speed	HSSRC/LSSRC = 2'b11	A
VGS Undervoltage Detection Clear	$V_{VGS_UV_Clear_H}$	GH/Lx	6.1	—	6.55	V	Higher level selected, UVVGSLVL = 1'b1	А
VGS Undervoltage Detection Clear	$V_{VGS_UV_Clear_L}$	GH/Lx	4.6		4.9	V	Lower level selected, UVVGSLVL = 1'b0	A
VGS Undervoltage Detection Set	$V_{VGS_UV_Set_H}$	GH/Lx	5.6	—	6.0	V	Higher level selected, UVVGSLVL = 1'b1	А
VGS Undervoltage Detection Set	$V_{VGS_UV_Set_L}$	GH/Lx	4.2	_	4.55	V	Lower level selected, UVVGSLVL = 1'b0	A
Short Circuit Detection Voltage Threshold Range (Drain-Source Monitoring)	V _{SC_TH}	VDH, SHx, GND	See <mark>S</mark>	CPCR Re	egister	mV	Configurable via SPI	A
Short Circuit Detection Reference	dV_{SC_TH500}	VDH,	-5%	_	5%	_	$V_{SC_TH} \ge 500 \text{ mV}$	В
Voltage Accuracy (Drain-Source Monitoring)	dV_{SC_TH250}	SHx, GND	-8%	—	8%	—	V _{SC_TH} = 250 mV	В
	dV _{SC_TH125}		-15%	_	15%	_	V _{SC_TH} = 125 mV	В
VDS Voltage Blanking Time	t _{VDS_Blank}	GH/Lx	See G	DUCR2 F	Register	μs	Configurable via SPI	В
VGS Undervoltage Voltage Detection Blanking Time	$t_{\text{VGS}_\text{UV}_\text{Blank}}$	GH/Lx	See GE	DUCR2 F	Register	μs	Configurable via SPI	В
VGS Undervoltage Voltage Detection Blanking Time Accuracy	$dt_{VGS_UV_Blank}$	GH/Lx	-10%	—	10%	—		В
VGS Undervoltage Voltage Detection Add-on Blanking Time in GDU Standby Mode	t _{VGS_UV_Blank_A} DO	GH/Lx	_	2000	_	μs		В



Parameters	Symbol	Pin/s	Min.	Тур.	Max.	Unit	Conditions	Туре
Current Limitation Detection Blanking Time	t _{OC_BT}	GH/Lx	See IL	IMCR R	egister	μs	Configurable via SPI	В
Current Limitation Detection Blanking Time Accuracy	dt _{OC_BT}	GH/Lx	-5%	_	5%	_		В
Edge Blanking Time	t _{EG_Blank}	GH/Lx	See G	OUCR2	Register	μs	Configurable via SPI	В
Edge Blanking Time Accuracy	dt _{EG_Blank}	GH/Lx	-5%	_	5%	_		В
Cross Conduction Protection Time	t _{CC}	GH/Lx	See G	OUCR1 I	Register	μs	Configurable via SPI	В
Cross Conduction Protection Time Accuracy	dt _{CC}	GH/Lx	-5%	_	5%	—		В
Adaptive Deadtime High-side ON Delay Time Range	t _{HON_DEL}	—	See GI	DUCR3 I	Register	ns	Configurable via SPI	A
Adaptive Deadtime High-side ON Delay Time Range Accuracy	$dt_{HON_{DEL}}$	_	-5%	-	5%	-		A
Adaptive Deadtime Low-side ON Delay Time Range	t _{LON_DEL}	—	See GI	DUCR3 I	Register	ns	Configurable via SPI	A
Adaptive Deadtime Low-side ON Delay Time Range Accuracy	dt _{LON_DEL}	_	-5%	-	5%	_		A
Adaptive Deadtime Force to Switch Delay Time	t _{SWTO}	-	See GI	DUCR2 I	Register	ns	Configurable via SPI	A
Adaptive Deadtime Force to Switch Delay Time Accuracy	dt _{swto}	—	-5%	—	5%	—		A
Low-side Gate-Source Threshold Voltage for Low-side Gate OFF Detection	V_{LOOFF}	-	1.6	1.8	2	V		С
Low-side Drain-Source Threshold Voltage for High-side Gate OFF Detection	V _{SWTH}	_	1.6	1.8	2	V		С
VDS Short Circuit Detection Delay	t _{VDS_DEL}	—	—	—	130	ns	Analog delay for detection VDS short circuit	D
Low-side Gate Drive Voltage	V _{LOOUTLO}	_	7.8	_	_	_	V _{VDH} > 5.1V	В
	V _{LOOUTTYP}	—	11.5	-	12.5	V	V _{VDH} > 13.8V	В
High-side Gate Drive Voltage	V _{HIOUTLO}	_	7.1	-	—	V	$V_{VDH} > 5.1V, V_{VG} > 7.8V$	В
	V _{HIOUTTYP}	—	10.5	—	—	V	V _{VDH} > 13.8V, V _{VG} > 11.5V	В
DAC								
V _{VIO} = 3.3V: ATA6847-3333, ATA684	7-5033							
Resolution	_	_		7	_	bits		D
Current Limitation Comparator Reference DAC Output Voltage Range	V _{DACRANGE}	_	0.35	-	2.97	V		С
Current Limitation Comparator	V _{DACd0}	_		0.35	_	V	DAC = d0	А
Reference DAC Output Voltage	V _{DACd31}	—	—	0.99	—	V	DAC = d31	В
	V _{DACd63}	-	_	1.65	-	V	DAC = d63	В
	V _{DACd127}	—	—	2.97	_	V	DAC = d127	А



Parameters	Symbol	Pin/s	Min.	Тур.	Max.	Unit	Conditions	Туре
Differential Nonlinearity	DNL	—	-50%	_	+50%	LSB		С
Integral Nonlinearilty	INL	_	-0.5%	—	0.5%	FSR	FSR = Full Scale Range	С
Input to Output Delay	t _{delay}	-	-	_	50	μs		С
V _{VIO} = 5V: ATA6847-5050								
Resolution	-	-	_	7	—	bits		D
Current Limitation Comparator Reference DAC Output Voltage Range	V _{DACRANGE}	-	0.53	—	4.5	V		С
Current Limitation Comparator	V _{DACd0}	_	_	0.53	_	V	DAC = d0	А
Reference DAC Output Voltage	V _{DACd31}	-	—	1.5	—	V	DAC = d31	В
	V _{DACd63}	-	—	2.5	—	V	DAC = d63	В
	V _{DACd127}	—	—	4.5	—	V	DAC = d127	А
Differential Nonlinearity	DNL	-	-50%	_	+50%	LSB		С
Integral Nonlinearity	INL	-	-0.50 %	—	0.50%	FSR		С
Input to Output Delay	t _{delay}	_	_	_	50	μs		С
Current Sense Amplifier and Con	nparator							
Input Offset Voltage (Initial)	V _{OFS_INIT}	OPPx, OPNx	-3	0	+3	mV		A
Input Offset Temperature Drift	V _{OFS_DRIFT}	OPPx, OPNx	-1	_	+1	mV	0 < V _{CM} < 2V	С
Common Mode Input Range	V _{IN_CM}	OPPx, OPNx	-0.3	_	+2	V		С
Common Mode Rejection Ratio	CMRR	OPPx, OPNx	—	80	—	dB	20 * log((V _{OUT_diff} /V _{IN_diff}) * (V _{IN_CM} / V _{OUT_CM})), 10 kHz	С
Current Sense Amplifier Input Resistance	R _{IN}	OPPx, OPNx	8.2	_	18	kΩ		A
Output Voltage Range	V _{OPO_CMR}	OPOx	0.15	—	V _{VIO} – 0.15	V	I _{OUT} = ±200 μA	A
Output Voltage Offset	V _{OPO_OFS}	OPOx	—	1/16	—	V_{VIO}	OFFSET = 2'b00 (default)	А
		OPOx	—	1/8	—	V_{VIO}	OFFSET = 2'b01	А
		OPOx	—	1/4	—	V _{VIO}	OFFSET = 2'b10	А
		OPOx	—	1/2	—	V _{VIO}	OFFSET = 2'b11	А
Gain	Av	OPOx	—	8	—	V/V	GAIN = 2'b00, VDIFF = ±180 mV, V _{VIO} = 3.3V	В
		OPOx	—	16	—	V/V	GAIN = 2'b01, VDIFF = ±90 mV, V _{VIO} = 3.3V	В
		OPOx	—	32	—	V/V	GAIN = 2'b10, VDIFF =± 45 mV, V_{VIO} = 3.3V	В
		OPOx	—	64	—	V/V	GAIN = 2'b11, VDIFF = ± 22.5 mV, V _{VIO} = 3.3V	В



Parameters	Symbol	Pin/s	Min.	Тур.	Max.	Unit	Conditions	Туре
Settling Time	t _{settle}	OPOx			300	ns	Rise/Fall times for VDIFF = ±1V condition, settling time measured from VDIFF applied from/to 20/80% of the final value be reached, gain = 8	A
Gain Accuracy	dAv	OPOx	-1.5	—	2	%	GAIN = 16, GAIN = 32, GAIN = 64,	С
					4		GAIN = 8	С
Gain Bandwidth Product of CSA OpAmp	GBWP	—	—	40	—	MHz		D
Input Offset Voltage Reference Buffer (Initial)	V _{OFS_INIT_BUF}	—	-3.2	1	+3.9	mV		D
Input Offset Voltage Temperature Drift of the Reference Buffer	V _{OFS_DRIFT_BUF}	—	-1	—	+1	mV		D
Current Limitation Detection Comparator Hysteresis	V _{OV_COMP_HYS}	—	—	10	—	mV		С
Current Limitation Detection Comparator Common Mode Input Range	V _{OV_COMP_CMR}	_	0.15	—	V _{VIO} – 0.15	V		С
Current Limitation Detection Comparator Input Offset	V _{OV_COMP_OFSE} T	—	-6	—	+6	mV		A
CSA Start-up Time	t _{CSA_START}	—	—	—	20	μs		D
Back EMF								
Input to Output Delay	—	—	—	—	500	ns	V_{SHx} with 500 mV steps	С
BEMFx High-level Output Voltage	V _{BEMFx_H}	BEMFx	V _{VIO} - 0.4	_	V _{VIO}	V	I = -1 mA	A
BEMFx Low-level Output Voltage	V_{BEMFx_L}	BEMFx	-	—	0.4	V	I = 1 mA	А
OFF-state Leakage Current	l _{leak_BEMFx}	BEMFx	-0.5	—	+0.5	μΑ		А
Back EMF Detection Input Offset Error			-300		+300	mV		С
SDI, SCK, NCS, NIHx, ILx (V _{VIO} refe	rs to the select	ed μC sι	upply)					
High-level Input Voltage	V _{SDI_H} , V _{SCK_H} , V _{NCS_H} , V _{NIHx_H} , V _{ILX_H}	SDI, SCK, NCS, NIHx, ILx	0.7 × V _{VIO}	_	V _{VIO} + 0.3	V		A
Low-level Input Voltage	V _{SDI_L} , V _{SCK_L} , V _{NCS_L} , V _{NIHx_L} , V _{ILx_L}	SDI, SCK, NCS, NIHx, ILx	-0.3		0.3 × V _{VIO}	V		A
Input Current	l _{leak_SDI} , l _{leak_SCK} , l _{leak_NCS} , l leak_NIHx, l _{leak_ILx}	SDI, SCK, NCS, NIHx, ILx	-5	—	+5	μA		A



Parameters	Symbol	Pin/s	Min.	Тур.	Max.	Unit	Conditions	Туре
Pull-up Resistance on the Pins NCS, NIHx	R _{pu_ncs} , R _{pu_nihx}	NCS, NIHx	40	60	80	kΩ		A
Pull-down Resistance on the SCK Pin, ILx	R _{PD_SCK} , RP _{D_ILx}	SCK, ILx	40	60	80	kΩ		A
SDO (V $_{\text{VIO}}$ refers to the selected μ	C supply)							
High-level Output Voltage	V_{SDO_H}	SDO	V _{VIO} - 0.4	—	—	V	I = -4 mA	A
Low-level Output Voltage	V_{SDO_L}	SDO	_	_	0.4	V	I = 4 mA	А
Off-state Leakage Current	I _{leak_SDO}	SDO	-5	—	5	μΑ		А
WAKE								
Input Rising Threshold	V _{WAKE_H_TH}	WAKE	1	1.6	2.05	V		А
Input Falling Threshold	V _{WAKE_L_TH}	WAKE	0.75	1.05	1.5	V		А
Input Hysteresis	V _{WAKE_HYS}	WAKE	200	—	600	mV		А
Wake Pull-up Ressistor	_	_	_	1000	—	kΩ		А
Filter Time Delay	t _{local_wu}	—	40	—	180	μs		А
NRES, NIRQ (open drain output pi	n, V _{VIO} refers t	o the se	lected	µC supp	oly)			
Low-level Output Voltage	V _{NRESL} , V _{NIRQL}	NRES, NIRQ	—	0.2	0.4	V	I _{NRES} = 2 mA, I _{NIRQ} = 2 mA	A
Watchdog Reset Time	t _{Reset}	NRES	setting	ording to g in the Registe	WDCR2	ms	C _{NRES} = 20 pF	В
Pull-up Resistance	R _{PU}	NRES, NIRQ	6.5	10	13.5	kΩ	Diode in series with pull-up resistance, V _{NRES} < 2V	A
High-level Input Voltage	V_{NRES_H}	NRES	0.7 × V _{VIO}	—	—	V		A
Low-level Input Voltage	V _{NRES_L}	NRES	—	—	0.3 × V _{VIO}	V		A
Input Pulse Length	t _{NRES_input}	NRES	75	—	—	μs		В
Watchdog Long Open Window	t _{LW}	NRES	560	—	700	ms		В
Event Capture Delay Time	t _{d_evt_cap}	NIRQ	0.9	-	1.1	ms		В
Limp Home								
Low-level Output Voltage	V_{LH}	LH	_	_	0.2	V	V _{VS} > 4.2V, I _{LH} = 4 mA	А
Leakage Current	I _{leak_LH}	LH	_	—	2	μA	V _{LH} < 40V	А
INH								
Output ON Voltage	V _{INH_ON}	INH	V _{VS} - 0.8	—	V_{VS}	V	I _{INH} = -180 μA	A
Leakage Current	l _{leak_INH}	INH	—	—	2	μA	Leakage of grounded INH pin in OFF Mode	A
SPI Timing								
Clock Cycle Time	t _{clk}	SPI	250	_	_	ns	Normal/Standby/Sleep mode	D
SPI Enable Lead Time	t _{ENLEAD}	SPI	50	—	—	ns	Normal/Standby/Sleep mode	D
SPI Enable Lag Time	t _{ENLAG}	SPI	50	_	_	ns	Normal/Standby/Sleep mode	D



All parameters valid for 4.9V \leq V_{VS} \leq 32V; all voltages are defined with respect to ground; –40°C \leq T_J \leq 125°C; typical values are given at V_{VS} = 13V, T_J = 25°C; unless otherwise noted.

Parameters	Symbol	Pin/s	Min.	Тур.	Max.	Unit	Conditions	Туре
Clock HIGH Time	t _{clk_H}	SPI	125	—	—	ns	Normal/Standby/Sleep mode	D
Clock LOW Time	t _{clk_L}	SPI	125	_	_	ns	Normal/Standby/Sleep mode	D
Data Input Set-up Time	t _{setup}	SPI	50	—	—	ns	Normal/Standby/Sleep mode	D
Data Input Hold Time	t _{hold}	SPI	50	-	_	ns	Normal/Standby/Sleep mode	D
Data Output Valid Time	t _{dout_v}	SPI	—	-	50	ns	Normal/Standby/Sleep mode	D
Chip Select Pulse Width HIGH	t _{NCS_pw}	SPI	250	-	_	ns	Normal/Standby/Sleep mode, SDO pin; CL = 20 pF	D
VDD- Timings								
Startup Time After Power-on	t _{startup}	VS	_	2.8	4.7	ms	From V_{VS} rises above the power-on detection threshold V $_{VS_PWRON}$ until	С
							$V_{VDD1} > V_{VDD1_UV_Clear}$ or $V_{VDD2} > V_{VDD2_UV_Clear}$	
Temperature Protection								
Overtemperature Protection Shutdown Threshold	T _{OT_sdwn}	_	170	180	190	°C	Junction Temperature	В
Overtemperature Protection Release Threshold	T _{OT_release}	-	155	165	175	°C	Junction Temperature	В
Overtemperature Protection Prewarning Set Threshold	T _{OT_PREW_Set}	_	150	160	170	°C	Junction Temperature	В
Overtemperature Protection Prewarning Clear Threshold	T _{OT_PREW_Clear}	-	135	145	155	°C	Junction Temperature	В
Motor Line Diagnostic								
Logic High Detection Threshold	V _{thSHxHI}	SHx	-	V _{VDH} – 1.75	_	V	Set MLDCR MLDEN Check MLDRR DIAG_xx	A
Logic Low Detection Threshold	V _{thSHxLO}	SHx	_	1.75	-	V	Set MLDCR MLDEN Check MLDRR DIAG_xx	A
Sink Current	I _{SHxSink}	SHx	4.4	—	7.2	mA	Set MLDCR SINKx and MLDCR MLDEN V _{SH} > 3V	A
Source Current	I _{SHxSource}	SHx	1	-	1.75	mA	Set MLDCR SOURCEX MLDCR MLDEN $V_{SH} < V_{DH} - 3V$	A

LEGEND: A = 100% Tested, B = 100% Tested through indirect testing or calculation, C = Characterized, not production tested, D = Simulated, not production tested

6.3 Thermal Characteristics (Submit Feedback)

Parameters	Symbol	Min.	Typical	Max.	Unit
Package (no. of pins)					
5.0 mm x 5.0 mm QFN (40L)	R _{thJA}	—	35	—	°C/W
	R_{thJC}	_	10	_	

Note 1: 4-Layer JC51-5 standard board, natural convection.



7. Typical Performance Curves (Submit Feedback)

Figure 7-1. Current Sense Amplifiers Gain Accuracy




Figure 7-2. Current Sense Amplifiers Gains Mismatch







Figure 7-3. Current Sense Amplifiers Output Offset
















Figure 7-5. Gate Driver Unit Sink/Source ON Resistance vs Temperature






















8. Application Information (Submit Feedback)

8.1 Startup Initialization (Submit Feedback)

By default, the ATA6847 starts with the watchdog enabled. It is necessary to follow the start-up procedure to enter a normal operation or to reconfigure the watchdog.


As soon as the microcontroller output voltage rises up to the valid operating range, the ATA6847 transitions to Standby mode and deasserts the NRES pin. By default, the WDT starts in Time-out mode. The first microcontroller must trigger the watchdog within the long open window (t_{LW}).

After the first watchdog trigger, the ATA6847 is ready for configuration via SPI. The application should follow the following start-up sequence:

- Once the microcontroller SPI has been initialized, a valid WDT trigger sequence must be sent to the ATA6847 (WDTRIG = 0x55).
- The watchdog must be configured according to application requirements.
- The remaining ATA6847 configuration registers must be set according to application requirements.



Figure 8-1. ATA6847 Simplified Start-up Procedure





8.2 B-EMF Motor Control Mode (Submit Feedback)

The closed loop of a BLDC motor control is a Phase-Locked Loop (PLL) based on the rotor position. Note that this inner loop does not attempt to modify the position of the rotor; instead, it modifies the commutation times to match whatever position the rotor has. An outer speed loop changes the rotor velocity, and the commutation loop locks to the rotor position to commutate the phases at the correct trigger times.

The back EMF sampler monitors the motor phase voltages. The neutral point Virtual Null simulator calculates the neutral point of the motor, based on the following equation:


 $VN = (Ph_A + Ph_B + Ph_C)/3$

The three motor phase voltages are compared with the neutral point. The outputs of the three comparators are available synchronously for estimating the zero-crossing time events accordingly. In *'Star wound'* motor configuration, no extra wire connection is required. For *'Delta wound'* motors, there is no physical neutral point available. The reference point must be estimated anyway.

As the microcontroller knows which motor phase is floating and which two phases are driven to low and high, it is always capable of monitoring the floating phase's comparator output.

When the B-EMF signal crosses the neutral point or Virtual Null (VN), the Zero-Crossing Detector (ZCD) will switch the ZC_X signal. The host controller may use this signal as a '*30 degrees before crossing*' reference point. The host controller must commutate the system after 30 degrees of electrical rotation occurs. See Figure 8-2.

Figure 8-2. Basic Principles



The Zero-Crossing Detection (ZCD) method is typically used in *six-step per electrical revolution* commutation strategies. The motor is driven by energizing two windings at a time. One winding stays unenergized at all times, and the voltage (back EMF or B-EMF) on that unenergized winding can be monitored to determine the rotor position.

For more accuracy in rotor angle estimation, it is recommended to use complementary PWMs for the H/L side MOSFET bridge. The comparative B-EMF waveforms are shown below.



When the motor being driven is at rest, the B-EMF voltage is equal to zero. The motor rotor needs to be initially rotated for the B-EMF sensor to lock onto the rotor position and commutate the motor. It is necessary to bring the rotor from rest up to a speed fast enough to generate sufficient B-EMF voltage (enough to allow the B-EMF sampler to send it).

Depending on the motor construction and the rotor speed, filtering algorithms are required for stable Zero-Crossing Detection (ZCD).





Figure 8-3. Full Commutation and Swapping Modes

8.3 Current Sense Amplifier Signal Filtering (Submit Feedback)

For high current MC applications, it is required to use a small current sense shunt and a low gain for CSA, in order to match the output signal with the MCU's ADC range.

Due to the CSA's large bandwidth, the sharp parasitic current spikes induced by the external MOSFET bridge commutation can cause the output to be clamped at the rail limits and affect the motor control processing. A filtering method for the signal can be implemented (see CSA Filtering Circuit).






For high efficiency, the filter components should be placed near the CSA inputs. In order to not affect the differential gain and the initial settled offset, the input resistor should stay as low as possible (4.7-10 Ohm).




9. Package Information (Submit Feedback)

Package Marking Information

40-VQFN (5x5x0.9 mm³)




Example:



Leger	nd: XXX Y YY WW NNN	Product Code or Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will over to the next line, thus limiting the number of available s for customer-specific information. Package may or not include the logo.



40-Lead Very Thin Plastic Quad Flat, No Lead Package (NHX) - 5x5x0.9 mm Body [VQFN] With 3.7x3.7 mm Exposed Pad and Wettable Flanks




Microchip Technology Drawing C04-425 Rev D Sheet 1 of 2



40-Lead Very Thin Plastic Quad Flat, No Lead Package (NHX) - 5x5x0.9 mm Body [VQFN] With 3.7x3.7 mm Exposed Pad and Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	Ν	ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Terminals	N		40	
Pitch	е		0.40 BSC	
Overall Height	Α	0.80	0.85	0.90
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3		0.203 REF	
Overall Length	D		5.00 BSC	
Exposed Pad Length	D2	3.60	3.70	3.80
Overall Width	E	5.00 BSC		
Exposed Pad Width	E2	3.60	3.70	3.80
Terminal Width	b	0.15	0.20	0.25
Terminal Length	L	0.30	0.40	0.50
Wettable Flank Height	A4	0.10	_	0.19
Wettable Flank Width	E3	-	-	0.085
Terminal-to-Exposed-Pad	К		0.25 REF	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-425 Rev D Sheet 2 of 2



40-Lead Very Thin Plastic Quad Flat, No Lead Package (NHX) - 5x5x0.9 mm Body [VQFN] With 3.7x3.7 mm Exposed Pad and Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	Ν	IILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.40 BSC	
Optional Center Pad Width	X2			3.80
Optional Center Pad Length	Y2			3.80
Chamfer	СН		0.38	
Contact Pad Spacing	C1		5.00	
Contact Pad Spacing	C2		5.00	
Contact Pad Width (X40)	X1			0.20
Contact Pad Length (X40)	Y1			0.80
Contact Pad to Pad (X36)	G1	0.20		
Contact Pad to Center Pad (X40)	G2	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2425 Rev D



10. Revision History (Submit Feedback)

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Revision	Date	Description
A	10/2024	Initial release of this document.



Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support



Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. [X] ⁽¹⁾ -X X Device Tape and Reel VDD1 VIC Option	X <u>/XXX</u> D Temperature Package Range	
Device:	ATA6847: 3-Phase Brushless DC (BLD Mode and LIN Transceiver	C) Motor Gate Driver with Power Module, Sleep
Tape and Reel option ⁽¹⁾ :	Т	Tape and Reel (3300/Reel – QFN package)
VDD1:	50	5.0V
	33	3.3V Note: INH instead of VDD2 for ATA6847-3333
VIO:	50	VIO = 5.0V
	33	VIO = 3.3V
Temperature:	E	-40°C to +125°C
Package:	NHX	5x5 mm QFN 40L, Very Thin Quad Flatpack No-Leads, Wettable Flanks, copper wire with Exposed Pad.

Examples:

- ATA6847T-5050E/NHX: Tape and Reel, VDD1 = VIO = 5V, 5x5 mm QFN 40L package
- ATA6847T-3333E/NHX: Tape and Reel, VDD1 = VIO = 3.3V, 5x5 mm QFN 40L package
- ATA6847T-5033E/NHX: Tape and Reel, VDD1 = 5V, VIO = 3.3V, 5x5 mm QFN 40L package

Notes:

- 1. Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
- 2. RoHS compliant, maximum concentration value of 0.09% (900 ppm) for Bromine (Br) and Chlorine (Cl) and less than 0.15% (1500) total Bromine (Br) and Chlorine (Cl) in any homogeneous material. Maximum concentration value of 0.09% (900 ppm) for Antimony (Sb) in any homogeneous material.
- 3. Contact your local Microchip sales office to request automotive qualified variants for other package types.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.



Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/ client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.



The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0335-1

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

orporate Office	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
• · · · · · · · · · · · · · · · · · · ·	Australia - Sydney	India - Bangalore	Austria - Wels
5 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
andler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
<: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
chnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
w.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
eb Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
vw.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
anta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
luth, GA : 678-957-9614			Fax: 33-1-69-30-90-79
: 678-957-9614 <: 678-957-1455	China - Guangzhou	Korea - Daegu	Germany - Garching
stin, TX	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Tel: 49-8931-9700
: 512-257-3370	China - Hangzhou	Korea - Seoul	Germany - Haan
ston	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Tel: 49-2129-3766400
	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Germany - Heilbronn
estborough, MA : 774-760-0087	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Tel: 49-7131-72400
x: 774-760-0088	China - Nanjing	Malaysia - Penang	Germany - Karlsruhe
icago	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Tel: 49-721-625370
sca, IL	China - Qingdao	Philippines - Manila	Germany - Munich
l: 630-285-0071	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Tel: 49-89-627-144-0
x: 630-285-0075	China - Shanghai	Singapore	Fax: 49-89-627-144-44
llas	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Germany - Rosenheim
dison, TX	China - Shenyang	Taiwan - Hsin Chu	Tel: 49-8031-354-560
l: 972-818-7423	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Israel - Hod Hasharon
x: 972-818-2924	China - Shenzhen	Taiwan - Kaohsiung	Tel: 972-9-775-5100
troit	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	ltaly - Milan
vi, MI	China - Suzhou	Taiwan - Taipei	Tel: 39-0331-742611
: 248-848-4000	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Fax: 39-0331-466781
uston, TX	China - Wuhan	Thailand - Bangkok	ltaly - Padova
: 281-894-5983	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Tel: 39-049-7625286
lianapolis	China - Xian	Vietnam - Ho Chi Minh	Netherlands - Drunen
blesville, IN	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Tel: 31-416-690399
: 317-773-8323 :: 317-773-5453	China - Xiamen		Fax: 31-416-690340
: 317-536-2380	Tel: 86-592-2388138		Norway - Trondheim
Angeles	China - Zhuhai		Tel: 47-72884388
sion Viejo, CA	Tel: 86-756-3210040		Poland - Warsaw
: 949-462-9523			Tel: 48-22-3325737
x: 949-462-9608			Romania - Bucharest
: 951-273-7800			Tel: 40-21-407-87-50
leigh, NC			Spain - Madrid
: 919-844-7510			Tel: 34-91-708-08-90
w York, NY			Fax: 34-91-708-08-91
: 631-435-6000			Sweden - Gothenberg
i Jose, CA			Tel: 46-31-704-60-40
408-735-9110			Sweden - Stockholm
408-436-4270			Tel: 46-8-5090-4654
nada - Toronto			UK - Wokingham
			Tel: 44-118-921-5800
l: 905-695-1980			101. 44-110-321-3000