

SST26VF032BEUI

32 Mbit Serial Quad I/O (SQI) Flash Memory with EUI-48TM and EUI-64TM Identifier

Features

- Factory-Programmed with EUI-48 and EUI-64 Globally Unique Identifier
 - Secure, read-only access in Serial Flash Discoverable Parameter (SFDP) table
- · Single Voltage Read and Write Operations
 - 2.7-3.6V or 2.3-3.6V
- · Serial Interface Architecture
 - Nibble-wide multiplexed I/O's with SPI-like serial command structure
 - Mode 0 and Mode 3
 - x1/x2/x4 Serial Peripheral Interface (SPI) Protocol
- · High Speed Clock Frequency
 - 2.7-3.6V: 104 MHz max
 - 2.3-3.6V: 80 MHz max
- · Burst Modes
 - Continuous linear burst
 - 8/16/32/64 Byte linear burst with wrap-around
- · Superior Reliability
 - Endurance: 100,000 Cycles (min)
 - Greater than 100 years Data Retention
- · Low Power Consumption:
 - Active Read current: 15 mA (typical @ 104 MHz)
 - Standby Current: 15 µA (typical)
- Fast Erase Time
 - Sector/Block Erase: 18 ms (typ), 25 ms (max)
 - Chip Erase: 35 ms (typ), 50 ms (max)
- Page-Program
 - 256 Bytes per page in x1 or x4 mode
- · End-of-Write Detection
 - Software polling the BUSY bit in status register
- · Flexible Erase Capability
 - Uniform 4 KByte sectors
 - Four 8 KByte top and bottom parameter overlay blocks
 - One 32 KByte top and bottom overlay block
 - Uniform 64 KByte overlay blocks
- · Write-Suspend
 - Suspend Program or Erase operation to access another block/sector
- · Software Reset (RST) mode
- Software Write Protection
 - Individual-Block Write Protection with permanent lock-down capability

- 64 KByte blocks, two 32 KByte blocks, and eight 8 KByte parameter blocks
- Read Protection on top and bottom 8 KByte parameter blocks
- · Security ID
 - One-Time Programmable (OTP) 2 KByte, Secure ID
 - 64 bit unique, factory pre-programmed identifier
 - User-programmable area
- · Temperature Range
 - Industrial: -40°C to +85°C
- · Automotive AECQ-100 Qualified
- · Packages Available
 - 8-lead SOIJ (5.28 mm)
- · All devices are RoHS compliant

Product Description

The Serial Quad I/OTM (SQITM) family of flash-memory devices features a six-wire, 4-bit I/O interface that allows for low-power, high-performance operation in a low pin-count package. SST26VF032BEUI also support full command-set compatibility to traditional Serial Peripheral Interface (SPI) protocol. System designs using SQI flash devices occupy less board space and ultimately lower system costs.

All members of the 26 Series, SQI family are manufactured with proprietary, high-performance CMOS SuperFlash® technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches.

SST26VF032BEUI significantly improve performance and reliability, while lowering power consumption. These devices write (Program or Erase) with a single power supply of 2.3-3.6V. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash memory technologies.

SST26VF032BEUI is offered in 8-lead SOIJ (5.28 mm). See Figure 2-1 for pin assignments.

SST26VF032BEUI default at power-up has the WP# and HOLD# pins enabled, and the SIO2 and SIO3 pins disabled, to initiate SPI-protocol operations. See "I/O Configuration (IOC)" on page 11 for more information about configuring WP#/HOLD# and SIO2/SIO3 pins.

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)


When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 BLOCK DIAGRAM

FIGURE 1-1: FUNCTIONAL BLOCK DIAGRAM



2.0 PIN DESCRIPTION

FIGURE 2-1: PIN DESCRIPTION FOR 8-LEAD SOIJ





TABLE 2-1: PIN DESCRIPTION

Symbol	Pin Name	Functions			
SCK	Serial Clock	To provide the timing of the serial interface. Commands, addresses, or input data are latched on the rising edge of the clock input, while output data is shifted out on the falling edge of the clock input.			
SIO[3:0]	Serial Data Input/Output	o transfer commands, addresses, or data serially into the device or data out e device. Inputs are latched on the rising edge of the serial clock. Data is hifted out on the falling edge of the serial clock. The Enable Quad I/O (EQIC ommand instruction configures these pins for Quad I/O mode.			
SI	Serial Data Input for SPI mode	To transfer commands, addresses or data serially into the device. Inputs are latched on the rising edge of the serial clock. SI is the default state after a power on reset.			
SO	Serial Data Output for SPI mode	To transfer data serially out of the device. Data is shifted out on the falling edge of the serial clock. SO is the default state after a power on reset.			
CE#	Chip Enable	The device is enabled by a high to low transition on CE#. CE# must remain low for the duration of any command sequence; or in the case of Write operations, for the command/data input sequence.			
WP#	Write Protect	The WP# is used in conjunction with the WPEN and IOC bits in the Configuration register to prohibit write operations to the Block-Protection register. This pin only works in SPI, single-bit and dual-bit Read mode.			
HOLD#	Hold	Temporarily stops serial communication with the SPI Flash memory while the device is selected. This pin only works in SPI, single-bit and dual-bit Read mode and must be tied high when not in use.			
V_{DD}	Power Supply	To provide power supply voltage.			
V _{SS}	Ground				

3.0 MEMORY ORGANIZATION

The SST26VF032BEUI SQI memory array is organized in uniform, 4 KByte erasable sectors with the following erasable blocks: eight 8 KByte parameter, two 32 KByte overlay, and sixty-two 64 KByte overlay blocks. See Figure 3-1.

FIGURE 3-1: MEMORY MAP



4.0 DEVICE OPERATION


SST26VF032BEUI supports both Serial Peripheral Interface (SPI) bus protocol and a 4-bit multiplexed SQI bus protocol. To provide backward compatibility to traditional SPI Serial Flash devices, the device's initial state after a power-on reset is SPI mode which supports multi-I/O (x1/x2/x4) Read/Write commands. A command instruction configures the device to SQI mode. The dataflow in the SQI mode is similar to the SPI mode, except it uses four multiplexed I/O signals for command, address, and data sequence.

SQI Flash Memory supports both Mode 0 (0,0) and Mode 3 (1,1) bus operations. The difference between the two modes is the state of the SCK signal when the bus master is in stand-by mode and no data is being transferred. The SCK signal is low for Mode 0 and SCK signal is high for Mode 3. For both modes, the Serial Data I/O (SIO[3:0]) is sampled at the rising edge of the


SCK clock signal for input, and driven after the falling edge of the SCK clock signal for output. The traditional SPI protocol uses separate input (SI) and output (SO) data signals as shown in Figure 4-1. The SQI protocol uses four multiplexed signals, SIO[3:0], for both data in and data out, as shown in Figure 4-2. This means the SQI protocol quadruples the traditional bus transfer speed at the same clock frequency, without the need for more pins on the package.

The SST26VF032BEUI is pre-programmed with a globally unique EUI-48 and EUI-64 identifiers. The addresses are located in the Serial Flash Discoverable Parameters (SFDP) table and accessible via the SFDP read instruction. Refer to See "Pre-Programmed EUI-48 and EUI-64 Address" on page 72 for address locations and description.

FIGURE 4-1: SPI PROTOCOL (TRADITIONAL 25 SERIES SPI DEVICE)







4.1 Device Protection

SST26VF032BEUI offer a flexible memory protection scheme that allows the protection state of each individual block to be controlled separately. In addition, the Write-Protection Lock-Down register prevents any change of the lock status during device operation. To avoid inadvertent writes during power-up, the device is write-protected by default after a power-on reset cycle. A Global Block-Protection Unlock command offers a single command cycle that unlocks the entire memory array for faster manufacturing throughput.

For extra protection, there is an additional non-volatile register that can permanently write-protect the Block-Protection register bits for each individual block. Each of the corresponding lock-down bits are one time programmable (OTP)—once written, they cannot be

erased. Data that had been previously programmed into these blocks cannot be altered by programming or erase and is not reversible

4.1.1 INDIVIDUAL BLOCK PROTECTION

SST26VF032BEUI have a Block-Protection register which provides a software mechanism to write-lock the individual memory blocks and write-lock, and/or read-lock, the individual parameter blocks. The Block-Protection register is 80 bits wide: two bits each for the eight 8 KByte parameter blocks (write-lock and read-lock), and one bit each for the remaining 32 KByte and 64 KByte overlay blocks (write-lock). See Table 5-6 for address range protected per register bit.

Each bit in the Block-Protection register (BPR) can be written to a '1' (protected) or '0' (unprotected). For the parameter blocks, the most significant bit is for read-

lock, and the least significant bit is for write-lock. Read-locking the parameter blocks provides additional security for sensitive data after retrieval (e.g., after initial boot). If a block is read-locked all reads to the block return data 00H.

The Write Block-Protection Register command is a two-cycle command which requires that Write-Enable (WREN) is executed prior to the Write Block-Protection Register command. The Global Block-Protection Unlock command clears all write protection bits in the Block-Protection register.

4.1.2 WRITE-PROTECTION LOCK-DOWN (VOLATILE)

To prevent changes to the Block-Protection register, use the Lock-Down Block-Protection Register (LBPR) command to enable Write-Protection Lock-Down. Once Write-Protection Lock-Down is enabled, the Block-Protection register can not be changed. To avoid inadvertent lock down, the WREN command must be executed prior to the LBPR command.

To reset Write-Protection Lock-Down, performing a power cycle on the device is required. The Write-Protection Lock-Down status may be read from the Status register.

4.1.3 WRITE-LOCK LOCK-DOWN (NON-VOLATILE)

The non-Volatile Write-Lock Lock-Down register is an alternate register that permanently prevents changes to the block-protect bits. The non-Volatile Write-Lock Lock-Down register (nVWLDR) is 72 bits wide per device: one bit each for the eight 8-KByte parameter blocks, and one bit each for the remaining 32 KByte and 64 KByte overlay blocks. See Table 5-6 for address range protected per register bit.

Writing '1' to any or all of the nVWLDR bits disables the change mechanism for the corresponding Write-Lock bit in the BPR, and permanently sets this bit to a '1' (protected) state. After this change, both bits will be set to '1', regardless of the data entered in subsequent writes to either the nVWLDR or the BPR. Subsequent writes to the nVWLDR can only alter available locations that have not been previously written to a '1'. This

method provides write-protection for the corresponding memory-array block by protecting it from future program or erase operations.

Writing a '0' in any location in the nVWLDR has no effect on either the nVWLDR or the corresponding Write-Lock bit in the BPR.

Note that if the Block-Protection register had been previously locked down, see "Write-Protection Lock-Down (Volatile)", the device must be power cycled before using the nVWLDR. If the Block-Protection register is locked down and the Write nVWLDR command is accessed, the command will be ignored.

4.2 Hardware Write Protection

The hardware Write Protection pin (WP#) is used in conjunction with the WPEN and IOC bits in the configuration register to prohibit write operations to the Block-Protection and Configuration registers. The WP# pin function only works in SPI single-bit and dual-bit read mode when the IOC bit in the configuration register is set to '0'.

The WP# pin function is disabled when the WPEN bit in the configuration register is '0'. This allows installation of the SST26VF032BEUI in a system with a grounded WP# pin while still enabling Write to the Block-Protection register. The Lock-Down function of the Block-Protection Register supersedes the WP# pin, see Table 4-1 for Write Protection Lock-Down states.

The factory default setting at power-up of the WPEN bit is '0', disabling the Write Protect function of the WP# after power-up. WPEN is a non-volatile bit; once the bit is set to '1', the Write Protect function of the WP# pin continues to be enabled after power-up. The WP# pin only protects the Block-Protection Register and Configuration Register from changes. Therefore, if the WP# pin is set to low before or after a Program or Erase command, or while an internal Write is in progress, it will have no effect on the Write command.

The IOC bit takes priority over the WPEN bit in the configuration register. When the IOC bit is '1', the function of the WP# pin is disabled and the WPEN bit serves no function. When the IOC bit is '0' and WPEN is '1', setting the WP# pin active low prohibits Write operations to the Block Protection Register.

WP#	IOC	WPEN	WPLD	Execute WBPR Instruction	Configuration Register
L	0	1	1	Not Allowed	Protected
L	0	0	1	Not Allowed	Writable
L	0	1	0	Not Allowed	Protected
L	0 ¹	02	0	Allowed	Writable
Н	0	Х	1	Not Allowed	Writable
Н	0	Х	0	Allowed	Writable
Х	1	Х	1	Not Allowed	Writable
X	1 ³	0 ²	0	Allowed	Writable

TABLE 4-1: WRITE PROTECTION LOCK-DOWN STATES

- 1. Default at power-up Register settings for SST26VF032BEUI
- 2. Factory default setting is '0'. This is a non-volatile bit; default at power-up is the value set prior to power-down.
- 3. Default at power-up Register settings for SST26VF032BEUI

4.3 Security ID

SST26VF032BEUI offers a 2 KByte Security ID (Sec ID) feature. The Security ID space is divided into two parts – one factory-programmed, 64-bit segment and one user-programmable segment. The factory-programmed segment is programmed during manufacturing with a unique number and cannot be changed. The user-programmable segment is left unprogrammed for the customer to program as desired.

Use the Program Security ID (PSID) command to program the Security ID using the address shown in Table 5-5. The Security ID can be locked using the Lockout Security ID (LSID) command. This prevents any future write operations to the Security ID.

The factory-programmed portion of the Security ID can't be programmed by the user; neither the factory-programmed nor user-programmable areas can be erased.

4.4 Hold Operation

The HOLD# pin pauses active serial sequences without resetting the clocking sequence. This pin is active after every power up and only operates during SPI single-bit and dual-bit modes. Two factory configurations are available: SST26VF032BEUI ships with the

IOC bit set to '0' and the HOLD# pin function enabled; SST26VF032BEUI ships with the IOC bit set to '1' and the HOLD# pin function disabled. The HOLD# pin is always disabled in SQI mode and only works in SPI single-bit and dual-bit read mode.


To activate the Hold mode, CE# must be in active low state. The Hold mode begins when the SCK active low state coincides with the falling edge of the HOLD# signal. The Hold mode ends when the HOLD# signal's rising edge coincides with the SCK active low state.

If the falling edge of the HOLD# signal does not coincide with the SCK active low state, then the device enters Hold mode when the SCK next reaches the active low state. Similarly, if the rising edge of the HOLD# signal does not coincide with the SCK active low state, then the device exits Hold mode when the SCK next reaches the active low state. See Figure 4-3.

Once the device enters Hold mode, SO will be in high impedance state while SI and SCK can be VIL or VIH.

If CE# is driven active high during a Hold condition, it resets the internal logic of the device. As long as HOLD# signal is low, the memory remains in the Hold condition. To resume communication with the device, HOLD# must be driven active high, and CE# must be driven active low.





4.5 Status Register

The Status register is a read-only register that provides the following status information: whether the flash memory array is available for any Read or Write operation, if the device is write-enabled, whether an erase or program operation is suspended, and if the BlockProtection register and/or Security ID are locked down. During an internal Erase or Program operation, the Status register may be read to determine the completion of an operation in progress. Table 4-2 describes the function of each bit in the Status register.

TABLE 4-2: STATUS REGISTER

Bit	Name	Function	Default at Power-up	Read/Write (R/ W)
0	BUSY	Write operation status 1 = Internal Write operation is in progress 0 = No internal Write operation is in progress	0	R
1	WEL	Write-Enable Latch status 1 = Device is write-enabled 0 = Device is not write-enabled	0	R
2	WSE	Write Suspend-Erase status 1 = Erase suspended 0 = Erase is not suspended	0	R
3	WSP	Write Suspend-Program status 1 = Program suspended 0 = Program is not suspended	0	R
4	WPLD	Write Protection Lock-Down status 1 = Write Protection Lock-Down enabled 0 = Write Protection Lock-Down disabled	0	R
5	SEC ¹	Security ID status 1 = Security ID space locked 0 = Security ID space not locked	01	R
6	RES	Reserved for future use	0	R
7	BUSY	Write operation status 1 = Internal Write operation is in progress 0 = No internal Write operation is in progress	0	R

^{1.} The Security ID status will always be '1' at power-up after a successful execution of the Lockout Security ID instruction, otherwise default at power-up is '0'.

4.5.1 WRITE-ENABLE LATCH (WEL)

The Write-Enable Latch (WEL) bit indicates the status of the internal memory's Write-Enable Latch. If the WEL bit is set to '1', the device is write enabled. If the bit is set to '0' (reset), the device is not write enabled and does not accept any memory Program or Erase, Protection Register Write, or Lock-Down commands. The Write-Enable Latch bit is automatically reset under the following conditions:

- · Power-up
- Reset
- · Write-Disable (WRDI) instruction
- · Page-Program instruction completion
- · Sector-Erase instruction completion
- · Block-Erase instruction completion
- · Chip-Erase instruction completion
- · Write-Block-Protection register instruction
- · Lock-Down Block-Protection register instruction
- Program Security ID instruction completion
- · Lockout Security ID instruction completion
- · Write-Suspend instruction
- SPI Quad Page program instruction completion
- · Write Status Register

4.5.2 WRITE SUSPEND ERASE STATUS (WSE)

The Write Suspend-Erase status (WSE) indicates when an Erase operation has been suspended. The WSE bit is '1' after the host issues a suspend command during an Erase operation. Once the suspended Erase resumes, the WSE bit is reset to '0'.

4.5.3 WRITE SUSPEND PROGRAM STATUS (WSP)

The Write Suspend-Program status (WSP) bit indicates when a Program operation has been suspended. The WSP is '1' after the host issues a suspend command during the Program operation. Once the suspended Program resumes, the WSP bit is reset to '0'.

4.5.4 WRITE PROTECTION LOCK-DOWN STATUS (WPLD)

The Write Protection Lock-Down status (WPLD) bit indicates when the Block-Protection register is locked-down to prevent changes to the protection settings. The WPLD is '1' after the host issues a Lock-Down Block-Protection command. After a power cycle, the WPLD bit is reset to '0'.

4.5.5 SECURITY ID STATUS (SEC)

The Security ID Status (SEC) bit indicates when the Security ID space is locked to prevent a Write command. The SEC is '1' after the host issues a Lockout SID command. Once the host issues a Lockout SID command, the SEC bit can never be reset to '0.'

4.5.6 BUSY

The Busy bit determines whether there is an internal Erase or Program operation in progress. If the BUSY bit is '1', the device is busy with an internal Erase or Program operation. If the bit is '0', no Erase or Program operation is in progress.

4.5.7 CONFIGURATION REGISTER

The Configuration register is a Read/Write register that stores a variety of configuration information. See Table 4-3 for the function of each bit in the register.

TABLE 4-3: CONFIGURATION REGISTER

Bit	Name	Function	Default at Power-up	Read/Write (R/W)
0	RES	Reserved	0	R
1	IOC	I/O Configuration for SPI Mode 1 = WP# and HOLD# pins disabled 0 = WP# and HOLD# pins enabled	0 ¹	R/W
2	RES	Reserved	0	R
3	BPNV	Block-Protection Volatility State 1 = No memory block has been permanently locked 0 = Any block has been permanently locked	1	R
4	RES	Reserved	0	R
5	RES	Reserved	0	R
6	RES	Reserved	0	R
7	WPEN	Write-Protection Pin (WP#) Enable 1 = WP# enabled 0 = WP# disabled	0 ²	R/W

SST26VF032BEUI default at Power-up is '0' SST26VF032BEUI default at Power-up is '1'

^{2.} Factory default setting. This is a non-volatile bit; default at power-up will be the setting prior to power-down.

4.5.8 I/O CONFIGURATION (IOC)

The I/O Configuration (IOC) bit re-configures the I/O pins. The IOC bit is set by writing a '1' to Bit 1 of the Configuration register. When IOC bit is '0' the WP# pin and HOLD# pin are enabled (SPI or Dual Configuration setup). When IOC bit is set to '1' the SIO2 pin and SIO3 pin are enabled (SPI Quad I/O Configuration setup). The IOC bit must be set to '1' before issuing the following SPI commands: SQOR (6BH), SQIOR (EBH), RBSPI (ECH), and SPI Quad page program (32H). Without setting the IOC bit to '1', those SPI commands are not valid. The I/O configuration bit does not apply when in SQI mode. The default at power-up for SST26VF032BEUI is '0' and for SST26VF032BEUI is '1'.

4.5.9 BLOCK-PROTECTION VOLATILITY STATE (BPNV)

The Block-Protection Volatility State bit indicates whether any block has been permanently locked with the nVWLDR. When no bits in the nVWLDR have been set, the BPNV is '1'; this is the default state from the factory. When one or more bits in the nVWLDR are set to '1', the BPNV bit will also be '0' from that point forward, even after power-up.

4.5.10 WRITE-PROTECT ENABLE (WPEN)

The Write-Protect Enable (WPEN) bit is a non-volatile bit that enables the WP# pin.

The Write-Protect (WP#) pin and the Write-Protect Enable (WPEN) bit control the programmable hardware write-protect feature. Setting the WP# pin to low, and the WPEN bit to '1', enables Hardware write-protection. To disable Hardware write protection, set either the WP# pin to high or the WPEN bit to '0'. There is latency associated with writing to the WPEN bit. Poll the BUSY bit in the Status register, or wait T_{WPEN}, for the completion of the internal, self-timed Write operation. When the chip is hardware write protected, only Write operations to Block-Protection and Configuration registers are disabled. See "Hardware Write Protection" on page 7 and Table 4-1 on page 8 for more information about the functionality of the WPEN bit.

5.0 INSTRUCTIONS

Instructions are used to read, write (erase and program), and configure the SST26VF032BEUI. The complete list of the instructions is provided in Table 5-1.

TABLE 5-1: DEVICE OPERATION INSTRUCTIONS FOR SST26VF032BEUI

	DEVICE OPERATION			ode			Dete	Max
Instruction	Description	Command Cycle ¹	SPI	SQI	Address Cycle(s) ^{2, 3}	Dummy Cycle(s) ³	Data Cycle(s) ³	Max Freq ⁴
Configuration	on	j		•				
NOP	No Operation	00H	Х	Х	0	0	0	104 MHz
RSTEN	Reset Enable	66H	Х	Х	0	0	0	/80 MHz
RST ⁵	Reset Memory	99H	Х	Х	0	0	0	1
EQIO	Enable Quad I/O	38H	Х		0	0	0	
RSTQIO ⁶	Reset Quad I/O	FFH	Х	Χ	0	0	0	
RDSR	Read Status Register	05H	Х		0	0	1 to ∞	
				Χ	0	1	1 to ∞	
WRSR	Write Status Register	01H	Х	Χ	0	0	2	
RDCR	Read Configuration	35H	Х		0	0	1 to ∞	
	Register			Х	0	1	1 to ∞	
Read								
Read	Read Memory	03H	Х		3	0	1 to ∞	40 MHz
High-Speed	Read Memory at Higher	0BH		Х	3	3	1 to ∞	104 MHz
Read	Speed		Х		3	1	1 to ∞	/80 MHz
SQOR ⁷	SPI Quad Output Read	6BH	Х		3	1	1 to ∞	
SQIOR ⁸	SPI Quad I/O Read	EBH	Х		3	3	1 to ∞	
SDOR ⁹	SPI Dual Output Read	3BH	Х		3	1	1 to ∞	
SDIOR ¹⁰	SPI Dual I/O Read	BBH	Х		3	1	1 to ∞	
SB	Set Burst Length	C0H	Х	Х	0	0	1	
RBSQI	SQI Read Burst with Wrap	0CH		Х	3	3	n to ∞	
RBSPI ⁸	SPI Read Burst with Wrap	ECH	Х		3	3	n to ∞	
Identificatio	n							
JEDEC-ID	JEDEC-ID Read	9FH	Х		0	0	3 to ∞	104 MHz
Quad J-ID	Quad I/O J-ID Read	AFH		Χ	0	1	3 to ∞	/80 MHz
SFDP	Serial Flash Discoverable Parameters	5AH	Х		3	1	1 to ∞	
Write								
WREN	Write Enable	06H	Х	Χ	0	0	0	104 MHz
WRDI	Write Disable	04H	Х	Χ	0	0	0	/80 MHz
SE ¹¹	Erase 4 KBytes of Memory Array	20H	Х	Х	3	0	0	
BE ¹²	Erase 64, 32 or 8 KBytes of Memory Array	D8H	Х	Х	3	0	0	
CE	Erase Full Array	C7H	Х	Х	0	0	0]
PP	Page Program	02H	Х	Х	3	0	1 to 256	
SPI Quad PP ⁷	SQI Quad Page Program	32H	Х		3	0	1 to 256	

TABLE 5-1: DEVICE OPERATION INSTRUCTIONS FOR SST26VF032BEUI

		Command	Mode		mmand Mode		Mode Address	Address	Dummy	Data	Max
Instruction	Description	Cycle ¹	SPI	SQI	Cycle(s) ^{2, 3}	Cycle(s) ³	Cycle(s) ³	Freq ⁴			
WRSU	Suspends Program/Erase	ВОН	Х	Х	0	0	0	104 MHz			
WRRE	Resumes Program/Erase	30H	Х	Х	0	0	0	/80 MHz			
Protection											
RBPR	Read Block-Protection	72H	Х		0	0	1 to 18	104 MHz			
	Register			Х	0	1	1 to 18	/80 MHz			
WBPR	Write Block-Protection Register	42H	Х	Х	0	0	1 to 18				
LBPR	Lock Down Block-Protection Register	8DH	Х	Х	0	0	0				
nVWLDR	non-Volatile Write Lock- Down Register	E8H	Х	Х	0	0	1 to 18				
ULBPR	Global Block Protection Unlock	98H	Х	Х	0	0	0				
RSID	Read Security ID	88H	Х		2	1	1 to 2048				
				Х	2	3	1 to 2048				
PSID	Program User Security ID area	A5H	Х	Х	2	0	1 to 256				
LSID	Lockout Security ID Programming	85H	Х	Х	0	0	0				

- 1. Command cycle is two clock periods in SQI mode and eight clock periods in SPI mode.
- 2. Address bits above the most significant bit of each density can be $V_{\rm IL}$ or $V_{\rm IH.}$
- 3. Address, Dummy/Mode bits, and Data cycles are two clock periods in SQI and eight clock periods in SPI mode.
- 4. The max frequency for all instructions is up to 104 MHz from 2.7-3.6V and up to 80 MHz from 2.3-3.6V unless otherwise noted.
- 5. RST command only executed if RSTEN command is executed first. Any intervening command will disable Reset.
- 6. Device accepts eight-clock command in SPI mode, or two-clock command in SQI mode.
- 7. Data cycles are two clock periods. IOC bit must be set to '1' before issuing the command.
- 8. Address, Dummy/Mode bits, and data cycles are two clock periods. IOC bit must be set to '1' before issuing the command.
- 9. Data cycles are four clock periods.
- 10. Address, Dummy/Mode bits, and Data cycles are four clock periods.
- 11. Sector Addresses: Use A_{MS} A_{12} , remaining address are don't care, but must be set to V_{IL} or V_{IH} .
- 12. Blocks are 64 KByte, 32 KByte, for 8KByte, depending on location. Block Erase Address: A_{MS} A₁₆ for 64 KByte; A_{MS} A₁₅ for 32 KByte; A_{MS} A₁₃ for 8 KByte. Remaining addresses are don't care, but must be set to V_{II} or V_{IH}.

5.1 No Operation (NOP)

The No Operation command only cancels a Reset Enable command. NOP has no impact on any other command.

5.2 Reset-Enable (RSTEN) and Reset (RST)


The Reset operation is used as a system (software) reset that puts the device in normal operating Ready mode. This operation consists of two commands: Reset-Enable (RSTEN) followed by Reset (RST).

To reset the SST26VF032BEUI, the host drives CE# low, sends the Reset-Enable command (66H), and drives CE# high. Next, the host drives CE# low again, sends the Reset command (99H), and drives CE# high, see Figure 5-1.

The Reset operation requires the Reset-Enable command followed by the Reset command. Any command other than the Reset command after the Reset-Enable command will disable the Reset-Enable.

Once the Reset-Enable and Reset commands are successfully executed, the device returns to normal operation Read mode and then does the following: resets the protocol to SPI mode, resets the burst length to 8 Bytes, clears all the bits, except for bit 4 (WPLD) and bit 5 (SEC), in the Status register to their default states, and clears bit 1 (IOC) in the configuration register to its default state. A device reset during an active Program or Erase operation aborts the operation, which can cause the data of the targeted address range to be corrupted or lost. Depending on the prior operation, the reset timing may vary. Recovery from a Write operation requires more latency time than recovery from other operations. See Table 8-2 on page 45 for Rest timing parameters.

FIGURE 5-1: RESET SEQUENCE




5.3 Read (40 MHz)

The Read instruction, 03H, is supported in SPI bus protocol only with clock frequencies up to 40 MHz. This command is not supported in SQI bus protocol. The device outputs the data starting from the specified address location, then continuously streams the data output through all addresses until terminated by a low-to-high transition on CE#. The internal address pointer

will automatically increment until the highest memory address is reached. Once the highest memory address is reached, the address pointer will automatically return to the beginning (wrap-around) of the address space.

Initiate the Read instruction by executing an 8-bit command, 03H, followed by address bits A[23:0]. CE# must remain active low for the duration of the Read cycle. See Figure 5-2 for Read Sequence.

FIGURE 5-2: READ SEQUENCE (SPI)




5.4 Enable Quad I/O (EQIO)

The Enable Quad I/O (EQIO) instruction, 38H, enables the flash device for SQI bus operation. Upon completion of the instruction, all instructions thereafter are

expected to be 4-bit multiplexed input/output (SQI mode) until a power cycle or a "Reset Quad I/O instruction" is executed. See Figure 5-3.

FIGURE 5-3: ENABLE QUAD I/O SEQUENCE



5.5 Reset Quad I/O (RSTQIO)

The Reset Quad I/O instruction, FFH, resets the device to 1-bit SPI protocol operation or exits the Set Mode configuration during a read sequence. This command allows the flash device to return to the default I/O state (SPI) without a power cycle, and executes in either 1-bit or 4-bit mode. If the device is in the Set Mode configuration, while in SQI High-Speed Read mode, the RSTQIO command will only return the device to a state

where it can accept new command instruction. An additional RSTQIO is required to reset the device to SPI mode.

To execute a Reset Quad I/O operation, the host drives CE# low, sends the Reset Quad I/O command cycle (FFH) then, drives CE# high. Execute the instruction in either SPI (8 clocks) or SQI (2 clocks) command cycles. For SPI, SIO[3:1] are don't care for this command, but should be driven to V_{IH} or V_{IL} . See Figures 5-4 and 5-5.

FIGURE 5-4: RESET QUAD I/O SEQUENCE (SPI)





FIGURE 5-5: RESET QUAD I/O SEQUENCE (SQI)




5.6 High-Speed Read

The High-Speed Read instruction, 0BH, is supported in both SPI bus protocol and SQI protocol. This instruction supports frequencies of up to 104 MHz from 2.7-3.6V and up to 80 MHz from 2.3-3.6V. On power-up, the device is set to use SPI.

Initiate High-Speed Read by executing an 8-bit command, 0BH, followed by address bits A[23-0] and a dummy byte. CE# must remain active low for the duration of the High-Speed Read cycle. See Figure 5-6 for the High-Speed Read sequence for SPI bus protocol.

FIGURE 5-6: HIGH-SPEED READ SEQUENCE (SPI) (C[1:0] = 0BH)



In SQI protocol, the host drives CE# low then send the Read command cycle command, 0BH, followed by three address cycles, a Set Mode Configuration cycle, and two dummy cycles. Each cycle is two nibbles (clocks) long, most significant nibble first.


After the dummy cycles, the device outputs data on the falling edge of the SCK signal starting from the specified address location. The device continually streams data output through all addresses until terminated by a low-to-high transition on CE#. The internal address pointer automatically increments until the highest memory address is reached, at which point the address pointer returns to address location 000000H. During this operation, blocks that are Read-locked will output data 00H.

The Set Mode Configuration bit M[7:0] indicates if the next instruction cycle is another SQI High-Speed Read command. When M[7:0] = AXH, the device expects the next continuous instruction to be another Read com-

mand, 0BH, and does not require the op-code to be entered again. The host may initiate the next Read cycle by driving CE# low, then sending the four-bits input for address A[23:0], followed by the Set Mode configuration bits M[7:0], and two dummy cycles. After the two dummy cycles, the device outputs the data starting from the specified address location. There are no restrictions on address location access.

When M[7:0] is any value other than AXH, the device expects the next instruction initiated to be a command instruction. To reset/exit the Set Mode configuration, execute the Reset Quad I/O command, FFH. While in the Set Mode configuration, the RSTQIO command will only return the device to a state where it can accept new command instruction. An additional RSTQIO is required to reset the device to SPI mode. See Figure 5-10 for the SPI Quad I/O Mode Read sequence when M[7:0] = AXH.

FIGURE 5-7: HIGH-SPEED READ SEQUENCE (SQI)




5.7 SPI Quad-Output Read

The SPI Quad-Output Read instruction supports frequencies of up to 104 MHz from 2.7-3.6V and up to 80 MHz from 2.3-3.6V. SST26VF032BEUI requires the IOC bit in the configuration register to be set to '1' prior to executing the command. Initiate SPI Quad-Output Read by executing an 8-bit command, 6BH, followed by address bits A[23-0] and a dummy byte. CE# must remain active low for the duration of the SPI Quad Mode Read. See Figure 5-8 for the SPI Quad Output Read sequence.

Following the dummy byte, the device outputs data from SIO[3:0] starting from the specified address location. The device continually streams data output through all addresses until terminated by a low-to-high transition on CE#. The internal address pointer automatically increments until the highest memory address is reached, at which point the address pointer returns to the beginning of the address space.

FIGURE 5-8: SPI QUAD OUTPUT READ



5.8 SPI Quad I/O Read

The SPI Quad I/O Read (SQIOR) instruction supports frequencies of up to 104 MHz from 2.7-3.6V and up to 80 MHz from 2.3-3.6V. SST26VF032BEUI requires the IOC bit in the configuration register to be set to '1' prior to executing the command. Initiate SQIOR by executing an 8-bit command, EBH. The device then switches to 4-bit I/O mode for address bits A[23-0], followed by the Set Mode configuration bits M[7:0], and two dummy bytes.CE# must remain active low for the duration of the SPI Quad I/O Read. See Figure 5-9 for the SPI Quad I/O Read sequence.

Following the dummy bytes, the device outputs data from the specified address location. The device continually streams data output through all addresses until terminated by a low-to-high transition on CE#. The internal address pointer automatically increments until the highest memory address is reached, at which point the address pointer returns to the beginning of the address space.

The Set Mode Configuration bit M[7:0] indicates if the next instruction cycle is another SPI Quad I/O Read command. When M[7:0] = AXH, the device expects the next continuous instruction to be another Read command, EBH, and does not require the op-code to be entered again. The host may set the next SQIOR cycle by driving CE# low, then sending the four-bit wide input for address A[23:0], followed by the Set Mode configuration bits M[7:0], and two dummy cycles. After the two dummy cycles, the device outputs the data starting from the specified address location. There are no restrictions on address location access.

When M[7:0] is any value other than AXH, the device expects the next instruction initiated to be a command instruction. To reset/exit the Set Mode configuration, execute the Reset Quad I/O command, FFH. See Figure 5-10 for the SPI Quad I/O Mode Read sequence when M[7:0] = AXH.

FIGURE 5-9: SPI QUAD I/O READ SEQUENCE




FIGURE 5-10: BACK-TO-BACK SPI QUAD I/O READ SEQUENCES WHEN M[7:0] = AXH CE# 6 7 8 9 10 11 12 13 3 4 5 SIO0 SIO1 SIO2 MSN LSN (b7**X**b3**X**b7**X**b3 SIO3 · Data | Data Set Dummy Address Mode 20005218 F50.2 Note: MSN= Most Significant Nibble, LSN = Least Significant Nibble

5.9 Set Burst

The Set Burst command specifies the number of bytes to be output during a Read Burst command before the device wraps around. It supports both SPI and SQI protocols. To set the burst length the host drives CE# low,

sends the Set Burst command cycle (C0H) and one data cycle, then drives CE# high. After power-up or reset, the burst length is set to eight Bytes (00H). See Table 5-2 for burst length data and Figures 5-11 and 5-12 for the sequences.

TABLE 5-2: BURST LENGTH DATA

Burst Length	High Nibble (H0)	Low Nibble (L0)
8 Bytes	0h	0h
16 Bytes	0h	1h
32 Bytes	0h	2h
64 Bytes	0h	3h

FIGURE 5-11: SET BURST LENGTH SEQUENCE (SQI)





FIGURE 5-12: SET BURST LENGTH SEQUENCE (SPI)



5.10 SQI Read Burst with Wrap (RBSQI)

SQI Read Burst with wrap is similar to High Speed Read in SQI mode, except data will output continuously within the burst length until a low-to-high transition on CE#. To execute a SQI Read Burst operation, drive CE# low then send the Read Burst command cycle (0CH), followed by three address cycles, and then three dummy cycles. Each cycle is two nibbles (clocks) long, most significant nibble first.

After the dummy cycles, the device outputs data on the falling edge of the SCK signal starting from the specified address location. The data output stream is continuous through all addresses until terminated by a low-to-high transition on CE#.

During RBSQI, the internal address pointer automatically increments until the last byte of the burst is reached, then it wraps around to the first byte of the burst. All bursts are aligned to addresses within the burst length, see Table 5-3. For example, if the burst length is eight Bytes, and the start address is 06h, the burst sequence would be: 06h, 07h, 00h, 01h, 02h, 03h, 04h, 05h, 06h, etc. The pattern repeats until the command is terminated by a low-to-high transition on CE#.

During this operation, blocks that are Read-locked will output data 00H.

5.11 SPI Read Burst with Wrap (RBSPI)

SPI Read Burst with Wrap (RBSPI) is similar to SPI Quad I/O Read except the data will output continuously within the burst length until a low-to-high transition on CE#. To execute a SPI Read Burst with Wrap operation, drive CE# low, then send the Read Burst command cycle (ECH), followed by three address cycles, and then three dummy cycles.

After the dummy cycle, the device outputs data on the falling edge of the SCK signal starting from the specified address location. The data output stream is continuous through all addresses until terminated by a low-to-high transition on CE#.

During RBSPI, the internal address pointer automatically increments until the last byte of the burst is reached, then it wraps around to the first byte of the burst. All bursts are aligned to addresses within the burst length, see Table 5-3. For example, if the burst length is eight Bytes, and the start address is 06h, the burst sequence would be: 06h, 07h, 00h, 01h, 02h, 03h, 04h, 05h, 06h, etc. The pattern repeats until the command is terminated by a low-to-high transition on CE#.

During this operation, blocks that are Read-locked will output data 00H.

TABLE 5-3: BURST ADDRESS RANGES

Burst Length	Burst Address Ranges
8 Bytes	00-07H, 08-0FH, 10-17H, 18-1FH
16 Bytes	00-0FH, 10-1FH, 20-2FH, 30-3FH
32 Bytes	00-1FH, 20-3FH, 40-5FH, 60-7FH
64 Bytes	00-3FH, 40-7FH, 80-BFH, C0-FFH


0

5.12 SPI Dual-Output Read

The SPI Dual-Output Read instruction supports frequencies of up to 104 MHz from 2.7-3.6V and up to 80 MHz from 2.3-3.6V. Initiate SPI Dual-Output Read by executing an 8-bit command, 3BH, followed by address bits A[23-0] and a dummy byte. CE# must remain active low for the duration of the SPI Dual-Output Read operation. See Figure 5-13 for the SPI Quad Output Read sequence.

Following the dummy byte, the SST26VF032BEUI outputs data from SIO[1:0] starting from the specified address location. The device continually streams data output through all addresses until terminated by a low-to-high transition on CE#. The internal address pointer automatically increments until the highest memory address is reached, at which point the address pointer returns to the beginning of the address space.





5.13 SPI Dual I/O Read

The SPI Dual I/O Read (SDIOR) instruction supports up to 80 MHz frequency. Initiate SDIOR by executing an 8-bit command, BBH. The device then switches to 2-bit I/O mode for address bits A[23-0], followed by the Set Mode configuration bits M[7:0]. CE# must remain active low for the duration of the SPI Dual I/O Read. See Figure 5-14 for the SPI Dual I/O Read sequence.

Following the Set Mode configuration bits, the SST26VF032BEUI outputs data from the specified address location. The device continually streams data output through all addresses until terminated by a low-to-high transition on CE#. The internal address pointer automatically increments until the highest memory address is reached, at which point the address pointer returns to the beginning of the address space.

The Set Mode Configuration bit M[7:0] indicates if the next instruction cycle is another SPI Dual I/O Read command. When M[7:0] = AXH, the device expects the next continuous instruction to be another SDIOR command, BBH, and does not require the op-code to be entered again. The host may set the next SDIOR cycle by driving CE# low, then sending the two-bit wide input for address A[23:0], followed by the Set Mode configuration bits M[7:0]. After the Set Mode configuration bits, the device outputs the data starting from the specified address location. There are no restrictions on address location access.

When M[7:0] is any value other than AXH, the device expects the next instruction initiated to be a command instruction. To reset/exit the Set Mode configuration, execute the Reset Quad I/O command, FFH. See Figure 5-15 for the SPI Dual I/O Read sequence when M[7:0] = AXH.

FIGURE 5-14: SPI DUAL I/O READ SEQUENCE





FIGURE 5-15: BACK-TO-BACK SPI DUAL I/O READ SEQUENCES WHEN M[7:0] = AXH



5.14 JEDEC-ID Read (SPI Protocol)


Using traditional SPI protocol, the JEDEC-ID Read instruction identifies the device as SST26VF032BEUI and the manufacturer as Microchip®. To execute a JECEC-ID operation the host drives CE# low then sends the JEDEC-ID command cycle (9FH).

Immediately following the command cycle, SST26VF032BEUI output data on the falling edge of the SCK signal. The data output stream is continuous until terminated by a low-to-high transition on CE#. The device outputs three bytes of data: manufacturer, device type, and device ID, see Table 5-4. See Figure 5-16 for instruction sequence.

TABLE 5-4: DEVICE ID DATA OUTPUT

		Device ID	
Product	Manufacturer ID (Byte 1)	Device Type (Byte 2)	Device ID (Byte 3)
SST26VF032BEUI	BFH	26H	42H






5.15 Read Quad J-ID Read (SQI Protocol)

The Read Quad J-ID Read instruction identifies the device as SST26VF032BEUI and manufacturer as Microchip. To execute a Quad J-ID operation the host drives CE# low and then sends the Quad J-ID command cycle (AFH). Each cycle is two nibbles (clocks) long, most significant nibble first.

Immediately following the command cycle and one dummy cycle, SST26VF032BEUI output data on the falling edge of the SCK signal. The data output stream is continuous until terminated by a low-to-high transition of CE#. The device outputs three bytes of data: manufacturer, device type, and device ID, see Table 5-4. See Figure 5-17 for instruction sequence.

FIGURE 5-17: QUAD J-ID READ SEQUENCE




5.16 Serial Flash Discoverable Parameters (SFDP)

The Serial Flash Discoverable Parameters (SFDP) contain information describing the characteristics of the device. This allows device-independent, JEDEC ID-independent, and forward/backward compatible soft-

ware support for all future Serial Flash device families. See Table 11-1 on page 53 for address and data values.

Initiate SFDP by executing an 8-bit command, 5AH, followed by address bits A[23-0] and a dummy byte. CE# must remain active low for the duration of the SFDP cycle. For the SFDP sequence, see Figure 5-18.

FIGURE 5-18: SERIAL FLASH DISCOVERABLE PARAMETERS SEQUENCE



5.17 Sector-Erase

The Sector-Erase instruction clears all bits in the selected 4 KByte sector to '1,' but it does not change a protected memory area. Prior to any write operation, the Write-Enable (WREN) instruction must be executed.

To execute a Sector-Erase operation, the host drives CE# low, then sends the Sector Erase command cycle (20H) and three address cycles, and then drives CE# high. Address bits $[A_{MS}:A_{12}]$ (A_{MS} = Most Significant Address) determine the sector address (SA_X); the remaining address bits can be V_{IL} or V_{IH} . To identify the completion of the internal, self-timed, Write operation, poll the BUSY bit in the Status register, or wait T_{SE} . See Figures 5-19 and 5-20 for the Sector-Erase sequence.

FIGURE 5-19: 4 KBYTE SECTOR-ERASE SEQUENCE- SQI MODE





FIGURE 5-20: 4 KBYTE SECTOR-ERASE SEQUENCE (SPI)



5.18 Block-Erase

The Block-Erase instruction clears all bits in the selected block to '1'. Block sizes can be 8 KByte, 32 KByte or 64 KByte depending on address, see Figure 3-1, Memory Map, for details. A Block-Erase instruction applied to a protected memory area will be ignored. Prior to any write operation, execute the WREN instruction. Keep CE# active low for the duration of any command sequence.

To execute a Block-Erase operation, the host drives CE# low then sends the Block-Erase command cycle (D8H), three address cycles, then drives CE# high. Address bits $A_{MS}\text{-}A_{13}$ determine the block address (BA_X); the remaining address bits can be V_{IL} or V_{IH} . For 32 KByte blocks, $A_{14}\text{:}A_{13}$ can be V_{IL} or V_{IH} ; for 64 KByte blocks, $A_{15}\text{:}A_{13}$ can be V_{IL} or V_{IH} . Poll the BUSY bit in the Status register, or wait T_{BE} , for the completion of the internal, self-timed, Block-Erase operation. See Figures 5-21 and 5-22 for the Block-Erase sequence.

FIGURE 5-21: BLOCK-ERASE SEQUENCE (SQI)





FIGURE 5-22: BLOCK-ERASE SEQUENCE (SPI)



5.19 Chip-Erase

The Chip-Erase instruction clears all bits in the device to '1.' The Chip-Erase instruction is ignored if any of the memory area is protected. Prior to any write operation, execute the WREN instruction.

To execute a Chip-Erase operation, the host drives CE# low, sends the Chip-Erase command cycle (C7H), then drives CE# high. Poll the BUSY bit in the Status register, or wait $T_{SCE,}$ for the completion of the internal, self-timed, Write operation. See Figures 5-23 and 5-24 for the Chip Erase sequence.

FIGURE 5-23: CHIP-ERASE SEQUENCE (SQI)





FIGURE 5-24: CHIP-ERASE SEQUENCE (SPI)



5.20 Page-Program

The Page-Program instruction programs up to 256 Bytes of data in the memory, and supports both SPI and SQI protocols. The data for the selected page address must be in the erased state (FFH) before initiating the Page-Program operation. A Page-Program applied to a protected memory area will be ignored. Prior to the program operation, execute the WREN instruction.

To execute a Page-Program operation, the host drives CE# low then sends the Page Program command cycle (02H), three address cycles followed by the data to be programmed, then drives CE# high. The programmed data must be between 1 to 256 Bytes and in whole Byte increments; sending less than a full Byte will cause the

partial Byte to be ignored. Poll the BUSY bit in the Status register, or wait T_{PP_i} for the completion of the internal, self-timed, Write operation. See Figures 5-25 and 5-26 for the Page-Program sequence.

When executing Page-Program, the memory range for the SST26VF032BEUI is divided into 256 Byte page boundaries. The device handles shifting of more than 256 Bytes of data by maintaining the last 256 Bytes of data as the correct data to be programmed. If the target address for the Page-Program instruction is not the beginning of the page boundary (A[7:0] are not all zero), and the number of bytes of data input exceeds or overlaps the end of the address of the page boundary, the excess data inputs wrap around and will be programmed at the start of that target page.

FIGURE 5-25: PAGE-PROGRAM SEQUENCE (SQI)





FIGURE 5-26: PAGE-PROGRAM SEQUENCE (SPI)



5.21 SPI Quad Page-Program


The SPI Quad Page-Program instruction programs up to 256 Bytes of data in the memory. The data for the selected page address must be in the erased state (FFH) before initiating the SPI Quad Page-Program operation. A SPI Quad Page-Program applied to a protected memory area will be ignored. SST26VF032BEUI requires the ICO bit in the configuration register to be set to '1' prior to executing the command. Prior to the program operation, execute the WREN instruction.

To execute a SPI Quad Page-Program operation, the host drives CE# low then sends the SPI Quad Page-Program command cycle (32H), three address cycles followed by the data to be programmed, then drives CE# high. The programmed data must be between 1 to 256 Bytes and in whole Byte increments. The com-

mand cycle is eight clocks long, the address and data cycles are each two clocks long, most significant bit first. Poll the BUSY bit in the Status register, or wait T_{PP} , for the completion of the internal, self-timed, Write operation. See Figure 5-27.

When executing SPI Quad Page-Program, the memory range for the SST26VF032BEUI is divided into 256 Byte page boundaries. The device handles shifting of more than 256 Bytes of data by maintaining the last 256 Bytes of data as the correct data to be programmed. If the target address for the SPI Quad Page-Program instruction is not the beginning of the page boundary (A[7:0] are not all zero), and the of bytes of data input exceeds or overlaps the end of the address of the page boundary, the excess data inputs wrap around and will be programmed at the start of that target page.





5.22 Write-Suspend and Write-Resume

Write-Suspend allows the interruption of Sector-Erase, Block-Erase, SPI Quad Page-Program, or Page-Program operations in order to erase, program, or read data in another portion of memory. The original operation can be continued with the Write-Resume command. This operation is supported in both SQI and SPI protocols.

Only one write operation can be suspended at a time; if an operation is already suspended, the device will ignore the Write-Suspend command. Write-Suspend during Chip-Erase is ignored; Chip-Erase is not a valid command while a write is suspended. The Write-Resume command is ignored until any write operation (Program or Erase) initiated during the Write-Suspend is complete. The device requires a minimum of 500 μ s between each Write-Suspend command.

5.23 Write-Suspend During Sector-Erase or Block-Erase

Issuing a Write-Suspend instruction during Sector-Erase or Block-Erase allows the host to program or read any sector that was not being erased. The device will ignore any programming commands pointing to the suspended sector(s). Any attempt to read from the suspended sector(s) will output unknown data because the Sector- or Block-Erase will be incomplete.

To execute a Write-Suspend operation, the host drives CE# low, sends the Write Suspend command cycle (B0H), then drives CE# high. The Status register indicates that the erase has been suspended by changing the WSE bit from '0' to '1,' but the device will not accept another command until it is ready. To determine when the device will accept a new command, poll the BUSY bit in the Status register or wait T_{WS}.

5.24 Write Suspend During Page Programming or SPI Quad Page Programming

Issuing a Write-Suspend instruction during Page Programming allows the host to erase or read any sector that is not being programmed. Erase commands pointing to the suspended sector(s) will be ignored. Any attempt to read from the suspended page will output unknown data because the program will be incomplete.

To execute a Write Suspend operation, the host drives CE# low, sends the Write Suspend command cycle (B0H), then drives CE# high. The Status register indicates that the programming has been suspended by changing the WSP bit from '0' to '1,' but the device will not accept another command until it is ready. To determine when the device will accept a new command, poll the BUSY bit in the Status register or wait T_{WS}.

5.25 Write-Resume

Write-Resume restarts a Write command that was suspended, and changes the suspend status bit in the Status register (WSE or WSP) back to '0'.

To execute a Write-Resume operation, the host drives CE# low, sends the Write Resume command cycle (30H), then drives CE# high. To determine if the internal, self-timed Write operation completed, poll the BUSY bit in the Status register, or wait the specified time T_{SE} , T_{BE} or T_{PP} for Sector-Erase, Block-Erase, or Page-Programming, respectively. The total write time before suspend and after resume will not exceed the uninterrupted write times T_{SE} , T_{BE} or T_{PP} .

5.26 Read Security ID

The Read Security ID operation is supported in both SPI and SQI modes. To execute a Read Security ID (SID) operation in SPI mode, the host drives CE# low, sends the Read Security ID command cycle (88H), two address cycles, and then one dummy cycle. To execute

a Read Security ID operation in SQI mode, the host drives CE# low and then sends the Read Security ID command, two address cycles, and three dummy cycles.

After the dummy cycles, the device outputs data on the falling edge of the SCK signal, starting from the specified address location. The data output stream is continuous through all SID addresses until terminated by a low-to-high transition on CE#. See Table 5-5 for the Security ID address range.

5.27 Program Security ID

The Program Security ID instruction programs one to 2040 Bytes of data in the user-programmable, Security ID space. This Security ID space is one-time programmable (OTP). The device ignores a Program Security ID instruction pointing to an invalid or protected address, see Table 5-5. Prior to the program operation, execute WREN.

To execute a Program SID operation, the host drives CE# low, sends the Program Security ID command cycle (A5H), two address cycles, the data to be programmed, then drives CE# high. The programmed data must be between 1 to 256 Bytes and in whole Byte increments.

The device handles shifting of more than 256 Bytes of data by maintaining the last 256 Bytes of data as the correct data to be programmed. If the target address for the Program Security ID instruction is not the beginning of the page boundary, and the number of data input exceeds or overlaps the end of the address of the page boundary, the excess data inputs wrap around and will be programmed at the start of that target page.

The Program Security ID operation is supported in both SPI and SQI mode. To determine the completion of the internal, self-timed Program SID operation, poll the BUSY bit in the software status register, or wait T_{PSID} for the completion of the internal self-timed Program Security ID operation.

TABLE 5-5: PROGRAM SECURITY ID

Program Security ID	Address Range
Unique ID Pre-Programmed at factory	0000 – 0007H
User Programmable	0008H – 07FFH

5.28 Lockout Security ID

The Lockout Security ID instruction prevents any future changes to the Security ID, and is supported in both SPI and SQI modes. Prior to the operation, execute WREN.

To execute a Lockout SID, the host drives CE# low, sends the Lockout Security ID command cycle (85H), then drives CE# high. Poll the BUSY bit in the software status register, or wait T_{PSID_i} for the completion of the Lockout Security ID operation.

5.29 Read-Status Register (RDSR) and Read-Configuration Register (RDCR)

The Read-Status Register (RDSR) and Read-Configuration Register (RDCR) commands output the contents of the Status and Configuration registers. These com-

mands function in both SPI and SQI modes. The Status register may be read at any time, even during a Write operation. When a Write is in progress, poll the BUSY bit before sending any new commands to assure that the new commands are properly received by the device.

To Read the Status or Configuration registers, the host drives CE# low, then sends the Read-Status-Register command cycle (05H) or the Read Configuration Register command (35H). A dummy cycle is required in SQI mode. Immediately after the command cycle, the device outputs data on the falling edge of the SCK signal. The data output stream continues until terminated by a low-to-high transition on CE#. See Figures 5-28 and 5-29 for the instruction sequence.

FIGURE 5-28: READ-STATUS-REGISTER AND READ-CONFIGURATION REGISTER SEQUENCE (SQI)





FIGURE 5-29: READ-STATUS-REGISTER AND READ-CONFIGURATION REGISTER SEQUENCE (SPI)



5.30 Write-Status Register (WRSR)

The Write-Status Register (WRSR) command writes new values to the Configuration register. To execute a Write-Status Register operation, the host drives CE#

low, then sends the Write-Status Register command cycle (01H), two cycles of data, and then drives CE# high. Values in the second data cycle will be accepted by the device. See Figures 5-30 and 5-31.

FIGURE 5-30: WRITE-STATUS-REGISTER SEQUENCE (SQI)





FIGURE 5-31: WRITE-STATUS-REGISTER SEQUENCE (SPI)



5.31 Write-Enable (WREN)

The Write Enable (WREN) instruction sets the Write-Enable-Latch bit in the Status register to '1,' allowing Write operations to occur. The WREN instruction must be executed prior to any of the following operations: Sector Erase, Block Erase, Chip Erase, Page Program, Program Security ID, Lockout Security ID, Write Block-

Protection Register, Lock-Down Block-Protection Register, Non-Volatile Write-Lock Lock-Down Register, SPI Quad Page program, and Write-Status Register. To execute a Write Enable the host drives CE# low then sends the Write Enable command cycle (06H) then drives CE# high. See Figures 5-32 and 5-33 for the WREN instruction sequence.

FIGURE 5-32: WRITE-ENABLE SEQUENCE (SQI)





FIGURE 5-33: WRITE-ENABLE SEQUENCE (SPI)



5.32 Write-Disable (WRDI)

The Write-Disable (WRDI) instruction sets the Write-Enable-Latch bit in the Status register to '0,' preventing Write operations. The WRDI instruction is ignored

during any internal write operations. Any Write operation started before executing WRDI will complete. Drive CE# high before executing WRDI.

To execute a Write-Disable, the host drives CE# low, sends the Write Disable command cycle (04H), then drives CE# high. See Figures 5-34 and 5-35.

FIGURE 5-34: WRITE-DISABLE (WRDI) SEQUENCE (SQI)





FIGURE 5-35: WRITE-DISABLE (WRDI) SEQUENCE (SPI)



5.33 Read Block-Protection Register (RBPR)

The Read Block-Protection Register instruction outputs the Block-Protection register data which determines the protection status. To execute a Read Block-Protection Register operation, the host drives CE# low, and then sends the Read Block-Protection Register command cycle (72H). A dummy cycle is required in SQI mode.

After the command cycle, the device outputs data on the falling edge of the SCK signal starting with the most significant bit(s), see Table 5-6 for definitions of each bit in the Block-Protection register. The RBPR command does not wrap around. After all data has been output, the device will output 0H until terminated by a low-to-high transition on CE#. Figures 5-36 and 5-37.

FIGURE 5-36: READ BLOCK-PROTECTION REGISTER SEQUENCE (SQI)





FIGURE 5-37: READ BLOCK-PROTECTION REGISTER SEQUENCE (SPI)



5.34 Write Block-Protection Register (WBPR)

The Write Block-Protection Register (WBPR) command changes the Block-Protection register data to indicate the protection status. Execute WREN before executing WBPR.

To execute a Write Block-Protection Register operation the host drives CE# low, sends the Write Block-Protection Register command cycle (42H), sends 18 cycles of data, and finally drives CE# high. Data input must be most significant bit(s) first. See Table 5-6 for definitions of each bit in the Block-Protection register. See Figures 5-38 and 5-39.

FIGURE 5-38: WRITE BLOCK-PROTECTION REGISTER SEQUENCE (SQI)





FIGURE 5-39: WRITE BLOCK-PROTECTION REGISTER SEQUENCE (SPI).




5.35 Lock-Down Block-Protection Register (LBPR)

The Lock-Down Block-Protection Register instruction prevents changes to the Block-Protection register during device operation. Lock-Down resets after power


cycling; this allows the Block-Protection register to be changed. Execute WREN before initiating the Lock-Down Block-Protection Register instruction.

To execute a Lock-Down Block-Protection Register, the host drives CE# low, then sends the Lock-Down Block-Protection Register command cycle (8DH), then drives CE# high.

FIGURE 5-40: LOCK-DOWN BLOCK-PROTECTION REGISTER (SQI)







5.36 Non-Volatile Write-Lock Lock-Down Register (nVWLDR)

The Non-Volatile Write-Lock Lock-Down Register (nVWLDR) instruction controls the ability to change the Write-Lock bits in the Block-Protection register. Execute WREN before initiating the nVWLDR instruction.

To execute nVWLDR, the host drives CE# low, then sends the nVWLDR command cycle (E8H), followed by 18 cycles of data, and then drives CE# high.

After CE# goes high, the non-volatile bits are programmed and the programming time-out must complete before any additional commands, other than Read Status Register, can be entered. Poll the BUSY bit in the Status register, or wait T_{PP} , for the completion of the internal, self-timed, Write operation. Data inputs must be most significant bit(s) first.

FIGURE 5-42: WRITE-LOCK LOCK-DOWN REGISTER SEQUENCE (SQI)





FIGURE 5-43: WRITE-LOCK LOCK-DOWN REGISTER SEQUENCE (SPI)



5.37 Global Block-Protection Unlock (ULBPR)

The Global Block-Protection Unlock (ULBPR) instruction clears all write-protection bits in the Block-Protection register, except for those bits that have been locked down with the nVWLDR command. Execute WREN before initiating the ULBPR instruction.

To execute a ULBPR instruction, the host drives CE# low, then sends the ULBPR command cycle (98H), and then drives CE# high.

FIGURE 5-44: GLOBAL BLOCK-PROTECTION UNLOCK (SQI)




FIGURE 5-45: GLOBAL BLOCK-PROTECTION UNLOCK (SPI)




TABLE 5-6: BLOCK-PROTECTION REGISTER FOR SST26VF032BEUI (1 OF 2)¹

BPR Bits		LEGISTER FOR 33120VF032BE01 (1	
Read Lock	Write Lock/ nVWLDR ²	Address Range	Protected Block Size
79	78	3FE000H - 3FFFFFH	8 KByte
77	76	3FC000H - 3FDFFFH	8 KByte
75	74	3FA000H - 3FBFFFH	8 KByte
73	72	3F8000H - 3F9FFFH	8 KByte
71	70	006000H - 007FFFH	8 KByte
69	68	004000H - 005FFFH	8 KByte
67	66	002000H - 003FFFH	8 KByte
65	64	000000H - 001FFFH	8 KByte
	63	3F0000H - 3F7FFFH	32 KByte
	62	008000H - 00FFFFH	32 KByte
	61	3E0000H - 3EFFFFH	64 KByte
	60	3D0000H - 3DFFFFH	64 KByte
	59	3C0000H - 3CFFFFH	64 KByte
	58	3B0000H - 3BFFFFH	64 KByte
	57	3A0000H - 3AFFFFH	64 KByte
	56	390000H - 39FFFFH	64 KByte
	55	380000H - 38FFFFH	64 KByte
	54	370000H - 37FFFFH	64 KByte
	53	360000H - 36FFFFH	64 KByte
	52	350000H - 35FFFFH	64 KByte
	51	340000H - 34FFFFH	64 KByte
	50	330000H - 33FFFFH	64 KByte
	49	320000H - 32FFFFH	64 KByte
	48	310000H - 31FFFFH	64 KByte
	47	300000H - 30FFFFH	64 KByte
	46	2F0000H - 2FFFFFH	64 KByte
	45	2E0000H - 2EFFFFH	64 KByte
	44	2D0000H - 2DFFFFH	64 KByte
	43	2C0000H - 2CFFFFH	64 KByte
	42	2B0000H - 2BFFFFH	64 KByte
	41	2A0000H - 2AFFFFH	64 KByte
	40	290000H - 29FFFFH	64 KByte
	39	280000H - 28FFFFH	64 KByte
	38	270000H - 27FFFFH	64 KByte
	37	260000H - 26FFFFH	64 KByte
	36	250000H - 25FFFFH	64 KByte
	35	240000H - 24FFFFH	64 KByte
	34	230000H - 23FFFFH	64 KByte
	33	220000H - 22FFFFH	64 KByte
	32	210000H - 21FFFFH	64 KByte
	31	200000H - 20FFFFH	64 KByte
	30	1F0000H - 1FFFFH	64 KByte
	29	1E0000H - 1EFFFFH	64 KByte
	23	ILUUUII - IEFFFFII	04 NDyte

TABLE 5-6: BLOCK-PROTECTION REGISTER FOR SST26VF032BEUI (CONTINUED) (2 OF 2)¹

BPF	R Bits		
Read Lock	Write Lock/ nVWLDR ²	Address Range	Protected Block Size
	28	1D0000H - 1DFFFFH	64 KByte
	27	1C0000H - 1CFFFFH	64 KByte
	26	1B0000H - 1BFFFFH	64 KByte
	25	1A0000H - 1AFFFFH	64 KByte
	24	190000H - 19FFFFH	64 KByte
	23	180000H - 18FFFFH	64 KByte
	22	170000H - 17FFFFH	64 KByte
	21	160000H - 16FFFFH	64 KByte
	20	150000H - 15FFFFH	64 KByte
	19	140000H - 14FFFFH	64 KByte
	18	130000H - 13FFFFH	64 KByte
	17	120000H - 12FFFFH	64 KByte
	16	110000H - 11FFFFH	64 KByte
	15	100000H - 10FFFFH	64 KByte
	14	0F0000H - 0FFFFFH	64 KByte
	13	0E0000H - 0EFFFFH	64 KByte
	12	0D0000H - 0DFFFFH	64 KByte
	11	0C0000H - 0CFFFFH	64 KByte
	10	0B0000H - 0BFFFFH	64 KByte
	9	0A0000H - 0AFFFFH	64 KByte
	8	090000H - 09FFFFH	64 KByte
	7	080000H - 08FFFFH	64 KByte
	6	070000H - 07FFFFH	64 KByte
	5	060000H - 06FFFFH	64 KByte
	4	050000H - 05FFFFH	64 KByte
	3	040000H - 04FFFFH	64 KByte
	2	030000H - 03FFFFH	64 KByte
	1	020000H - 02FFFFH	64 KByte
	0	010000H - 01FFFFH	64 KByte

^{2.} nVWLDR bits are one-time-programmable. Once a nVWLDR bit is set, the protection state of that particular block is permanently write-locked.

6.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to V _{DD} +0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	2.0V to V _{DD} +2.0V
Package Power Dissipation Capability (T _A = 25°C)	1.0W
Surface Mount Solder Reflow Temperature	260°C for 10 seconds
Output Short Circuit Current ¹	50 mA

^{1.} Output shorted for no more than one second. No more than one output shorted at a time.

TABLE 6-1: OPERATING RANGE

Range	Ambient Temp	V _{DD}
Industrial	-40°C to +85°C	2.3-3.6V

TABLE 6-2: AC CONDITIONS OF TEST¹

Input Rise/Fall Time	Output Load
3ns	C _L = 30 pF

^{1.} See Figure 8-5.

6.1 Power-Up Specifications

All functionalities and DC specifications are specified for a V_{DD} ramp rate of greater than 1V per 100 ms (0V to 3.0V in less than 300 ms). See Table 6-3 and Figure 6-1 for more information.

When V_{DD} drops from the operating voltage to below the minimum V_{DD} threshold at power-down, all operations are disabled and the device does not respond to commands. Data corruption may result if a power-down occurs while a Write-Registers, program, or erase operation is in progress. See Figure 6-2.

TABLE 6-3: RECOMMENDED SYSTEM POWER-UP/DOWN TIMINGS

Symbol	Parameter	Minimum	Max	Units	Condition
T _{PU-READ} 1	V _{DD} Min to Read Operation	100		μs	
T _{PU-WRITE} ¹	V _{DD} Min to Write Operation	100		μs	
T _{PD} ¹	Power-down Duration	100		ms	
V _{OFF}	V _{DD} off time		0.3	V	0V recommended

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

FIGURE 6-1: POWER-UP TIMING DIAGRAM





FIGURE 6-2: POWER-DOWN AND VOLTAGE DROP DIAGRAM



7.0 DC CHARACTERISTICS

TABLE 7-1: DC OPERATING CHARACTERISTICS ($V_{DD} = 2.3 - 3.6V$)

			Lim	its		
Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
I _{DDR1}	Read Current		8	15	mA	V _{DD=} V _{DD} Max, CE#=0.1 V _{DD} /0.9 V _{DD} @40 MHz, SO=open
I _{DDR2}	Read Current			20	mA	V _{DD} = V _{DD} Max, CE#=0.1 V _{DD} /0.9 V _{DD} @104 MHz, SO=open
I _{DDW}	Program and Erase Current			25	mA	CE#=V _{DD} Max
I _{SB}	Standby Current		15	45	μA	CE#=V _{DD} , V _{IN} =V _{DD} or V _{SS}
ILI	Input Leakage Current			2	μA	V_{IN} =GND to V_{DD} , V_{DD} = V_{DD} Max
I _{LO}	Output Leakage Current			2	μA	V_{OUT} =GND to V_{DD} , V_{DD} = V_{DD} Max
V _{IL}	Input Low Voltage			8.0	V	V _{DD} =V _{DD} Min
V _{IH}	Input High Voltage	0.7 V _{DD}			V	V _{DD} =V _{DD} Max
V _{OL}	Output Low Voltage			0.2	V	I _{OL} =100 μA, V _{DD} =V _{DD} Min
V _{OH}	Output High Voltage	V _{DD} -0.2			V	I _{OH} =-100 μA, V _{DD} =V _{DD} Min

TABLE 7-2: CAPACITANCE (TA = 25°C, F=1 MHZ, OTHER PINS OPEN)

Parameter	Description	Test Condition	Maximum
C _{OUT} ¹	Output Pin Capacitance	V _{OUT} = 0V	8 pF
C _{IN} ¹	Input Capacitance	V _{IN} = 0V	6 pF

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 7-3: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END} ¹	Endurance	100,000	Cycles	JEDEC Standard A117
T _{DR} ¹	Data Retention	100	Years	JEDEC Standard A103
I _{LTH} ¹	Latch Up	100 + I _{DD}	mA	JEDEC Standard 78

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 7-4: WRITE TIMING PARAMETERS ($V_{DD} = 2.3-3.6V$)

Symbol	Parameter	Minimum	Maximum	Units
T _{SE}	Sector-Erase		25	ms
T _{BE}	Block-Erase		25	ms
T _{SCE}	Chip-Erase		50	ms
T _{PP} ¹	Page-Program		1.5	ms
T _{PSID}	Program Security-ID		1.5	ms
T _{WS}	Write-Suspend Latency		25	μs
T _{Wpen}	Write-Protection Enable Bit Latency		25	ms

^{1.} Estimate for typical conditions less than 256 bytes: Programming Time (μ s) = 55 + (3.75 x # of bytes)

8.0 **AC CHARACTERISTICS**

AC OPERATING CHARACTERISTICS ($V_{DD}^{1} = 2.3 - 3.6V$) **TABLE 8-1:**

		Limits -	- 40 MHz	Limits -	80 MHz	Limits -	104 MHz	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
F _{CLK}	Serial Clock Frequency		40		80		104	MHz
T _{CLK}	Serial Clock Period		25		12.5		9.6	ns
T _{SCKH}	Serial Clock High Time	11		5.5		4.5		ns
T _{SCKL}	Serial Clock Low Time	11		5.5		4.5		ns
T _{SCKR} ²	Serial Clock Rise Time (slew rate)	0.1		0.1		0.1		V/ns
T _{SCKF} ²	Serial Clock Fall Time (slew rate)	0.1		0.1		0.1		V/ns
T _{CES} ³	CE# Active Setup Time	8		5		5		ns
T _{CEH} ³	CE# Active Hold Time	8		5		5		ns
T _{CHS} ³	CE# Not Active Setup Time	8		5		5		ns
T _{CHH} ³	CE# Not Active Hold Time	8		5		5		ns
T _{CPH}	CE# High Time	25		12.5		12		ns
T _{CHZ}	CE# High to High-Z Output		19		12.5		12	ns
T _{CLZ}	SCK Low to Low-Z Output	0		0		0		ns
T _{HLS}	HOLD# Low Setup Time	8		5		5		ns
T _{HHS}	HOLD# High Setup Time	8		5		5		ns
T _{HLH}	HOLD# Low Hold Time	8		5		5		ns
T _{HHH}	HOLD# High Hold Time	8		5		5		ns
T _{HZ}	HOLD# Low-to-High-Z Output		8		8		8	ns
T_{LZ}	HOLD# High-to-Low-Z Output		8		8		8	ns
T _{DS}	Data In Setup Time	3		3		3		ns
T _{DH}	Data In Hold Time	4		4		4		ns
T _{OH}	Output Hold from SCK Change	0		0		0		ns
T _V	Output Valid from SCK		8/5 ⁴		8/5 ⁴		8/5 ⁴	ns

Maximum operating frequency for 2.3-3.6V is 80 MHz and for 2.7-3.6V is 104 MHz.
 Maximum Rise and Fall time may be limited by T_{SCKH} and T_{SCKL} requirements⁴
 Relative to SCK.

^{4. 30} pF/10 pF

FIGURE 8-1: HOLD TIMING DIAGRAM




FIGURE 8-2: SERIAL INPUT TIMING DIAGRAM




FIGURE 8-3: SERIAL OUTPUT TIMING DIAGRAM




TABLE 8-2: RESET TIMING PARAMETERS

T _{R(i)}	Parameter	Minimum	Maximum	Units
T _{R(o)}	Reset to Read (non-data operation)		20	ns
$T_{R(p)}$	Reset Recovery from Program or Suspend		100	μs
T _{R(e)}	Reset Recovery from Erase		1	ms

FIGURE 8-4: RESET TIMING DIAGRAM





FIGURE 8-5: AC INPUT/OUTPUT REFERENCE WAVEFORMS



AC test inputs are driven at V_{IHT} (0.9 V_{DD}) for a logic '1' and V_{ILT} (0.1 V_{DD}) for a logic '0'. Measurement reference points for inputs and outputs are V_{HT} (0.6 V_{DD}) and V_{LT} (0.4 V_{DD}). Input rise and fall times (10% \leftrightarrow 90%) are <3 ns.

9.0 PACKAGING INFORMATION

9.1 Package Marking

8-Lead SOIJ (5.28 mm)





Part Number	1st Line Marking Codes		
	SOIJ		
SST26VF032BEUI	26F032B		

 Legend:
 XX...X
 Part number or part number code)

 Y
 Year code (last digit of calendar year)

 YY
 Year code (last 2 digits of calendar year)

 WW
 Week code (week of January 1 is week '01')

 NNN
 Alphanumeric traceability code (2 characters for small packages)

 ©3
 Pb-free JEDEC® designator for Matte Tin (Sn)

Note: For very small packages with no room for the Pb-free JEDEC[®] designator (e3), the marking will only appear on the outer carton or reel label.


In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available

characters for customer-specific information.

Note:

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-056C Sheet 1 of 2

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	ILLIMETER	S	
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Z		8	
Pitch	е		1.27 BSC	
Overall Height	Α	1.77	1	2.03
Standoff §	A1	0.05		0.25
Molded Package Thickness	A2	1.75	1	1.98
Overall Width	Е		7.94 BSC	
Molded Package Width	E1		5,25 BSC	
Overall Length	D		5,26 BSC	
Foot Length	L	0.51	1	0.76
Lead Thickness	С	0.15	1	0.25
Lead Width	b	0.36	1	0.51
Mold Draft Angle	Θ1	-		15°
Lead Angle	Θ2	0°		8°
Foot Angle	Θ3	0°	-	8°

Notes:

Note:

- 1. SOIJ, JEITA/EIAJ Standard, Formerly called SOIC
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.

Microchip Technology Drawing No. C04-056C Sheet 2 of 2

TABLE 9-1: REVISION HISTORY

Revision	Description	Date
Α	Initial release of data sheet	Jan 2019

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

10.0 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO	<u>. x</u> -	xxx	X	1	<u>хх</u>	V	/alid Combinations:	
Device	Tape/Reel Indicator	Operating Frequency	Temperatur	9	 Package		SST26VF032BEUI-104 SST26VF032BEUIT-10	
Device:	SST26VF032E ory WP#/Hold			Flas	h Mem-			
Tape and Reel Flag:	T (blank)	= Tape and = Tube or T						
Operating Frequency:	104	= 104 MHz	:					
Temperature:	1	= -40°C to	+85°C					
Package:	SM	= SOIJ (5.2	28 mm), 8-lead					
	your Microchip Sa d automotive part				rdering			
						_		

11.0 APPENDIX

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (1 OF 16)

Address	Bit Address	Data	Comments				
Auuress	DIL AUUTESS	Dala					
	SFDP Header SFDP Header: 1 st DWORD						
	1	5011					
00H	A7:A0	53H	SFDP Signature SFDP Signature=50444653H				
01H	A15:A8	46H	- Of Di Orginature-3044400011				
02H	A23:A16	44H	4				
03H	A31:A24	50H					
	er: 2 nd DWORD		Tanan a				
04H	A7:A0	06H	SFDP Minor Revision Number				
05H	A15:A8	01H	SFDP Major Revision Number				
06H	A23:A16	02H	Number of Parameter Headers (NPH)=3				
07H	A31:A24	FFH	Unused. Contains FF and can not be changed.				
			Parameter Headers				
JEDEC Flas	h Parameter H	eader: 1 st DV					
08H	A7:A0	00H	Parameter ID Least Significant Bit (LSB) Number. When this field is set to 00H, it indicates a JEDEC-specified header. For vendor-specified headers, this field must be set to the vendor's manufacturer ID.				
09H	A15:A8	06H	Parameter Table Minor Revision Number Minor revisions are either clarifications or changes that add parameters in existing Reserved locations. Minor revisions do NOT change overall structure of SFDP. Minor Revision starts at 00H.				
0AH	A23:A16	01H	Parameter Table Major Revision Number Major revisions are changes that reorganize or add parameters to locations that are NOT currently Reserved. Major revisions would require code (BIOS/firmware) or hardware change to get previously defined discoverable parameters. Major Revision starts at 01H				
0BH	A31:A24	10H	Parameter Table Length Number of DWORDs that are in the Parameter table				
JEDEC Flas	h Parameter H	eader: 2 nd D\	WORD				
0CH	A7:A0	30H	Parameter Table Pointer (PTP)				
0DH	A15:A8	00H	A 24-bit address that specifies the start of this header's Parameter table				
0EH	A23:A16	00H	in the SFDP structure. The address must be DWORD-aligned.				
0FH	A31:A24	FFH	Parameter ID Most Significant Bit (MSB) Number				
	or Map Parame						
JEDEC 36CI		eter neauer.	Parameter ID LSB Number.				
10H	A7:A0	81H	Sector-Map, Function-Specific table is assigned 81H				
11H	A15:A8	00H	Parameter Table Minor Revision Number Minor revisions are either clarifications or changes that add parameters in existing Reserved locations. Minor revisions do NOT change overall structure of SFDP. Minor Revision starts at 00H.				
12H	A23:A16	01H	Parameter Table Major Revision Number Major revisions are changes that reorganize or add parameters to locations that are NOT currently Reserved. Major revisions would require code (BIOS/firmware) or hardware change to get previously defined discoverable parameters. Major Revision starts at 01H				

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (CONTINUED) (2 OF 16)

A ddraaa	Dit Address	Doto	Comments
Address	Bit Address	Data	Comments
13H	A31:A24	06H	Parameter Table Length Number of DWORDs that are in the Parameter table
JEDEC Flash	Parameter H	eader: 4 th DW	ORD
14H	A7:A0	00H	Parameter Table Pointer (PTP)
15H	A15:A8	01H	This 24-bit address specifies the start of this header's Parameter Table in the SFDP structure. The address must be DWORD-aligned.
16H	A23:A16	00H	_
17H	A31:A24	FFH	Parameter ID MSB Number
Microchip (Vo	endor) Param	eter Header: 5	th DWORD
18H	A7:A0	BFH	ID Number Manufacture ID (vendor specified header)
19H	A15:A8	00H	Parameter Table Minor Revision Number
1AH	A23:A16	02H	Parameter Table major Revision Number, Revision 2.0
1BH	A31:A24	1CH	Parameter Table Length, 28 Double Words
Microchip (Ve	endor) Param	eter Header: 6	th DWORD
1CH	A7:A0	00H	Parameter Table Pointer (PTP)
1DH	A15:A8	02H	This 24-bit address specifies the start of this header's Parameter Table in the SFDP structure. The address must be DWORD-aligned.
1EH	A23:A16	00H	
1FH	A31:A24	01H	Used to indicate bank number (vendor specific)
		J	IEDEC Flash Parameter Table
JEDEC Flash	Parameter Ta	able: 1 st DWO	RD
	A1:A0		Block/Sector Erase Sizes 00: Reserved 01: 4 KByte Erase 10: Reserved 11: Use this setting only if the 4 KByte erase is unavailable.
30H	A2 30H FDH	 Write Granularity Single-byte programmable devices or buffer programmable devices with buffer is less than 64 bytes (32 Words). For buffer programmable devices when the buffer size is 64 bytes (32 Words) or larger. 	
	А3		Volatile Status Register 0: Target flash has nonvolatile status bit. Write/Erase commands do not require status register to be written on every power on. 1: Target flash has volatile status bits
	A4		 Write Enable Opcode Select for Writing to Volatile Status Register 0: 0x50. Enables a status register write when bit 3 is set to 1. 1: 0x06 Enables a status register write when bit 3 is set to 1.
	A7:A5		Unused. Contains 111b and can not be changed

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (CONTINUED) (3 OF 16)

TABLE 11-1.	OLIVIAL I		OVERABLE PARAMETER (STDF) (CONTINUED) (3 OF 10)
Address	Bit Address	Data	Comments
31H	A15:A8	20H	4 KByte Erase Opcode
	A16		Supports (1-1-2) Fast Read 0: (1-1-2) Fast Read NOT supported 1: (1-1-2) Fast Read supported
	A18:A17		Address Bytes Number of bytes used in addressing flash array read, write and erase 00: 3-Byte only addressing 01: 3- or 4-Byte addressing (e.g. defaults to 3-Byte mode; enters 4-Byte mode on command) 10: 4-Byte only addressing 11: Reserved
	A19		Supports Double Transfer Rate (DTR) Clocking Indicates the device supports some type of double transfer rate clocking. 0: DTR NOT supported 1: DTR Clocking supported
32H	A20		Supports (1-2-2) Fast Read Device supports single input opcode, dual input address, and dual output data Fast Read. 0: (1-2-2) Fast Read NOT supported. 1: (1-2-2) Fast Read supported.
	A21		Supports (1-4-4) Fast Read Device supports single input opcode, quad input address, and quad output data Fast Read 0: (1-4-4) Fast Read NOT supported. 1: (1-4-4) Fast Read supported.
	A22		Supports (1-1-4) Fast Read Device supports single input opcode & address and quad output data Fast Read. 0: (1-1-4) Fast Read NOT supported. 1: (1-1-4) Fast Read supported.
	A23		Unused. Contains '1' can not be changed.
33H	A31:A24	FFH	Unused. Contains FF can not be changed
JEDEC Flash	Parameter Ta	able: 2 nd DWC	
34H	A7:A0	FFH	Flash Memory Density
35H	A15:A8	FFH	SST26VF032BEUI = 01FFFFFFH
36H	A23:A16	FFH	
37H	A31:A24	01H	
JEDEC Flash	Parameter Ta	able: 3 rd DWO	RD
38H	A4:A0	A4:A0 44H	(1-4-4) Fast Read Number of Wait states (dummy clocks) needed before valid output 00100b: 4 dummy clocks (16 dummy bits) are needed with a quad input address phase instruction
	A7:A5		Quad Input Address Quad Output (1-4-4) Fast Read Number of Mode Bits 010b: 2 dummy clocks (8 mode bits) are needed with a single input opcode, quad input address and quad output data Fast Read Instruction.
39H	A15:A8	ЕВН	(1-4-4) Fast Read Opcode Opcode for single input opcode, quad input address, and quad output data Fast Read.
· · · · · · · · · · · · · · · · · · ·	·		

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (CONTINUED) (4 OF 16)

Address Bit Address Data Comments A20:A16 A20:A16 A20:A16 A20:A16 A20:A16 A20:A16 A23:A21 A20:A16 A23:A21 A20:A16 A23:A21 A23:A21 A20:A16 A23:A21 A20:A16 A23:A21 A20:A16 A23:A21 A20:A16 A23:A21 A20:A16 A20:A16 A20:A16 A23:A21 A20:A16 A20:A16 A23:A21 A20:A16 A23:A21 A20:A16 A20:A16 A23:A21 A20:A16 A20:A16 A23:A21 A20:A16 A20:A16 A20:A16 A23:A21 A20:A16 A20				- CVERABLE FARAMETER (OF DE) (CONTINUED) (4 OF 10)
A20:A16 A23:A21 A23:A24 A23:A24 A23:A24 A24:A0 A25:A25 A25:	Address	Bit Address	Data	
A23:A21 0.00b: No mode bits are needed with a single input opcode & address and quad output data Fast Read Instruction (1-1-4) Fast Read Opcode Opcode for single input opcode & address and quad output data Fast Read. JEDEC Flash Parameter Table: 4 th DWORD A4:A0	ЗАН	A20:A16	08H	before valid output 01000b: 8 dummy bits are needed with a single input opcode & address and quad output data Fast Read Instruction
A31:A24 6BH Opcode for single input opcode & address and quad output data Fast Read. A4:A0		A23:A21		000b: No mode bits are needed with a single input opcode & address and
A4:A0 A4:A0 A4:A0 A7:A5 A7	ЗВН	A31:A24	6BH	Opcode for single input opcode & address and quad output data Fast
A4:A0 Before valid output 010000: 8 dummy clocks are needed with a single input opcode, address and dual output data fast read instruction. (1-1-2) Fast Read Number of Mode Bits 0000: No mode bits are needed with a single input opcode & address and quad output data Fast Read Instruction 3DH A15:A8 3BH A15:A8 3BH A20:A16 BOPCODE for single input opcode & address and dual output data Fast Read. (1-2-2) Fast Read Number of Wait states (dummy clocks) needed before valid output 000100: 0 clocks of dummy cycle. (1-2-2) Fast Read Number of Mode Bits (in clocks) 0100: 4 clocks of mode bits are needed (1-2-2) Fast Read Opcode Opcode for single input opcode, dual input address, and dual output data Fast Read. JEDEC Flash Parameter Table: 5th DWORD Supports (2-2-2) Fast Read Device supports dual input opcode & address and dual output data Fast Read. 0: (2-2-2) Fast Read NOT supported. 1: (2-2-2) Fast Read NOT supported. 1: (2-2-2) Fast Read Device supports (4-4-4) Fast Read supported. Reserved. Bits default to all 1's. 41H A15:A8 FFH Reserved. Bits default to all 1's. Reserved. Bits default to all 1's. Reserved. Bits default to all 1's.	JEDEC Flash	Parameter Ta	able: 4 th DWO	RD
A7:A5 000b: No mode bits are needed with a single input opcode & address and quad output data Fast Read Instruction 3DH A15:A8 3BH (1-2-2) Fast Read Opcode Opcode for single input opcode& address and dual output data Fast Read. A20:A16 80H 00010b: 0 clocks of dummy cycle. (1-2-2) Fast Read Number of Wait states (dummy clocks) needed before valid output 00010b: 0 clocks of dummy cycle. (1-2-2) Fast Read Number of Mode Bits (in clocks) 010b: 4 clocks of mode bits are needed (1-2-2) Fast Read Opcode Opcode for single input opcode, dual input address, and dual output data Fast Read. JEDEC Flash Parameter Table: 5 th DWORD Supports (2-2-2) Fast Read Opcode Opcode for single input opcode& address and dual output data Fast Read. Device supports dual input opcode& address and dual output data Fast Read. 0: (2-2-2) Fast Read NOT supported. 1: (2-2-2) Fast Read Device supported. A2-2-2) Fast Read NOT supported. 1: (2-2-2) Fast Read NOT supported. 1: (4-4-4) Fast Read Device supports Quad input opcode & address and quad output data Fast Read. 0: (4-4-4) Fast Read Device supported. 1: (4-4-4) Fast Read NOT supported. 1: (4-4-4) Fast Read supported. Reserved. Bits default to all 1's. 41H A15:A8 FFH Reserved. Bits default to all 1's. Reserved. Bits default to all 1's.	3СН	A4:A0	08H	before valid output 01000b: 8 dummy clocks are needed with a single input opcode, address
A20:A16 A20:A16 A20:A16 A20:A16 A23:A21 A23:A21 A23:A21 A23:A24 BBH A31:A24 BBH A31:A24 BBH A31:A24 A23:A24 A23:A24 A23:A25 A23:A24 A23:A24 A23:A24 A23:A24 BBH A31:A24 BBH A40 Bupports (2-2-2) Fast Read Device supports dual input opcode& address and dual output data Fast Read. C(2-2-2) Fast Read NOT supported. 1: (2-2-2) Fast Read Device supports Quad input opcode & address and quad output data Fast Read. C(2-2-2) Fast Read NOT supported. 1: (2-4-4) Fast Read Device supports Quad input opcode & address and quad output data Fast Read. C(4-4-4) Fast Read Device supported. Baserved. Bits default to all 1's. A7:A5 Reserved. Bits default to all 1's.		A7:A5		000b: No mode bits are needed with a single input opcode & address and
A20:A16 A23:A21 BBH A31:A24 BBH A4 A5:A1 A5:A1 A6 A7:A5 A7:A5 A7:A5 A7:A5 A7:A5 BBH A23:A16 BEH A23:A16 BEH A31:A24 BBH A31:A24 BBH A31:A24 A31:A24 A31:A24 A31:A24 A44 A45:A1 A44 A45:A1 A45:A1 A45:A1 A45:A1 A45:A1 A46 A46 BEH A47:A5 A47:A5 A47:A5 A48 BEH A48 BEH A48 A48 A49 A49 A49 A49 A49 A41 A41:A44 A42:A41 A43:A41 A44 A45:A45 A44 A45:A45 A45 A45	3DH	A15:A8	3ВН	
A23:A21 010b: 4 clocks of mode bits are needed (1-2-2) Fast Read Opcode Opcode for single input opcode, dual input address, and dual output data Fast Read. JEDEC Flash Parameter Table: 5 th DWORD A0 A0 A3:A1 FEH A3:A1 FEH A4 A4 A5:A5 A7:A5 A7:A5 A3:A1 A3:A1 A3:A1 A7:A5 BBH A3:A1 A3:A1 A4 A4 A4 A5:A8 A5:A1 A7:A5 A7:A5 A7:A5 A3:A1 A3:A1 A3:A1 A4 A4 A4 A4 A4 A4 A4 A4 A4	3EH	A20:A16	80H	before valid output
A31:A24 BBH Opcode for single input opcode, dual input address, and dual output data Fast Read. JEDEC Flash Parameter Table: 5 th DWORD		A23:A21		
A0 A3:A1 FEH A3:A1 A4 A4 A5:A5 A7:A5 A1 A1 A1 A1 A1 A2 A2 A2 A2 A2				Opcode for single input opcode, dual input address, and dual output data Fast Read.
A0 A3:A1 FEH A3:A1 A4 A4 A4 A7:A5 A7:A5 Device supports dual input opcode& address and dual output data Fast Read. Device supports dual input opcode& address and dual output data Fast Read supported. Reserved. Bits default to all 1's. Supports (4-4-4) Fast Read Device supports Quad input opcode & address and quad output data Fast Read. Device supports Quad input opcode & address and quad output data Fast Read. C: (4-4-4) Fast Read NOT supported. Reserved. Bits default to all 1's. Reserved. Bits default to all 1's. A1H A23:A16 FFH Reserved. Bits default to all 1's. Reserved. Bits default to all 1's.	JEDEC Flash	Parameter Ta	able: 5 th DWO	RD
A4 A4 Supports (4-4-4) Fast Read Device supports Quad input opcode & address and quad output data Fast Read. 0: (4-4-4) Fast Read NOT supported. 1: (4-4-4) Fast Read supported. Reserved. Bits default to all 1's. 41H A15:A8 FFH Reserved. Bits default to all 1's. Reserved. Bits default to all 1's.		A0		Device supports dual input opcode& address and dual output data Fast Read. 0: (2-2-2) Fast Read NOT supported.
A4 A4 A4 A4 A5 A6 A7:A5 A1H A15:A8 FFH Reserved. Bits default to all 1's. Supports (4-4-4) Fast Read Device supports Quad input opcode & address and quad output data Fast Read. 0: (4-4-4) Fast Read NOT supported. 1: (4-4-4) Fast Read supported. Reserved. Bits default to all 1's. Reserved. Bits default to all 1's. Reserved. Bits default to all 1's.	404	A3:A1	EEU	Reserved. Bits default to all 1's.
41H A15:A8 FFH Reserved . Bits default to all 1's. 42H A23:A16 FFH Reserved . Bits default to all 1's.	40Π	A4	FEH	Device supports Quad input opcode & address and quad output data Fast Read. 0: (4-4-4) Fast Read NOT supported.
42H A23:A16 FFH Reserved. Bits default to all 1's.		A7:A5		Reserved. Bits default to all 1's.
	41H	A15:A8	FFH	Reserved. Bits default to all 1's.
43H A31:A24 FFH Reserved . Bits default to all 1's.	42H	A23:A16	FFH	Reserved. Bits default to all 1's.
	43H	A31:A24	FFH	Reserved. Bits default to all 1's.

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (CONTINUED) (5 OF 16)

Address	Bit Address	Data	Comments
	Parameter Ta		
	1		<u> </u>
44H	A7:A0	FFH	Reserved. Bits default to all 1's.
45H	A15:A8	FFH	Reserved. Bits default to all 1's.
46H	A20:A16	00H	(2-2-2) Fast Read Number of Wait states (dummy clocks) needed before valid output 00000b: No dummy bit is needed
	A23:A21		(2-2-2) Fast Read Number of Mode Bits 000b: No mode bits are needed
47H	A31:A24	FFH	(2-2-2) Fast Read Opcode Opcode for dual input opcode& address and dual output data Fast Read. (not supported)
JEDEC Flash	Parameter Ta	ble: 7 th DWO	RD
48H	A7:A0	FFH	Reserved. Bits default to all 1's.
49H	A15:A8	FFH	Reserved. Bits default to all 1's.
4AH	A20:A16	44H	(4-4-4) Fast Read Number of Wait states (dummy clocks) needed before valid output 00100b: 4 clocks dummy are needed with a quad input opcode & address and quad output data Fast Read Instruction
	A23:A21		(4-4-4) Fast Read Number of Mode Bits 010b: 2 clocks mode bits are needed with a quad input opcode & address and quad output data Fast Read Instruction
4BH	A31:A24	0BH	(4-4-4) Fast Read Opcode Opcode for quad input opcode/address, quad output data Fast Read
JEDEC Flash	Parameter Ta	ıble: 8 th DWO	RD
4CH	A7:A0	0CH	Sector Type 1 Size 4 KByte, Sector/block size = 2 ^N bytes
4DH	A15:A8	20H	Sector Type 1 Opcode Opcode used to erase the number of bytes specified by Sector Type 1 Size.
4EH	A23:A16	0DH	Sector Type 2 Size 8 KByte, Sector/block size = 2 ^N bytes
4FH	A31:A24	D8H	Sector Type 2 Opcode Opcode used to erase the number of bytes specified by Sector Type 2 Size.
JEDEC Flash	Parameter Ta	ble: 9 th DWO	RD
50H	A7:A0	0FH	Sector Type 3 Size 32 KByte, Sector/block size = 2 ^N bytes
51H	A15:A8	D8H	Sector Type 3 Opcode Opcode used to erase the number of bytes specified by Sector Type 3 Size.
52H	A23:A16	10H	Sector Type 4 Size 64 KByte, Sector/block size = 2 ^N bytes
53H	A31:A24	D8H	Sector Type 4 Opcode Opcode used to erase the number of bytes specified by Sector Type 4 Size

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (CONTINUED) (6 OF 16)

Address	1	1	OVERABLE PARAMETER (SFDP) (CONTINUED) (6 OF 16)		
Address	Bit Address	Data Data	Comments		
JEDEC Flash Parameter Table: 10 th DWORD					
A3:A0 54H A7:A4		Multiplier from typical erase time to maximum erase time Maximum time = 2*(count + 1)*Typical erase time Count = 0 A3:A0= 0000b			
	A7:A4	20H	Erase Type 1 Erase, Typical time Typical Time = (count +1)*units 1ms to 32ms, 16ms to 512ms, 128ms to 4096ms, 1s to 32s 10:9 units (00b:1ms, 01b: 16ms, 10b:128ms, 11b:1s) A8:A4 count = 12 = 10010b A10:A9 unit = 1ms = 00b		
	A10:A8		A10:A8=001b		
55H	A15:A11	91H	Erase Type 2 Erase, Typical time Typical time = (count+1)*units 1ms to 32ms, 16ms to 512ms, 128ms to 4096ms, 1s to 32s 17:16 units (00b:1ms, 01b:16ms, 10b:128ms, 11b:1s) A15:A11 count = 12 =10010b A17:A16 unit = 1ms =00b		
	A17:A16		A17:A16=00b		
56H	A23:A18	48H	Erase Type 3 Erase, Typical time Typical time = (count+1)*units 1ms to 32ms, 16ms to 512ms, 128ms to 4096ms, 1s to 32s 24:23 units (00b: 1ms, 01b: 16ms, 10b:128ms, 11b:1s) A22:A18 count = 12 = 10010b A24:A23 unit = 1ms = 00b		
	A24		A24=0b		
57H	A31:A25	24H	Erase Type 4 Erase, Typical time Typical time = (count+1)*units 1ms to 32ms, 16ms to 512ms, 128ms to 4096ms, 1s to 32s 31:30 units (00b: 1ms, 01b: 16ms, 10b:128ms, 11b:1s) A29:A25 count=12=10010b A31:A30 unit = 1ms =00b		
JEDEC Flash	n Parameter Ta	able: 11 th DWC	ORD		
58H	A3:A0	80H	Multiplier from Typical Program Time to Maximum Program Time Maximum time = 2*(count +1)*Typical program time. Count =0. A3:A0=0000b		
3011	A7:A4	23	Page Size Page size = 2 ^N bytes. N=8 A7:A4 =1000b		
59H	A13:A8	6FH	Page Program Typical time Program time = (count+1)*units 13 units (0b: 8µs, 1b: 64µs) A12:A8 count=11 = 01111b A13 unit = 64µs = 1b		
	A15:A14	VFN	Byte Program Typical time, first byte Typical time = (count+1)*units 18 units (0b: 1µs, 1b: 8µs) A17:A14 count = 5 = 0101b A18 =8µs=1b		

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (CONTINUED) (7 OF 16)

IABLE 11-1:	1	i e	OVERABLE PARAMETER (SFDP) (CONTINUED) (7 OF 16)
Address	Bit Address	Data	Comments
	A18:A16		A18:A16=101b
5AH	A23:A19	1DH	Byte Program Typical time, Additional Byte Typical time = (count+1)*units 23 units (0b: 1µs, 1b: 8µs) A22:A19 count = 0011b A23=1µs=0b
5BH	A30:A:24	81H	Chip Erase Typical Time Typical time = (count+1)*units 16ms to 512ms, 256ms to 8192ms, 4s to 128s, 64s to 2048s A28:A24 count =1=00001b A30:A29 units =16ms=00b
	A31		Reserved A31=1b
JEDEC Flash	Parameter Ta	able: 12 th DW	ORD
	A3:A0		Prohibited Operations During Program Suspend xxx0b: May not initiate a new erase anywhere xxx1b:May not initiate a new erase in the program suspended page size xx0xb:May not initiate a new page program anywhere xx1xb: May not initiate a new page program in program suspended page size. x0xxb:Refer to the Data Sheet x1xxb: May not initiate a read in the program suspended page size 0xxxb: Additional erase or program restrictions apply 1xxxb: The erase and program restrictions in bits 1:0 are sufficient
5CH	5CH EDH	EDH	Prohibited Operation During Erase Suspend xxx0b: May not initiate a new erase anywhere xxx1b:May not initiate a new erase in the erase suspended page size xx0xb:May not initiate a new page program anywhere xx1xb: May not initiate a new page program in erase suspended erase type size. x0xxb:Refer to the Data Sheet x1xxb: May not initiate a read in the erase suspended page size 0xxxb: Additional erase or program restrictions apply 1xxxb: The erase and program restrictions in bits 5:4 are sufficient
	A8		Reserved = 1b
	A12:A9		Program Resume to Suspend Interval The device requires this typical amount of time to make progress on the program operation before allowing another suspend. Interval =500µs Program resume to suspend interval =(count+1)*64µs A12:A9= 7 =0111b
5DH	A15:A13	0FH	Suspend in-progress program max latency Maximum time required by the flash device to suspend an in-progress program and be ready to accept another command which accesses the flash array. Max latency = 25µs program max latency =(count+1)*units units (00b:128ns, 01b:1µs, 10b:8µs, 11b:64µs) A17:A13= count = 24 = 11000b A19:A18 = 1µs =01b

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (CONTINUED) (8 OF 16)

Address	Bit Address	Data	Comments			
Addioss	A19:A16	Duta	0111b			
5EH	A23:A20	77H	Erase Resume to Suspend Interval The device requires this typical amount of time to make progress on the erase operation before allowing another suspend. Interval = 500µs Erase resume to suspend interval =(count+1)*64µs A23:A20= 7 =0111b			
5FH	A30:A24	38H	Suspend in-progress erase max latency Maximum time required by the flash device to suspend an in-progress erase and be ready to accept another command which accesses the flash array. Max latency = 25µs Erase max latency = (count+1)*units units (00b:128ns, 01b:1µs, 10b:8µs, 11b:64µs) A28:A24= count = 24 = 11000b A30:A29 = 1µs =01b			
	A31	1	Suspend/Resume supported 0:supported 1:not supported			
JEDEC Flash	Parameter Ta	able: 13 th DW	ORD			
60H	A7:A0	30H	Program Resume Instruction			
61H	A15:A8	В0Н	Program Suspend Instruction			
62H	A23:A16	30H	Resume Instruction			
63H	A31:A24	В0Н	Suspend Instruction			
JEDEC Flash	Parameter Ta	able: 14 th DW0	ORD			
	A1:A0		Reserved = 11b			
64H	A7:A2	F7H	Status Register Polling Device Busy 111101b: Use of legacy polling is supported by reading the status register with 05h instruction and checking WIP bit [0] (0=ready, 1=busy)			
65H	A14:A8	FFH	Exit Deep Power-down to next operation delay			
0011	A15	1111	Exit Power-down Instruction			
66H	A22:A16	FFH	Enter Power-down instruction			
5511	A23					
0711	A30:A24	FFU	Deep Power-down Supported			
67H	A31	FFH	0:supported 1:not supported			
JEDEC Flash	JEDEC Flash Parameter Table: 15 th DWORD					
68H	A3:A0	29H	4-4-4 mode disable sequences Xxx1b: issue FF instruction 1xxxb: issue the Soft Reset 66/99 sequence.			
	A7:A4		4-4-4 mode enable sequences X_xx1xb: issue instruction 38h			

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (CONTINUED) (9 OF 16)

Address	Bit Address	Data	Comments		
	Λ.Ο.		4-4-4 mode enable sequences		
	A8		A8 = 0		
			0-4-4 mode supported		
69H	A9	C2H	· ·		
	A15:A10		X1 xxxx:Mode Bit[7:0] Not= AXh		
			0:not supported 1:supported 0-4-4 Mode Exit Method X1_xxxx:Mode Bit[7:0] Not= AXh 1x_xxxx Reserved = 1 0-4-4 Mode Entry Method X1xxb: M[7:0]=AXh 1xxxb: Reserved =1 Quad Enable Requirements (QER) 101b: Quad Enable is bit 1 of the configuration register. HOLD and Reset Disable 0:feature is not supported Reserved bits = 0xFF WORD Volatile or Non-Volatile Register and Write Enable Instructions for Status Register 1 Xx1_xxxxb: Status Register 1 contains a mix of volatile and non-volatile bits. The 06h instruction is used to enable writing to the register. X1x_xxxxb: Reserved = 1 1xx_xxxxb: Reserved = 1 Reserved =1b Soft Reset and Rescue Sequence Support X1_xxxxb: reset enable instruction 66h is issued followed by reset instruction 99h. 1x_xxxxb: exit 0-4-4 mode is required prior to other reset sequences. Exit 4-Byte Addressing Not supported Exit 4-Byte Addressing Not supported 223 and A22 are Reserved bits which are = 1 Enter 4-Byte Addressing Not supported 1xxx_xxxx: Reserved = 1 Sector Map A7:A2=Reserved=1111111b		
	A19:A16		A8 = 0 0-4-4 mode supported 0:not supported 1:supported 1:supported 0-4-4 Mode Exit Method X1_xxxx: Mode Bit[7:0] Not= AXh 1x_xxxx Reserved = 1 0-4-4 Mode Entry Method X1xxb: M[7:0]=AXh 1xxxb: M[7:0]=AXh 1xxxb: Reserved =1 Quad Enable Requirements (QER) 101b: Quad Enable is bit 1 of the configuration register. HOLD and Reset Disable 0:feature is not supported Reserved bits = 0xFF ORD Volatile or Non-Volatile Register and Write Enable Instructions for Status Register 1 XX1_xxxxxb: Status Register 1 contains a mix of volatile and non-volatile bits. The 06h instruction is used to enable writing to the register. X1x_xxxxb: Reserved = 1 1xx_xxxxxb: Reserved = 1 Reserved =1b Soft Reset and Rescue Sequence Support X1_xxxxxb: reset enable instruction 66h is issued followed by reset instruction 99h. 1x_xxxxxb: exit 0-4-4 mode is required prior to other reset sequences. Exit 4-Byte Addressing Not supported Exit 4-Byte Addressing Not supported 1xxx_xxxxx: Reserved = 1 Enter 4-Byte Addressing Not supported 1xxx_xxxxx: Reserved = 1 Sector Map A7:A2=Reserved=1111111b A1=Descriptor Type = Map=1b A0=Last map = 1b		
6AH		5CH			
UAIT	A22:A20	3011			
	A23		HOLD and Reset Disable		
	AZS		0:feature is not supported		
6BH	A31:A24	FFH			
JEDEC Flas	h Parameter Ta	able: 16 th DW	ORD		
			Volatile or Non-Volatile Register and Write Enable Instructions for		
6C	A6:A0	F0H			
		X1x_xxxxb: Reserved = 1	X1x_xxxxb: Reserved = 1		
			_		
	A7		1.15001.100		
	A13:A8		_		
6D		30H	1x_xxxxb: exit 0-4-4 mode is required prior to other reset sequences.		
	A15:A14		· · · · · · · · · · · · · · · · · · ·		
	7110.5111		• •		
6E	A23:A16	C0H			
OE.	A23.A10	Corr	· ·		
6F	A31:A24	80H	Not supported		
			1xxx_xxxx: Reserved = 1		
JEDEC Sect	or Map Param	eter Table			
100H	A7:A0	FFH			
101H	A15:A8	00H	Configuration ID = 00h		
102H	A23:A16	04H	Region Count = 5 Regions		
103H	A31:A24	FFH	Reserved = FFH		
			Region 0 supports 4KByte erase and 8KByte erase		
104H	A7:A0	F3H			
			1x_xxxx Reserved = 1 0-4-4 Mode Entry Method X1xxb: M[7:0]=AXh 1xxxb: Reserved = 1 Quad Enable Requirements (QER) 101b: Quad Enable is bit 1 of the configuration register. HOLD and Reset Disable 0:feature is not supported Reserved bits = 0xFF DWORD Volatile or Non-Volatile Register and Write Enable Instructions of Status Register 1 Xx1_xxxxb: Status Register 1 contains a mix of volatile and non-volatiles. The 06h instruction is used to enable writing to the register. X1x_xxxxb: Reserved = 1 1x_xxxxb: Reserved = 1 Reserved = 1b Soft Reset and Rescue Sequence Support X1_xxxxb: reset enable instruction 66h is issued followed by reset instruction 99h. 1x_xxxxb: exit 0-4-4 mode is required prior to other reset sequences Exit 4-Byte Addressing Not supported Exit 4-Byte Addressing Not supported A23 and A22 are Reserved bits which are = 1 Enter 4-Byte Addressing Not supported 1xxx_xxxx: Reserved = 1 Sector Map A7:A2=Reserved=111111b A1=Descriptor Type = Map=1b A0=Last map = 1b Configuration ID = 00h Region Count = 5 Regions Reserved = FFH		

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (CONTINUED) (10 OF 16)

A LL	1	i	Coversable FARAMETER (SEDE) (CONTINUED) (10 OF 10)
Address	Bit Address	Data	Comments
105H	A15:A8	7FH	Region 0 Size 4 * 8 KBytes = 32 KBytes Count=32 KBytes/256 Bytes= 128 Value = count -1 =127 A31:A8 = 00007Fh
106H	A23:A16	00H	
107H	A31:A24	00H	
108H	A7:A0	F5H	Region 1 supports 4 KByte erase and 32 KByte erase A3:A0 = 0101b A7:A4=Reserved = 1111b
109H	A15:A8	7FH	Region 1 size 1 * 32Kbytes = 32Kbytes Count=32Kbytes/256 bytes= 128 Value = count -1 =127 A31:A8 = 00007Fh
10AH	A23:A16	00H	
10BH	A31:A24	00H	
10CH	A7:A0	F9H	Region 2 supports 4 KByte erase and 64 KByte erase A3:A0 = 1001b A7:A4=Reserved = 1111b
10DH	A15:A8	FFH	Region 2 size 62 * 64 KBytes = 3968 KBytes Count=3968 KBytes/256 Bytes= 15872 Value = count -1 =15871 A31:A8 = 003DFFh
10EH	A23:A16	3DH	
10FH	A31:A24	00H	
110H	A7:A0	F5H	Region 3 supports 4 KByte erase and 32 KByte erase A3:A0 = 0101b A7:A4=Reserved = 1111b
111H	A15:A8	7FH	Region 3 size 1 * 32 KBytes = 32 KBytes Count=32 KBytes/256 bytes= 128 Value = count -1 =127 A31:A8 = 00007Fh
112H	A23:A16	00H	
113H	A31:A24	00H	
114H	A7:A0	F3H	Region 4 supports 4 KByte erase and 8 KByte erase A3:A0=0011b A7:A4=Reserved=1111b
115H	A15:A8	7FH	Region 4 Size 4 * 8 KBytes = 32 KBytes Count=32 KBytes/256 bytes= 128 Value = count -1 =127 A31:A8 = 00007Fh
116H	A23:A16	00H	
117H	A31:A24	00H	
			· · · · · · · · · · · · · · · · · · ·

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (CONTINUED) (11 OF 16)

Address	Bit Address	Data	Comments				
	SST26VF032BEUI (Vendor) Parameter Table						
SST26VF032	SST26VF032BEUI Identification						
200H	A7:A0	BFH	Manufacturer ID				
201H	A15:A8	26H	Memory Type				
202H	A23:A16	42H	Device ID SST26VF032BEUI=42H				
203H	A31:A24	FFH	Reserved. Bits default to all 1's.				
SST26VF032	2BEUI Interface)					
	A2:A0		Interfaces Supported 000: SPI only 001: Power up default is SPI; Quad can be enabled/disabled 010: Reserved : : 111: Reserved				
204H	А3	В9Н	Supports Enable Quad 0: not supported 1: supported				
	A6:A4		Supports Hold#/Reset# Function 000: Hold# 001: Reset# 010: HOLD/Reset# 011: Hold# & I/O when in SQI(4-4-4), 1-4-4 or 1-1-4 Read				
	A7		Supports Software Reset 0: not supported 1: supported				
	A8		Supports Quad Reset 0: not supported 1: supported				
	A10:A9		Reserved. Bits default to all 1's				
205H	A13:A11	5FH	Byte-Program or Page-Program (256 Bytes) 011: Byte Program/Page Program in SPI and Quad Page Program once Quad is enabled				
	A14		Program-Erase Suspend Supported 0: Not Supported 1: Program/Erase Suspend Supported				
	A15		Deep Power-Down Mode Supported 0: Not Supported 1: Deep Power-Down Mode Supported				

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (CONTINUED) (12 OF 16)

Address	Bit Address	Data	Comments			
			OTP Capable (Security ID) Supported			
	A16		0: not supported			
			1: supported			
			Supports Block Group Protect			
	A17		• •			
			11			
206H		FDH	OTP Capable (Security ID) Supported 0: not supported 1: supported Supports Block Group Protect 0: not supported 1: supported Supports Independent Block Protect 0: not supported Supports Independent Block Protect 0: not supported Supports Independent non Volatile Lock (Block or Sector becomes OTP) 0: not supported Reserved. Bits default to all 1's. Reserved. Bits default to all 1's. Reserved. Bits default to all 1's. VpD Minimum Supply Voltage 2.3V (F270H) VpD Maximum Supply Voltage 3.6V (F360H) Typical time out for Byte-Program: 50 µs Typical time out for Byte Program is in µs. Represented by conversion of the actual time from the decimal to hexadecimal number. Reserved. Bits default to all 1's. Typical time out for Sector-Frase/Block-Erase: 18 ms Typical time out for Sector/Block-Erase is in ms. Represented by conversion of the actual time from the decimal to hexadecimal number. Typical time out for Chip-Erase: 35 ms Typical time out for Chip-Erase is in ms. Represented by conversion of the actual time from the decimal to hexadecimal number. Max. time out for Byte Program: 70 µs Typical time out for Byte Program: 1.5ms. Typical time out for Byte Program: 1.5ms. Typical time out for Page Program: 1.5ms. Typical time out for Page Program: 1.5ms. Typical time out for Sector-Frase/Block Erase: 25ms. Max time out for Sector/Block Erase in ms Max. time out for Page Program: 1.5ms. Max time out for Sector Frase/Block Erase: 25ms. Max time out for Page Program: 1.5ms. Max. time out for Chip Erase: 50ms. Max. time out for Chip Erase: 50ms. Max. time out for Chip Erase in ms. Max. time out for Chip Erase in ms. Max. time out for Wite-Protection Enable Latency: 25 ms Max time out for Wite-Protection Enable Latency is in ms. Represented by conversion			
	A18		i i			
			1 .: ,			
	A19		i i			
	A23:A20					
207H	A31:A24	FFH	Reserved. Bits default to all 1's.			
208H	A7:A0	30H	V _{DD} Minimum Supply Voltage			
209H	A15:A8	F2H				
20AH	A23:A16	60H	V _{DD} Maximum Supply Voltage			
20BH	A31:A24	F3H	_ ==			
205.1	710117121	1 011	Typical time out for Byte-Program: 50 us			
20CH A7	A7:A0	32H				
20DH	A15:A8	FFH	Reserved. Bits default to all 1's.			
20EH	A23:A16	0AH	Typical time out for page program: 1.0ms (xxH*(0.1ms)			
	Typical time out for Sector-Erase/Block-Erase: 18 ms					
20FH	A31:A24	12H	, ,			
210H	A7:A0	23H				
21011	A7.A0	2311	1 **			
211H	A15:A8	46H	Typical time out for Byte Program is in µs. Represented by conversion of			
			the actual time from the decimal to hexadecimal number.			
212H	A23:A16	FFH	Reserved. Bits default to all 1's.			
213H	A31:A24	0FH				
213H	A31:A24	UFH	Typical time out for Page Program in xxH * (0.1ms) ms			
214H	A7:A0	19H				
£ 1711	7.7.70	1311				
215H	A15:A8	32H				
216H	A23:A16	0FH	1			
217H	A31:A24	19H				
21111	7.01.712	1311				
218H	A23:A16	19H	Max time out for Write-Suspend Latency is in µs. Represented by conversion of			
			the actual time from the decimal to hexadecimal number.			
219H	A31:A24	FFH	Max. time to Deep Power-Down			
21011	, 101.712		0FFH = Reserved			

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (CONTINUED) (13 OF 16)

	+	t	, , , , , , , , , , , , , , , , , , , ,			
Address	Bit Address	Data	Comments			
21AH	A23:A16	FFH	Max. time out from Deep Power-Down mode to Standby mode 0FFH = Reserved			
21BH	A31:A24	FFH	Reserved. Bits default to all 1's.			
21CH	A23:A16	FFH	Reserved. Bits default to all 1's.			
21DH	A31:A24	FFH	Reserved. Bits default to all 1's.			
21EH	A23:A16	FFH	Reserved. Bits default to all 1's.			
21FH	A31:A24	FFH	Reserved. Bits default to all 1's.			
Supported In	nstructions					
220H	A7:A0	00H	No Operation			
221H	A15:A8	66H	Reset Enable			
222H	A23:A16	99H	Reset Memory			
223H	A31:A24	38H	Enable Quad I/O			
224H	A7:A0	FFH	Reset Quad I/O			
225H	A15:A8	05H	Read Status Register			
226H	A23:A16	01H	Write Status Register			
227H	A31:A24	35H	Read Configuration Register			
228H	A7:A0	06H	Write Enable			
229H	A15:A8	04H	Write Disable			
22AH	A23:A16	02H	Byte Program or Page Program			
22BH	A31:A24	32H	SPI Quad Page Program			
22CH	A7:A0	В0Н	Suspends Program/Erase			
22DH	A15:A8	30H	Resumes Program/Erase			
22EH	A23:A16	72H	Read Block-Protection register			
22FH	A31:A24	42H	Write Block Protection Register			
230H	A7:A0	8DH	Lock Down Block Protection Register			
231H	A15:A8	E8H	non-Volatile Write-Lock Down Register			
232H	A23:A16	98H	Global Block Protection Unlock			
233H	A31:A24	88H	Read Security ID			
234H	A7:A0	A5H	Program User Security ID Area			
235H	A15:A8	85H	Lockout Security ID Programming			
236H	A23:A16	C0H	Set Burst Length			
237H	A31:A24	9FH	JEDEC-ID			
238H	A7:A0	AFH	Quad J-ID			
239H	A15:A8	5AH	SFDP			
23AH	A23:A16	FFH	Deep Power-Down Mode FFH = Reserved			
23BH	A31:A24	FFH	Release Deep Power-Down Mode FFH = Reserved			
23CH	A4:A0	06H	(1-4-4) SPI nB Burst with Wrap Number of Wait states (dummy clocks) needed before valid output 00110b: 6 clocks of dummy cycle			
	A7:A5		(1-4-4) SPI nB Burst with Wrap Number of Mode Bits 000b: Set Mode bits are not supported			
23DH	A15:A8	ECH	(1-4-4) SPI nB Burst with Wrap Opcode			

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (CONTINUED) (14 OF 16)

Address	Bit Address	Data	Comments				
Address	Dit Address	Data	(4-4-4) SQI nB Burst with Wrap Number of Wait states (dummy				
	A20:A16		clocks) needed before valid output				
23EH	7.20	06H	00110b: 6 clocks of dummy cycle				
	A 22 · A 24		(4-4-4) SQI nB Burst with Wrap Number of Mode Bits				
	A23:A21		000b: Set Mode bits are not supported				
23FH	A31:A24	0CH	(4-4-4) SQI nB Burst with Wrap Opcode				
			(1-1-1) Read Memory Number of Wait states (dummy clocks) needed				
0.401.1	A4:A0	0011	before valid output 00000b: Wait states/dummy clocks are not supported.				
240H		00H	(1-1-1) Read Memory Number of Mode Bits				
	A7:A5		000b: Mode bits are not supported,				
241H	A15:A8	03H	(1-1-1) Read Memory Opcode				
			(1-1-1) Read Memory at Higher Speed Number of Wait states				
	A20:A16		(dummy clocks) needed before valid output				
242H		08H	01000: 8 clocks (8 bits) of dummy cycle				
	A23:A21		(1-1-1) Read Memory at Higher Speed Number of Mode Bits				
243H	A24.A24	ODLI	000b: Mode bits are not supported,				
243H 244H	A31:A24 A7:A0	0BH	(1-1-1) Read Memory at Higher Speed Opcode				
		FFH	Reserved. Bits default to all 1's.				
245H 246H	A15:A8 A23:A16	FFH FFH	Reserved. Bits default to all 1's.				
240H	A23.A16 A31:A24	FFH	Reserved. Bits default to all 1's.				
	A31.A24	ГГП	Reserved. Bits default to all 1's.				
Security ID	A7:A0	FFH	Conveite ID nime in huten				
240П	A7.A0	ГГП	Security ID size in bytes Example: If the size is 2 KBytes, this field would be 07FFH				
			Security ID Range				
249H	A15:A8	07H	Unique ID 0000H - 0007H				
			(Pre-programmed at factory)				
			User Programmable 0008H - 07FFH				
24AH	A23:A16	FFH	Reserved. Bits default to all 1's.				
24BH	A31:A24	FFH	Reserved. Bits default to all 1's.				
Memory Orga	anization/Bloc	k Protection	Bit Mapping ¹				
			Section 1: Sector Type Number:				
24CH	A7:A0	02H	Sector type in JEDEC Parameter Table (bottom, 8 KByte)				
24DH	A15:A8	02H	Section 1 Number of Sectors				
27011	7.10.70	0211	Four of 8KB block (2 ⁿ)				
			Section 1 Block Protection Bit Start				
		((2 ^m) +1)+ c, c=FFH or -1, m= 6 for 32 Mb					
24EH	A23:A16	6 FFH	Address bits are Read Lock bit locations and Even Address bits are Write Lock bit locations. The most significant (left-most) bit indicates the sign of				
			the integer; it is sometimes called the sign bit. If the sign bit is zero, then				
			the number is greater than or equal to zero, or positive. If the sign bit is				
			one then the number is less than zero or negative.				

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (CONTINUED) (15 OF 16)

TABLE 11-1. SERIAL LASTI DISCOVERABLE PARAMETER (SI DF) (CONTINUED) (13 OF 16)							
Address	Bit Address	Data	Comments				
24FH	A31:A24	06H	Section 1 (bottom) Block Protection Bit End $((2^m) + 1) + c$, c=06H or 6, m= 6 for 32 Mb Address bits are Read Lock bit locations and Even Address bits are Write Lock bit locations. The most significant (left-most) bit indicates the sign of the integer; it is sometimes called the sign bit. If the sign bit is zero, then the number is greater than or equal to zero, or positive. If the sign bit is one then the number is less than zero or negative.				
250H	A7:A0	03H	Section 2: Sector Type Number Sector type in JEDEC Parameter Table (32KB Block)				
251H	A15:A8	00H	Section 2 Number of Sectors One of 32KB Block (2 ⁿ , n=0)				
252H	A23:A16	FDH	Section 2 Block Protection Bit Start ((2 ^m) +1)+ c, c=FDH or -3, m= 6 for 32 Mb The most significant (left-most) bit indicates the sign of the integer; it is sometimes called the sign bit. If the sign bit is zero, then the number is greater than or equal to zero, or positive. If the sign bit is one then the number is less than zero or negative.				
253H	A31:A24	FDH	Section 2 Block Protection Bit End (((2 ^m) +1)+ c, c=FDH or -3, m= 6 for 32 Mb The most significant (left-most) bit indicates the sign of the integer; it is sometimes called the sign bit. If the sign bit is zero, then the number is greater than or equal to zero, or positive. If the sign bit is one then the number is less than zero or negative.				
254H	A7:A0	04H	Section 3: Sector Type Number Sector type in JEDEC Parameter Table (64KB Block)				
255H	A15:A8	06H	Section 3 Number of Sectors 62 of 64KB Blocks (2 ^m -2, m= 6 for 32 Mb)				
256H	A23:A16	00H	Section 3 Block Protection Bit Start Section 3 Block Protection Bit starts at 00H				
257H	A31:A24	FCH	Section 3 Block Protection Bit End ((2 ^m) +1)+ c, c=FCH or -4, m= 6 for 32 Mb				
258H	A7:A0	03H	Section 4: Sector Type Number Sector type in JEDEC Parameter Table (32KB Block)				
259H	A15:A8	00H	Section 4 Number of Sectors One of 32KB Block (2^n, n=0)				
25AH	A23:A16	FEH	Section 4 Block Protection Bit Start ((2 ^m) +1)+ c, c=FEH or -2, m= 6 for 32 Mb The most significant (left-most) bit indicates the sign of the integer; it is sometimes called the sign bit. If the sign bit is zero, then the number is greater than or equal to zero, or positive. If the sign bit is one then the number is less than zero or negative.				
25BH	A31:A24	FEH	Section 4 Block Protection Bit End (((2 ^m) +1)+ c, c=FEH or -2, m= 6 for 32 Mb The most significant (left-most) bit indicates the sign of the integer; it is sometimes called the sign bit. If the sign bit is zero, then the number is greater than or equal to zero, or positive. If the sign bit is one then the number is less than zero or negative.				
25CH	A7:A0	02H	Section 5 Sector Type Number: Sector type in JEDEC Parameter Table (top, 8 KByte)				
25DH	A15:A8	02H	Section 5 Number of Sectors Four of 8KB block (2 ⁿ)				

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (CONTINUED) (16 OF 16)

Address	Bit Address	Data	Comments				
25EH	A23:A16	07H	Section 5 Block Protection Bit Start ((2 ^m) +1)+ c, c=07H or 7, m= 6 for 32 Mb Address bits are Read Lock bit locations and Even Address bits are Write Lock bit locations. The most significant (left-most) bit indicates the sign of the integer; it is sometimes called the sign bit. If the sign bit is zero, then the number is greater than or equal to zero, or positive. If the sign bit is one then the number is less than zero or negative.				
25FH	A31:A24	0EH	Section 5 (Top) Block Protection Bit End (((2 ^m) +1)+ c, c=0EH or 14, m= 6 for 32 Mb, Address bits are Read Lock bit locations and Even Address bits are Writ Lock bit locations. The most significant (left-most) bit indicates the sign of the integer; it is sometimes called the sign bit. If the sign bit is zero, the the number is greater than or equal to zero, or positive. If the sign bit is one then the number is less than zero or negative.				
EUI-48 and E	UI-64 Informa	tion					
260H	A7:A0	30H	Indicates if EUI48 Mac address is being programmed in the next 6 address locations. 30H=48 bits is programmed FFH=Not being programmed				
261H	A15:A8	Octet 5	Mac address LSB-Octet 5				
262H	A23:A16	Octet 4	Octet 4				
263H	A31:A24	Octet 3	Octet 3				
264H	A7:A0	Octet 2	Octet 2				
265H	A15:A8	Octet 1	Octet 1				
266H	A23:A16	Octet 0	Mac address MSB-Octet 0				
267H	A31:A24	40H	Indicates if EUI64 Mac address is being programmed in the next 8 address locations. 40H=64 bits is programmed FFH=Not being programmed				
268H	A7:A0	Octet 7	Mac address LSB-Octet 7				
269H	A15:A8	Octet 6	Octet 6				
26AH	A23:A16	Octet 5	Octet 5				
26BH	A31:A24	Octet 4	Octet 4				
26CH	A7:A0	Octet 3	Octet 3				
26DH	A15:A8	Octet 2	Octet 2				
26EH	A23:A16	Octet 1	Octet 1				
26FH	A31:A24	Octet 0	Mac address MSB-Octet 0				

^{1.} See "Mapping Guidance Details" for more detailed mapping information

11.1 Mapping Guidance Details

The SFDP Memory Organization/Block Protection Bit Mapping defines the memory organization including uniform sector/block sizes and different contiguous sectors/blocks sizes. In addition, this bit defines the number of these uniform and different sectors/blocks from address 000000H to the full range of Memory and the associated Block Locking Register bits of each sector/block.

Each major Section is defined as follows:

TABLE 11-2: SECTION DEFINITION

Major Section X	Section X: Sector Type Number
	Section X: Number of Sectors
	Section X: Block-Protection Register Bit Start Location
	Section X: Block-Protection Register Bit End Location

A Major Section consists of Sector Type Number, Number of Sector of this type, and the Block-Protection Bit Start/End locations. This is tied directly to JEDEC Flash Parameter Table Sector Size Type (in 7th DWORD and 8th DWORD section). Note that the contiguous 4KByte Sectors across the full memory range are not included on this section because they are not defined in the JEDEC Flash Parameter Table Sector Size Type section. Only the sectors/blocks that are dependently tied with the Block-Protection Register bits are defined. A major section is a partition of contiguous same-size sectors/blocks. There will be several Major Sections as you dissect across memory from 000000h to the full range. Similar sector/block size that re-appear may be defined as a different Major Section.

11.1.1 SECTOR TYPE NUMBER

Sector Type Number is the sector/block size type defined in JEDEC Flash Parameter Table: SFDP address locations 4CH, 4EH, 50H, and 52H. Sector Type 1, which is represented by 01H, is located at address 4CH. Sector Type 2, which is represented by 02H, is located at address location 4EH. Sector Type 3, which is represented by 03H, is located at address location 50H. Sector Type 4, represented by 04H, is located at address location 52H. Contiguous Same Sector Type # Size can re-emerge across the memory range and this Sector Type # will indicate that it is a separate/independent Major Section from the previous contiguous sectors/blocks.

11.1.2 NUMBER OF SECTORS

Number of Sectors represents the number of contiguous sectors/blocks with similar size. A formula calculates the contiguous sectors/blocks with similar size. Given the sector/block size, type, and the number of sectors, the address range of these sectors/blocks can be determined along with specific Block Locking Register bits that control the read/write protection of each sectors/blocks.

11.1.3 BLOCK-PROTECTION REGISTER BIT START LOCATION (BPSL)

Block-Protection Register Bit Start Location (BPSL) designates the start bit location in the Block-Protection Register where the first sector/block of this Major Section begins. If the value of BPSL is 00H, this location is the 0 bit location. If the value is other than 0, then this value is a constant value adder (c) for a given formula, $(2^m + 1) + (c)$. See "Memory Configuration".

From the initial location, there will be a bit location for every increment by 1 until it reaches the Block Protection Register Bit End Location (BPEL). This number range from BPSL to BPEL will correspond to, and be equal to, the number of sectors/blocks on this Major Section.

11.1.4 BLOCK PROTECTION REGISTER BIT END LOCATION (BPEL)

Block Protection Register Bit End Location designates the end bit location in the Block Protection Register bit where the last sector/block of this Major Section ends. The value in this field is a constant value adder (c) for a given formula or equation, $(2^m + 1) + (c)$. See "Memory Configuration"

11.1.5 MEMORY CONFIGURATION

For the SST26VF032BEUI family, the memory configuration is setup with different contiguous block sizes from bottom to the top of the memory. For example, starting from bottom of memory it has four 8KByte blocks, one 32KByte block, x number of 64KByte blocks depending on memory size, then one 32KByte block, and four 8KByte block on the top of memory. See Table 11-3.

TABLE 11-3: MEMORY BLOCK DIAGRAM REPRESENTATION

8 KByte Bottom Block	Section 1: Sector Type Number		
(from 000000H)	Section 1: Number of Sectors		
	Section 1: Block-Protection Register Bit Start Location		
	Section 1: Block-Protection Register Bit End Location		
32 KByte	Section 2: Sector Type Number		
	Section 2: Number of Sectors		
	Section 2: Block-Protection Register Bit Start Location		
	Section 2: Block-Protection Register Bit End Location		
64 KByte	Section 3: Sector Type Number		
	Section 3: Number of Sectors		
	Section 3: Block-Protection Register Bit Start Location		
	Section 3: Block-Protection Register Bit End Location		
32 KByte	Section 4: Sector Type Number		
	Section 4: Number of Sectors		
	Section 4: Block-Protection Register Bit Start Location		
	Section 4: Block-Protection Register Bit End Location		
8 KByte (Top Block)	Section 5: Sector Type Number		
	Section 5: Number of Sectors		
	Section 5: Block-Protection Register Bit Start Location		
	Section 5: Block-Protection Register Bit End Location		

Classifying these sector/block sizes via the Sector Type derived from JEDEC Flash Parameter Table: SFDP address locations 4EH, 50H, and 52H are as follows:

- 8KByte Blocks are classified as Sector Type 2 (@4EH of SFDP)
- 32KByte Blocks are classified as Sector Type 3 (@50H of SFDP)
- 64KByte Blocks are classified as Sector Type 4 (@52H of SFDP)

For the Number of Sectors associated with the contiguous sectors/blocks, a formula is used to determine the number of sectors/blocks of these Sector Types:

- 8KByte Block (Type 2) is calculated by 2ⁿ. n is a byte.
- 32KByte Block (Type 3) is calculated by 2ⁿ. n is a byte.
- 64KByte Block (Type 4) is calculated by (2m 2). m can either be a 4, 5, 6, 7 or 8 depending on the memory size. This m field is going to be used for the 64KByte Block Section and will also be used for the Block Protection Register Bit Location formula.

m will have a constant value for specific densities and is defined as:

- 8Mbit = 4
- 16Mbit = 5
- 32Mbit = 6
- 64Mbit = 7
- 128Mbit = 8

Block Protect Register Start/End Bits are mapped in the SFDP by using the formula $(2^m + 1) + (c)$. "m" is a constant value that represents the different densities from 8Mbit to 128Mbit (used also in the formula calculating number of 64Kbyte Blocks above). The values that are

going to be placed in the Block Protection Bit Start/End field table are the constant value adder (c) in the formula and are represented in two's compliment except when the value is 00H. If the value is 00H, this location is the 0 bit location. If the value is other than 0, then this is a constant value adder (c) that will be used in the formula. The most significant (left most) bit indicates the sign of the integer; it is sometimes called the sign bit. If the sign bit is zero, then the number is greater than or equal to zero, or positive. If the sign bit is one, then the number is less than zero, or negative.

See Table 11-4 for an example of this formula.

TABLE 11-4: BPSL/BPEL EQUATION WITH ACTUAL CONSTANT ADDER DERIVED FROM THE FORMULA ($\mathbf{2}^{\mathrm{M}}$ + 1) + (C)

Block Size	8 Mbit to 128 Mbit	Comments
8 KByte (Type 2) Bottom	BPSL = $(2^{m} + 1) + 0$ FFH BPEL = $(2^{m} + 1) + 0$ 4H	OFFH = -1; 06H = 6 Odd address bits are Read-Lock bit locations and even address bits are Write-Lock bit locations.
32 KByte (Type 3)	BPSL = BPEL= (2 ^m + 1) + 0FDH	0FDH= -3
64 KByte (Type 4)	BPSL = 00H BPEL = (2 ^m + 1) + 0FCH	00H is Block-Protection Register bit 0 location; 0FCH = -4
32 KByte (Type 3)	BPSL = BPEL= (2 ^m + 1) + 0FEH	0FEH=-2
8 KByte (Type 2) Top	BPSL = $(2^m + 1) + 07H$ BPEL = $(2^m + 1) + 0EH$	07H = 7; 0EH = 14 Odd address bits are Read-Lock bit locations and even address bits are Write-Lock bit locations.

11.2 Pre-Programmed EUI-48 and EUI-64 Address

The SST26VF032BEUI is programmed at the factory with a globally unique address stored in the SFDP vendor parameter table and it is permanently write-protected.

11.2.1 EUI-48 ADDRESS

The 6 byte EUI-48 address value of the SST26VF032BEUI is stored in the SFDP table at address locations 0x261 through 0x266, as shown in Figure 11-1. The first three bytes are the Organizationally Unique Identifier (OUI) assigned to Microchip by the IEEE® Registration Authority. The remaining three bytes are the Extension Identifier and are generated by Microchip to ensure a globally unique, 48-bit value.

11.2.2 ORGANIZATIONALLY UNIQUE IDENTIFIERS (OUIS)

Each OUI provides roughly 16M (2²⁴) addresses. Once the address pool for an OUI is exhausted, Microchip will acquire a new OUI from IEEE to use for programming this model. For more information on past and

current OUIs, see "Organizationally Unique Identifiers for Preprogrammed EUI-48 and EUI-64 Address Devices" Technical Brief, (DS90003187).

Note: The OUI will change as addresses are exhausted. Customers are not guaranteed to receive a specific OUI and should design their application to accept new OUIs as they are introduced.

11.2.3 EUI-64 SUPPORT USING THE EUI-

The pre-programmed EUI-48 address of the SST26VF032BEUI can easily be encapsulated at the application level to form a globally unique, 64-bit address for systems utilizing the EUI-64 standard. This is done by adding 0xFFFE between the OUI and the Extension Identifier, as shown below in Figure 11-1.

Note: As an alternative, SST26VF032BEUI features an EUI-64 address that can be used in EUI-64 applications directly without the need for encapsulation, thereby simplifying system software. See Section 11.2.4, EUI-64 Address for details.

FIGURE 11-1: EUI-48™ ADDRESS PHYSICAL MEMORY MAP EXAMPLE

Octet	0	1	2	3	4	5
Description	24-bit Organizationally Unique Identifier			24-bit Extension Identifier		
Data	00h 04h A3		A3h	12h	34h	56h

Corresponding EUI-48™ Address: 00-04-A3-12-34-56

SFDP Address

Corresponding EUI-64™ Address after Encapsulation: 00-04-A3-FF-FE 12-34-56

266h

261h

11.2.4 EUI-64 ADDRESS

The 8-byte EUI-64 address value of the SST26VF032BEUI is stored in the SFDP table at address locations 0x268 through 0x26F, as shown in Figure 11-2. The first three bytes are the Organizationally Unique Identifier (OUI) assigned to Microchip by the IEEE Registration Authority. The remaining five bytes are the Extension Identifier and are generated by Microchip to ensure a globally unique, 64-bit value.

Note: In conformance with IEEE guidelines, Microchip will not use the values 0xFFFE and 0xFFFF for the first two bytes of the EUI-64 Extension Identifier. These two values and specially reserved to allow applications to encapsulate EUI-48 addresses into EUI-64 addresses.

FIGURE 11-2: EUI-64™ ADDRESS PHYSICAL MEMORY MAP EXAMPLE

Octet	0	1	2	3	4	5	6	7	
Description	24-bit Organizationally Unique Identifier			40-bit Extension Identifier					
Data	00h	04h	A3h	12h	34h	56h	78h	90h	

SFDP Address 26Fh 268h

Corresponding EUI-64™ Address: 00-04-A3-12-34-56-78-90

SS 1	Γ26\	/FO	132	RF	=
OO I	LZUI	/ I U	JZ	பட	_UI

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A. Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM, net. PICkit, PICtail, PowerSmart, PureSilicon. QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-4107-6



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis
Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Fax: 949-462-9608 Tel: 951-273-7800 Raleigh, NC

Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan

Tel: 86-27-5980-5300 **China - Xian** Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip: