

# SST25WF040B

# 4-Mbit 1.8V SPI Serial Flash

#### **Features**

- · Single Voltage Read and Write Operations:
  - 1.65V-1.95V
- · Serial Interface Architecture:
  - SPI Compatible: Mode 0 and Mode 3
- · High-Speed Clock Frequency:
  - 40 MHz
- Dual Input/Output Support:
  - Fast Read Dual Output Instruction (3BH)
  - Fast Read Dual I/O Instruction (BBH)
- · Superior Reliability:
  - Endurance: 100,000 cycles
  - Greater than 20 years data retention
- · Ultra-Low Power Consumption:
  - Active Read current: 4 mA (typical)
  - Standby current: 7 μA (typical)
  - Power-Down mode Standby current: 2 µA (typical)
- · Flexible Erase Capability:
  - Uniform 4-Kbyte sectors
  - Uniform 64-Kbyte overlay blocks
- · Page Program Mode:
  - 256 bytes/page
- · Fast Erase and Page Program:
  - Chip Erase time: 400 ms (typical)
  - Sector Erase time: 40 ms (typical)
  - Block Erase time: 80 ms (typical)
  - Page Program time: 0.8 ms/256 bytes (typical)
- · End-of-Write Detection:
  - Software polling the BUSY bit in STATUS register
- · Hold Pin (HOLD#):
  - Suspend a serial sequence without deselecting the device
- Write Protection (WP#):
  - Enables/Disables the Lock-Down function of the STATUS register
- Software Write Protection:
  - Write protection through Block Protection bits in STATUS register
- · Temperature Range:
  - Industrial: -40°C to +85°C
  - Extended: -40°C to +125°C
- · All devices are RoHS compliant

## **Packages**

 8-Lead SOIC (150 mils) and 8-Contact USON (2 mm x 3 mm)

## **Product Description**


SST25WF040B is a member of the Serial Flash 25 Series family and features a four-wire, SPI-compatible interface that allows for a low pin count package which occupies less board space and ultimately lowers total system costs. SPI Serial Flash memory is manufactured with proprietary, high-performance CMOS SuperFlash<sup>®</sup> technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches.

This Serial Flash significantly improves performance and reliability, while lowering power consumption. The device writes (Program or Erase) with a single power supply of 1.65V-1.95V. The total energy consumed is a function of the applied voltage, current and time of application. For any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time. As a result, the total energy consumed during any Erase or Program operation is less than alternative Flash memory technologies.

See Figure 2-1 for the pin assignments.

# 1.0 FUNCTIONAL BLOCK DIAGRAM

FIGURE 1-1: FUNCTIONAL BLOCK DIAGRAM



# 2.0 PIN DESCRIPTION

FIGURE 2-1: PIN ASSIGNMENTS




TABLE 2-1: PIN DESCRIPTION

Symbol	Pin Name	Functions
SCK	Serial Clock	To provide the input/output timing of the serial interface.  Commands, addresses or input data are latched on the rising edge of the clock input, while output data are shifted out on the falling edge of the clock input.
SI	Serial Data Input	To transfer commands, addresses or data serially into the device. Inputs are latched on the rising edge of the serial clock.
so	Serial Data Output	To transfer data serially out of the device. Data are shifted out on the falling edge of the serial clock.
SIO[0:1]	Serial Data Input/Output for Dual I/O Mode	To transfer commands, addresses or data serially into or out of the device. Inputs are latched on the rising edge of the serial clock. Data are shifted out on the falling edge of the serial clock. These pins are used in Dual I/O mode.
CE#	Chip Enable	The device is enabled by a high-to-low transition on CE#. CE# must remain low for the duration of any command sequence. The device is deselected and placed in Standby mode when CE# is high.
WP#	Write-Protect	To enable/disable BPL bit in the STATUS register.
HOLD#	Hold	To temporarily stop serial communication with SPI Flash memory while device is selected.
$V_{DD}$	Power Supply	To provide power supply voltage: 1.65V-1.95V for SST25WF040B
V <sub>SS</sub>	Ground	

## 3.0 MEMORY ORGANIZATION

The SST25WF040B SuperFlash memory arrays are organized in 128 uniform 4-Kbyte sectors, with eight 64-Kbyte overlay erasable blocks.

FIGURE 3-1: MEMORY MAP


Number of 64-KB Blocks	Byte Number of Sectors	Top of Memory Block
	127	07FFFH 07F000H
7		
ļ 	112	070FFFH 070000H
:	:	:
; ;	31	01FFFFH 01F000H
1		
 	16	01FFFFH 010000H
, ,	15	00FFFFH 00F000H
i i	:	
0	1	001FFFH 001000H
į.	, 0	000FFFH 000000H

### 4.0 DEVICE OPERATION

SST25WF040B is accessed through the SPI (Serial Peripheral Interface) bus compatible protocol. The SPI bus consists of four control lines; Chip Enable (CE#) is used to select the device and data are accessed through the Serial Data Input (SI), Serial Data Output (SO) and Serial Clock (SCK).

The SST25WF040B supports both Mode 0 (0,0) and Mode 3 (1,1) of SPI bus operations. The difference between the two modes, as shown in Figure 4-1, is the state of the SCK signal when the bus host is in Standby mode and no data are being transferred. The SCK signal is low for Mode 0 and high for Mode 3. For both modes, the Serial Data In (SI) is sampled at the rising edge of the SCK clock signal and the Serial Data Output (SO) is driven after the falling edge of the SCK clock signal.

FIGURE 4-1: SPI PROTOCOL




#### 4.0.1 HOLD

In Hold mode, serial sequences underway with the SPI Flash memory are paused without resetting the clocking sequence. To activate HOLD# mode, CE# must be in active-low state. HOLD# mode begins when the SCK active-low state coincides with the falling edge of the HOLD# signal. Hold mode ends when the rising edge of the HOLD# signal coincides with the SCK active-low state. HOLD# must not rise or fall when SCK logic level is high. See Figure 4-2 for Hold Condition waveform.

Once the device enters Hold mode, SO will be in high-impedance state while SI and SCK can be  $V_{\rm IL}$  or  $V_{\rm IH}$ . If CE# is driven active-high during a Hold condition, the device returns to Standby mode. The device can then be re-initiated with the command sequences listed in Table 5-1. As long as the HOLD# signal is low, the memory remains in the Hold condition. To resume communication with the device, HOLD# must be driven active-high and CE# must be driven active-low. See Figure 4-2 for Hold timing.

FIGURE 4-2: HOLD CONDITION WAVEFORM



### 4.1 Write Protection

SST25WF040B provides software Write protection. The Write-Protect pin (WP#) enables or disables the lock-down function of the STATUS register. The Block Protection bits (BP0, BP1, BP2, TB and BPL) in the STATUS register provide Write protection to the memory array and the STATUS register. See Table 4-3 for the Block Protection description.

### 4.1.1 WRITE-PROTECT PIN (WP#)

The Write-Protect (WP#) pin enables the lock-down function of the BPL bit (bit 7) in the STATUS register. When WP# is driven low, the execution of the Write Status Register (WRSR) instruction is determined by the value of the BPL bit (see Table 4-1). When WP# is high, the lock-down function of the BPL bit is disabled.

TABLE 4-1: CONDITIONS TO EXECUTE WRITE STATUS REGISTER (WRSR) INSTRUCTION

WP#	BPL	Execute WRSR Instruction	
L	1	Not Allowed	
L	0	Allowed	
Н	X	Allowed	

## 4.2 STATUS Register

The software STATUS register provides information on the availability of the Flash memory array for any Read or Write operation, whether the device is write enabled, and the state of the memory write protected. During an internal Erase or Program operation, the STATUS register may be read only to determine the completion of an operation in progress. Table 4-2 describes the function of each bit in the software STATUS register.

TABLE 4-2: SOFTWARE STATUS REGISTER

Bit	Name	Function	Default at Power-up	Read/Write
0	BUSY	1 = Internal Write operation is in progress     0 = No internal Write operation is in progress	0	R
1	WEL	<ul><li>1 = Device is memory write enabled</li><li>0 = Device is not memory write enabled</li></ul>	0	R
2	BP0 <sup>(1)</sup>	Indicate current level of block write protection (see Table 4-3)	0 or 1	R/W
3	BP1 <sup>(1)</sup>	Indicate current level of block write protection (see Table 4-3)	0 or 1	R/W
4	BP2 <sup>(1)</sup>	Indicate current level of block write protection (see Table 4-3)	0 or 1	R/W
5	TB <sup>(1)</sup>	1 = 1/8, 1/4, or 1/2 Bottom Memory Blocks are protected (see Table 4-3) 0 = 1/8, 1/4, or 1/2 Top Memory Blocks are protected	0 or 1	R/W
6	RES	Reserved for future use	0	N/A
7	BPL <sup>(1)</sup>	1 = BP0, BP1, BP2, TB, and BPL are read-only bits 0 = BP0, BP1, BP2, TB, and BPL are read/writable	0 or 1	R/W

Note 1: BP0, BP1, BP2, TB and BPL bits are nonvolatile memory bits.

## 4.2.1 BUSY (BIT 0)

The Busy bit determines whether there is an internal Erase or Program operation in progress. A '1' for the Busy bit indicates the device is busy with an operation in progress. A '0' indicates the device is ready for the next valid operation.

### 4.2.2 WRITE ENABLE LATCH (WEL BIT 1)

The Write Enable Latch bit indicates the status of the internal Write Enable Latch memory. If the WEL bit is set to '1', it indicates the device is write enabled. If the bit is set to '0' (Reset), it indicates the device is not write enabled and does not accept any write (Program/Erase) commands. The Write Enable Latch bit is automatically reset under the following conditions:

- Power-up
- Write Disable (WRDI) instruction completion
- Page Program instruction completion
- · Sector Erase instruction completion
- 64-Kbyte Block Erase instruction completion
- · Chip Erase instruction completion
- · Write Status Register instruction completion

# 4.2.3 BLOCK PROTECTION (BP0, BP1, BP2 AND TB BITS 2, 3, 4 AND 5)

The Block Protection (BP0, BP1, BP2 and TB) bits define the size of the memory area to be software protected against any memory write (Program or Erase) operation (see Table 4-3). The Write Status Register (WRSR) instruction is used to program the BP0, BP1, BP2 and TB bits as long as WP# is high or the Block Protect Lock (BPL) bit is '0'. Chip Erase can only be executed if Block Protection bits are all '0'. BP0, BP1 and BP2 select the protected area and TB allocates the protected area to the higher-order address area (Top Blocks) or lower-order address area (Bottom Blocks).

# 4.2.4 BLOCK PROTECTION LOCK-DOWN (BPL-BIT 7)

When the WP# pin is driven low  $(V_{IL})$ , it enables the Block Protection Lock-Down (BPL) bit. When BPL is set to '1', it prevents any further alteration of the BP0, BP1, BP2, TB and BPL bits. When the WP# pin is driven high  $(V_{IH})$ , the BPL bit has no effect and its value is "don't care".

TABLE 4-3: SOFTWARE STATUS REGISTER BLOCK PROTECTION

	STATUS Register Bit				
Protection Level	ТВ	BP2	BP1	BP0	Protected Memory Address
0 (Full Memory Array unprotected)	Х	0	0	0	None
T1 (1/8 Top Memory Block protected)	0	0	0	1	070000H-07FFFFH
T2 (1/4 Top Memory Block protected)	0	0	1	0	060000H-07FFFFH
T3 (1/2 Top Memory Block protected)	0	0	1	1	040000H-07FFFFH
B1 (1/8 Bottom Memory Block protected)	1	0	0	1	000000H-00FFFFH
B2 (1/4 Bottom Memory Block protected)	1	0	1	0	000000H-01FFFFH
B3 (1/2 Bottom Memory Block protected)	1	0	1	1	000000H-03FFFFH
4 (Full Memory Block protected)	Х	1	Х	Х	000000H-0FFFFH

## 5.0 INSTRUCTIONS

Instructions are used to read, write (Erase and Program) and configure the SST25WF040B devices. The instruction bus cycles are 8 bits each for commands (Op Code), data and addresses. The Write Enable (WREN) instruction must be executed prior to Sector Erase, Block Erase, Page Program, Write Status Register or Chip Erase instructions. The complete instructions are provided in Table 5-1. All instructions are synchronized off a high-to-low transition of CE#. Inputs will be accepted on the rising edge of SCK starting with the Most Significant bit (MSb).

CE# must be driven low before an instruction is entered and must be driven high after the last bit of the instruction has been shifted in (with the exception of Read, Read-ID and Read Status Register instructions). Any low-to-high transition on CE#, before receiving the last bit of an instruction bus cycle, will terminate the instruction in progress and return the device to Standby mode. Instruction commands (Op Code), addresses and data are all input from the Most Significant bit first.

TABLE 5-1: DEVICE OPERATION INSTRUCTIONS

IABLE 3-1. DE								
Instruction	Description	Op Code Cycle <sup>(1)</sup>	Address Cycle(s) <sup>(2)</sup>	Dummy Cycle(s)	Data Cycle(s)	Maximum Frequency		
Read	Read Memory	0000 0011b (03H)	3	0	1 to ∞	30 MHz		
High-Speed Read	Read Memory at Higher Speed	0000 1011b (0BH)	3	1	1 to ∞			
Fast-Read Dual Output	Read Memory with Dual Output	0011 1011b (3BH)	3	1 <sup>(3)</sup>	1 to ∞ <sup>(3)</sup>			
Fast-Read Dual I/O	Read Memory with Dual Address Input and Data Output	1011 1011b (BBH)	3 <sup>(3)</sup>	1 <sup>(3)</sup>	1 to ∞ <sup>(3)</sup>			
4-Kbyte Sector Erase <sup>(4)</sup>	Erase 4 Kbytes of Memory Array	0010 0000b (20H) 1101 0111b (D7H)	3	0	0			
64-Kbyte Block Erase <sup>(5)</sup>	Erase 64-Kbyte Block of Memory Array	1101 1000b (D8H)	3	0	0			
Chip Erase	Erase Full Memory Array	0110 0000b (60H) or 1100 0111b (C7H)	0	0	0	40 MHz		
Page Program	To program up to 256 bytes	0000 0010b (02H)	3	0	1 to 256			
RDSR <sup>(6)</sup>	Read Status Register	0000 0101b (05H)	0	0	1 to ∞			
WRSR	Write Status Register	0000 0001b (01H)	0	0	1			
WREN	Write Enable	0000 0110b (06H)	0	0	0			
WRDI	Write Disable	0000 0100b (04H)	0	0	0			
RDID <sup>(7,8)</sup>	Read ID	1010 1011b (ABH)	3	0	1 to ∞			
JEDEC-ID	JEDEC ID Read	1001 1111b (9FH)	0	0	4 to ∞			
DPD	Deep Power-Down Mode	1011 1001b (B9H)	0	0	0			
RDPD(8)	Release from Deep Power-Down or Read ID	1010 1011b (ABH)	0	0	0			


- Note 1: One bus cycle is eight-clock periods.
  - 2: Address bits above the Most Significant bit of each density can be  $V_{IL}$  or  $V_{IH}$ .
  - 3: One bus cycle is four-clock periods in Dual Operation.
  - 4: 4-Kbyte Sector Erase addresses: use A<sub>MS</sub>-A<sub>12</sub>, remaining addresses are "don't care" but must be set either at V<sub>IL</sub> or V<sub>IH</sub>.
  - 5: 64-Kbyte Block Erase addresses: use A<sub>MS</sub>-A<sub>16</sub>, remaining addresses are "don't care" but must be set either at V<sub>IL</sub> or V<sub>IH</sub>.
  - 6: The Read Status Register is continuous with ongoing clock cycles until terminated by a low-to-high transition on CE#.
  - 7: Device ID is read after three dummy address bytes. The Device ID output stream is continuous until terminated by a low-to-high transition on CE#.
  - 8: The instructions Release from Deep Power-Down and Read ID are similar instructions (ABH). Executing Read-ID requires the ABH instruction, followed by 24 dummy address bits to retrieve the Device ID. Release from Deep Power-Down only requires the instruction ABH.

## 5.1 Read (30 MHz)

The Read instruction, 03H, supports up to 30 MHz Read. The device outputs a data stream starting from the specified address location. The data stream is continuous through all addresses until terminated by a low-to-high transition on CE#. The internal Address Pointer automatically increments until the highest memory address is reached. Once the highest memory address is reached, the Address Pointer automatically

increments to the beginning (wrap-around) of the address space. For example, for 4-Mbit density, once the data from the address location 7FFFFH are read, the next output is from address location 000000H. The Read instruction is initiated by executing an 8-bit command, 03H, followed by address bits  $A_{23}$ - $A_0$ . CE# must remain active-low for the duration of the Read cycle. See Figure 5-1 for the Read sequence.

FIGURE 5-1: READ SEQUENCE




# 5.2 High-Speed Read (40 MHz)

The High-Speed Read instruction supporting up to 40 MHz Read is initiated by executing an 8-bit command, 0BH, followed by address bits  $[A_{23}-A_0]$  and a dummy byte. CE# must remain active-low for the duration of the High-Speed Read cycle. See Figure 5-2 for the High-Speed Read sequence.

Following a dummy cycle, the High-Speed Read instruction outputs the data starting from the specified address location. The data output stream is continuous through all addresses until terminated by a low-to-high transition on CE#.

The internal Address Pointer will automatically increment until the highest memory address is reached. Once the highest memory address is reached, the Address Pointer will automatically increment to the beginning (wrap-around) of the address space. For example, for 4-Mbit density, once the data from address location 7FFFFH are read, the next output will be from address location 000000H.

FIGURE 5-2: HIGH-SPEED READ SEQUENCE




## 5.3 Fast-Read Dual Output (40 MHz)

The Fast-Read Dual Output (3BH) instruction outputs data up to 40 MHz from the  ${\rm SIO}_0$  and  ${\rm SIO}_1$  pins. To initiate the instruction, execute an 8-bit command (3BH) followed by address bits A23-A0 and a dummy byte on  ${\rm SI/SIO}_0$ . Following a dummy cycle, the Fast-Read Dual Output instruction outputs the data starting from the specified address location on the  ${\rm SIO}_1$  and  ${\rm SIO}_0$  lines.  ${\rm SIO}_1$  outputs, per clock sequence, odd data bits D7, D5, D3, and D1; and  ${\rm SIO}_0$  outputs even data bits D6, D4, D2, and D0. CE# must remain active-low for the duration of the Fast-Read Dual Output instruction cycle. See Figure 5-3 for the Fast-Read Dual Output sequence.

The data output stream is continuous through all addresses until terminated by a low-to-high transition on CE#. The internal Address Pointer will automatically increment until the highest memory address is reached. Once the highest memory address is reached, the Address Pointer automatically increments to the beginning (wrap-around) of the address space. For 4-Mbit density, once the data from address location 7FFFFH have been read, the next output will be from address location 000000H.

### FIGURE 5-3: FAST-READ DUAL OUTPUT SEQUENCE




## 5.4 Fast-Read Dual I/O (40 MHz)

The Fast-Read Dual I/O (BBH) instruction reduces the total number of input clock cycles, which results in faster data access. The device is first selected by driving Chip Enable CE# low. Fast-Read Dual I/O is initiated by executing an 8-bit command (BBH) on SI/SIO<sub>0</sub>, thereafter, the device accepts address bits A23-A0 and a dummy byte on SI/SIO<sub>0</sub> and SO/SIO<sub>1</sub>. It offers the capability to input address bits A23-A0 at a rate of two bits per clock. Odd address bits A23 through A1 are input on SIO<sub>1</sub> and even address bits A22 through A0 are input on SIO<sub>0</sub>, alternately. For example, the Most Significant bit is input first followed by A23/22, A21/A20, and so on. Each bit is latched at the same rising edge of the Serial Clock (SCK). The input data during the dummy clocks is "don't care". However, the SIO<sub>0</sub> and SIO<sub>1</sub> pin must be in high-impedance prior to the falling edge of the first data output clock.

Following a dummy cycle, the Fast-Read Dual I/O instruction outputs the data starting from the specified address location on the  ${\rm SIO_1}$  and  ${\rm SIO_0}$  lines.  ${\rm SIO_1}$  outputs, per clock sequence, odd data bits D7, D5, D3, and D1; and  ${\rm SIO_0}$  outputs even data bits D6, D4, D2, and D0 per clock edge. CE# must remain active-low for the duration of the Fast-Read Dual I/O instruction cycle. The data output stream is continuous through all addresses until terminated by a low-to-high transition on CE#.

The internal Address Pointer will automatically increment until the highest memory address is reached. Once the highest memory address is reached, the Address Pointer automatically increments to the beginning (wrap-around) of the address space. For example, once the data from address location 7FFFFH is read, the next output is from address location 000000H. See Figure 5-4 for the Fast-Read Dual I/O sequence.






## 5.5 Page Program

The Page Program instruction programs up to 256 bytes of data in the memory. The data for the selected page address must be in the erased state (FFH) before initiating the Page Program operation. A Page Program applied to a protected memory area will be ignored. Prior to the program operation, execute the  $_{\mbox{\scriptsize WREN}}$  instruction.

To execute a Page Program operation, the host drives CE# low, then sends the Page Program command cycle (02H), three address cycles, followed by the data to be programmed, and then drives CE# high. The programmed data must be between 1 and 256 bytes and in whole byte increments. Sending less than a full byte will cause the partial byte to be ignored. Poll the BUSY bit in the STATUS register, or wait T<sub>PP</sub>, for the completion of the internal, self-timed, Page Program operation. See Figure 5-5 for the Page Program sequence and Figure 6-8 for the flow chart.

When executing Page Program, the memory range for the SST25WF040B is divided into 256-byte page boundaries. The device handles the shifting of more than 256 bytes of data by maintaining the last 256 bytes as the correct data to be programmed. If the target address for the Page Program instruction is not the beginning of the page boundary (A[7:0] are not all zero) and the number of bytes of data input exceeds or overlaps the end of the address of the page boundary, the excess data inputs wrap around and will be programmed at the start of that target page.

FIGURE 5-5: PAGE PROGRAM SEQUENCE




#### 5.6 Sector Erase

The Sector Erase instruction clears all bits in the selected 4-Kbyte sector to FFH. A Sector Erase instruction applied to a protected memory area will be ignored. Prior to any Write operation, the Write Enable (WREN) instruction must be executed. CE# must remain active-low for the duration of any command sequence. The Sector Erase instruction is initiated by executing an 8-bit command, 20H or D7H, followed by address

bits  $[A_{23}-A_0]$ . Address bits  $[A_{MS}-A_{12}]$   $(A_{MS}=Most Significant address)$  are used to determine the sector address  $(SA_X)$ . Remaining address bits can be  $V_{IL}$  or  $V_{IH}$ . CE# must be driven high before the instruction is executed. Poll the BUSY bit in the Software Status register, or wait  $T_{SE}$ , for the completion of the internal self-timed Sector Erase cycle. See Figure 5-6 for the Sector Erase sequence and Figure 6-9 for the flow chart.

FIGURE 5-6: SECTOR ERASE SEQUENCE




## 5.7 64-Kbyte Block Erase

The 64-Kbyte Block Erase instruction clears all bits in the selected 64-Kbyte block to FFH. Applying this instruction to a protected memory area results in the instruction being ignored. Prior to any Write operation, the Write Enable (WREN) instruction must be executed. CE# must remain active-low for the duration of any command sequence.

Initiate the 64-Byte Block Erase instruction by executing an 8-bit command, D8H, followed by address bits  $[A_{23}-A_0]$ . Address bits  $[A_{MS}-A_{16}]$   $(A_{MS}=Most)$ 

Significant Address) determine the block address (BA<sub>X</sub>). Remaining address bits can be V<sub>IL</sub> or V<sub>IH</sub>. CE# must be driven high before executing the instruction. Poll the Busy bit in the software status register, or wait T<sub>BE</sub>, for the completion of the internal self-timed Block Erase cycle. See Figure 5-7 for the 64-Kbyte Block Erase sequences and Figure 6-9 for the flow chart.

FIGURE 5-7: 64-KBYTE BLOCK ERASE SEQUENCE




## 5.8 Chip Erase

The Chip Erase instruction clears all bits in the device to FFH. A Chip Erase instruction is ignored if any of the memory area is protected. Prior to any Write operation, the Write Enable (WREN) instruction must be executed. CE# must remain active-low for the duration of the Chip Erase instruction sequence. Initiate the Chip Erase instruction by executing an 8-bit command, 60H or C7H.

CE# must be driven high before the instruction is executed. Poll the BUSY bit in the Software Status register, or wait  $T_{SCE}$ , for the completion of the internal self-timed Chip Erase cycle. See Figure 5-8 for the Chip Erase sequence and Figure 6-10 for the flow chart.

FIGURE 5-8: CHIP ERASE SEQUENCE




# 5.9 Read Status Register (RDSR)

The Read Status Register (RDSR) instruction, 05H, allows reading of the STATUS register. The STATUS register may be read at any time, even during a write (Program/Erase) operation. When a write operation is in progress, the BUSY bit may be checked before sending any new commands to assure that the new commands are properly received by the device.

CE# must be driven low before the RDSR instruction is entered and remain low until the status data is read. Read Status Register is continuous with ongoing clock cycles until it is terminated by a low-to-high transition of the CE#. See Figure 5-9 for the RDSR instruction sequence.

FIGURE 5-9: READ STATUS REGISTER (RDSR) SEQUENCE




## 5.10 Write Enable (WREN)

The Write Enable (WREN) instruction, 06H, sets the Write Enable Latch bit in the STATUS Register to '1', allowing Write operations to occur. The WREN instruction must be executed prior to any write (Program/Erase) operation. The WREN instruction may also be used to allow execution of the Write Status Register (WRSR) instruction; however, the Write Enable Latch bit in the STATUS Register will be cleared upon the rising edge CE# of the WRSR instruction.

CE# must be driven low before entering the  $\mbox{WREN}$  instruction, and CE# must be driven high before executing the  $\mbox{WREN}$  instruction. See Figure 5-10 for the  $\mbox{WREN}$  instruction sequence.

FIGURE 5-10: WRITE ENABLE (WREN) SEQUENCE




## 5.11 Write Disable (WRDI)

The Write Disable (WRDI) instruction, 04H, resets the Write Enable Latch bit to '0', thus preventing any new write operations.

CE# must be driven low before entering the WRDI instruction, and CE# must be driven high before executing the WRDI instruction. See Figure 5-11 for the WRDI instruction sequence.

FIGURE 5-11: WRITE DISABLE (WRDI) SEQUENCE




## 5.12 Write Status Register (WRSR)

The Write Status Register instruction writes new values to the BP0, BP1, BP2, TB and BPL bits of the STATUS register. CE# must be driven low before the command sequence of the  $\mathtt{WRSR}$  instruction is entered and driven high before the  $\mathtt{WRSR}$  instruction is executed. Poll the BUSY bit in the Software Status register, or wait  $T_{WRSR}$ , for the completion of the internal self-timed Write Status Register cycle. See Figure 5-12 for  $\mathtt{WREN}$  and  $\mathtt{WRSR}$  instruction sequences and Figure 6-11 for the  $\mathtt{WRSR}$  flow chart.

Executing the Write Status Register instruction will be ignored when WP# is low and BPL bit is set to '1'. When the WP# is low, the BPL bit can only be set

from '0' to '1' to lock down the STATUS register, but cannot be reset from '1' to '0'. When WP# is high, the lock-down function of the BPL bit is disabled and the BPL, BP0, BP1, BP2 and TB bits in the STATUS register can all be changed. As long as the BPL bit is set to '0' or the WP# pin is driven high ( $V_{IH}$ ) prior to the low-to-high transition of the CE# pin at the end of the WRSR instruction, the bits in the STATUS register can all be altered by the WRSR instruction. In this case, a single WRSR instruction can set the BPL bit to '1' to lock down the STATUS register as well as alter the BP0, BP1, BP2 and TB bits at the same time. See Table 4-1 for a summary description of WP# and BPL functions.

FIGURE 5-12: WRITE ENABLE (WREN) AND WRITE STATUS REGISTER (WRSR) SEQUENCE



### 5.13 Power-Down

The Deep Power-Down (DPD) instruction puts the device in the lowest power consumption mode – Deep Power-Down mode. This instruction is ignored if the device is busy with an internal write operation. While the device is in DPD mode, all instructions are ignored except for the Release Deep Power-Down instruction or Read ID.

To initiate deep power-down, input the Deep Power-Down instruction (B9H) while driving CE# low. CE# must be driven high before executing the DPD instruction. After driving CE# high, it requires a delay of  $T_{DPD}$  before the standby current  $I_{SB}$  is reduced to the deep power-down current  $I_{DPD}.$  See Figure 5-13 for the DPD instruction sequence.

Exit the power-down state using the Release from Deep Power-Down or Read ID instruction. CE# must be driven low before sending the Release from Deep Power-Down command cycle (ABH) and then driving CE# high. The device will return to Standby mode and be ready for the next instruction after  $T_{SBR}$ . See Figure 5-14. for the Release from Deep Power-Down sequence.

FIGURE 5-13: DEEP POWER-DOWN SEQUENCE





FIGURE 5-14: RELEASE FROM DEEP POWER-DOWN SEQUENCE



### 5.14 Read ID


The Read ID instruction identifies the device as SST25WF040B. Use the Read ID instruction to identify SST25WF040B when using multiple manufacturers in the same socket. See Table 5-2.

The device ID information is read by executing an 8-bit command, ABH, followed by 24 dummy address bits. Following the Read ID instruction and 24 address dummy bits, the device ID continues to output with continuous clock input until terminated by a low-to-high transition on CE#.

TABLE 5-2: PRODUCT IDENTIFICATION

	Address	Data
SST25WF040B ID	XXXXXXH	3EH





### 5.15 JEDEC Read ID

The JEDEC Read ID instruction identifies the device ID information of SST25WF040B. The device information can be read by executing the 8-bit command, 9FH. Following the JEDEC Read-ID instruction, 32-bit device ID information is output from the device. The Device ID information is assigned by the manufacturer and contains the Device ID 1 in the first byte, the type of memory in the second byte, the memory capacity of

the device in the third byte and a reserved code in the fourth byte. The 4-byte code outputs repeatedly with continuous clock input until a low-to-high transition on CE#. See Figure 5-16 for the instruction sequence. The JEDEC Read ID instruction is terminated by a low-to-high transition on CE# at any time during data output.

FIGURE 5-16: JEDEC READ ID SEQUENCE




TABLE 5-3: JEDEC READ ID DATA-OUT

	Device ID				
Product	Device ID 1 (Byte 1)	Reserved Code (Byte 4)			
SST25WF040B	62H	16H	13H	00H	

## 6.0 ELECTRICAL SPECIFICATIONS

# Absolute Maximum Ratings (†)

Temperature under bias	55°C to +125°C
Storage temperature	55°C to +150°C
DC voltage on any pin to ground potential	0.5V to VDD+0.5V
Transient voltage (<20 ns) on any pin to ground potential	2.0V to VDD+2.0V
Package power dissipation capability (TA = +25°C)	1.0W
Surface mount solder reflow temperature	+260°C for 10 seconds
Output short circuit current <sup>(1)</sup>	50 mA

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Output shorted for no more than one second. No more than one output shorted at a time.

TABLE 6-1: OPERATING RANGE

Range	Ambient Temp.	<b>V</b> DD
Industrial	-40°C to +85°C	1.65V-1.95V
Extended	-40°C to +125°C	1.65V-1.95V

TABLE 6-2: AC CONDITIONS OF TEST

Input Rise/Fall Time	Output Load
5 ns	CL = 30 pF

# 6.1 Power-Up Specifications


All functionalities and DC specifications are specified for a VDD ramp rate of greater than 1V per 100 ms (0V to 1.8V in less than 180 ms). See Table 6-3 and Figure 6-2 for more information.

TABLE 6-3: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> <sup>(1)</sup>	V <sub>DD</sub> Min to Read Operation	500	μs
T <sub>PU-WRITE</sub> <sup>(1)</sup>	V <sub>DD</sub> Min to Write Operation	500	μs

Note 1: This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

FIGURE 6-1: POWER-UP TIMING DIAGRAM



## 6.2 Hardware Data Protection

SST25WF040B provides a power-up reset function. To ensure that the power reset circuit will operate correctly, the device must meet the conditions shown in Figure 6-2 and Table 6-4.

Microchip does not guarantee the data in the event of an instantaneous power failure that occurs during a write operation.

FIGURE 6-2: POWER-DOWN TIMING DIAGRAM




TABLE 6-4: RECOMMENDED SYSTEM POWER-DOWN TIMINGS

Symbol	Parameter	Minimum	Maximum	Units
T <sub>PD</sub>	Power-down time	10		ms
V <sub>BOT</sub>	Power-down voltage		0.2	V

### 6.3 Software Data Protection

SST25WF040B prevents unintentional operations by not recognizing commands under the following conditions:

- After inputting a write command, if the rising CE# edge timing is not in a bus cycle (8 CLK units of SCK)
- When the Page Program data is not in one byte increments
- If the Write Status Register instruction is input for two bus cycles or more

## 6.4 Decoupling Capacitor

A 0.1  $\mu F$  ceramic capacitor must be provided to each device and connected between  $V_{DD}$  and  $V_{SS}$  to ensure that the device will operate correctly.

# 6.5 DC Characteristics

TABLE 6-5: DC OPERATING CHARACTERISTICS

Cumbal	Parameter		Limits				
Symbol			Min	Typ <sup>1</sup>	Max	Units	Test Conditions
I <sub>DDR</sub>	Read Current				6	mA	CE#=0.1 V <sub>DD</sub> /0.9 V <sub>DD</sub> @30 MHz, SO=open; Single I/O
I <sub>DDR2</sub>	Read Current				8	mA	CE#=0.1 V <sub>DD</sub> /0.9V <sub>DD</sub> @40 MHz, SO=open
I <sub>DDR3</sub>	Read Current				10	mA	CE#=0.1 V <sub>DD</sub> /0.9V <sub>DD</sub> @40 MHz, SO=open; Dual I/O
I <sub>DDW</sub>	Program and Erase Current				15	mA	CE#=V <sub>DD</sub>
$I_{SB}$	Standby Current	Industrial		7	50	μA	CE#= $V_{DD}$ , $V_{IN}$ = $V_{DD}$ or $V_{SS}$
		Extended		7	70	μA	CE#= $V_{DD}$ , $V_{IN}$ = $V_{DD}$ or $V_{SS}$
$I_{DPD}$	Deep Power-Down	Industrial		2	10	μA	CE#= $V_{DD}$ , $V_{IN}$ = $V_{DD}$ or $V_{SS}$
		Extended		2	50	μA	CE#= $V_{DD}$ , $V_{IN}$ = $V_{DD}$ or $V_{SS}$
ILI	Input Leakage Currer	ıt			2	μΑ	$V_{IN}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max
$I_{LO}$	Output Leakage Current				2	μA	$V_{OUT}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max
V <sub>IL</sub>	Input Low Voltage		-0.3		0.3	V	V <sub>DD</sub> =V <sub>DD</sub> Min
V <sub>IH</sub>	Input High Voltage		0.7 V <sub>DD</sub>		V <sub>DD</sub> +0.3	V	V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>OL</sub>	Output Low Voltage				0.2	V	I <sub>OL</sub> =100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min
V <sub>OH</sub>	Output High Voltage		V <sub>DD</sub> -0.2			V	I <sub>OH</sub> =-100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min

**Note 1:** Value characterized, not fully tested in production.

TABLE 6-6: CAPACITANCE (T<sub>A</sub> = +25°C, F=1 MHZ, OTHER PINS OPEN)

Parameter	Description	Test Condition	Maximum
C <sub>OUT</sub> <sup>(1)</sup>	Output Pin Capacitance	V <sub>OUT</sub> = 0V	12 pF
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	V <sub>IN</sub> = 0V	6 pF

**Note 1:** This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 6-7: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N (1)	Endurance	100,000	Cycles	JEDEC Standard A117
N <sub>END</sub> <sup>(1)</sup>	Status Register Write Cycle	100,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>(1)</sup>	Data Retention	20	Years	JEDEC Standard A103
I <sub>LTH</sub> <sup>(1)</sup>	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78

**Note 1:** This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

# 6.6 AC Characteristics

TABLE 6-8: AC OPERATING CHARACTERISTICS

			I	_imits - 30 MI	Hz		Limits - 40 N	lHz	
Symbol	Paramet	er	Min		Max	Min		Max	Units
F <sub>CLK</sub> <sup>(1)</sup>	Serial Clock Fred	luency			30			40	MHz
T <sub>SCKH</sub>	Serial Clock High	Time	14			11.5			ns
T <sub>SCKL</sub>	Serial Clock Low Time		14			11.5			ns
T <sub>SCKR</sub>	Serial Clock Rise	Time			5			5	ns
T <sub>SCKF</sub>	Serial Clock Fall	Time			5			5	ns
T <sub>CES</sub> <sup>(2)</sup>	CE# Active Setur	Time	10			10			ns
T <sub>CEH</sub> <sup>(2)</sup>	CE# Active Hold	Time	10			10			ns
T <sub>CHS</sub> <sup>(2)</sup>	CE# Not Active S	Setup Time	10			10			ns
T <sub>CHH</sub> <sup>(2)</sup>	CE# Not Active F	lold Time	10			10			ns
T <sub>CPH</sub>	CE# High Time		25			25			ns
T <sub>CHZ</sub>	CE# High to High	n-Z Output			15			15	ns
T <sub>CLZ</sub>	SCK Low to Low-	-Z Output	0			0			ns
T <sub>DS</sub>	Data In Setup Tir	ne	5			5			ns
$T_{DH}$	Data In Hold Tim	е	5			5			ns
T <sub>HLS</sub>	HOLD# Low Setu	up Time	5			5			ns
T <sub>HHS</sub>	HOLD# High Set	up Time	5			5			ns
T <sub>HLH</sub>	HOLD# Low Hold	d Time	5			5			ns
T <sub>HHH</sub>	HOLD# High Hol	d Time	5			5			ns
T <sub>HZ</sub>	HOLD# Low to H Output	igh-Z			9			9	ns
T <sub>LZ</sub>	HOLD# High to L Output	.ow-Z			12			12	ns
T <sub>OH</sub>	Output Hold from Change	SCK	1			1			ns
$T_V$	Output Valid from	n SCK			11			11	ns
T <sub>WPS</sub>	WP# Setup Time		20			20			ns
T <sub>WPH</sub>	WP# Hold Time		20			20			ns
T <sub>WRSR</sub>	Status Register V	Vrite Time			10			10	ms
T <sub>DPD</sub>	CE# High to Dee Power-Down	p			5			5	μs
T <sub>SBR</sub>	Deep Power-Down (CE# High) to Standby Mode				500			500	μs
T <sub>SE</sub>	Sector Erase			40	150		40	150	ms
T <sub>BE</sub>	Block Erase			80	250		80	250	ms
T <sub>SCE</sub>	Chip Erase			0.4	4		0.4	4	s
	Page Program	Industrial		0.8	1		0.8	1	ms
	(256 Byte)	Extended		0.8	1.3		0.8	1.3	ms
T <sub>PP</sub>	n Puto	Industrial		0.15 + n*0.65/256	0.20 + n*0.8/256		0.15 + n*0.65/256	0.20 + n*0.8/256	ms
	n Byte	Extended		0.15 + n*0.65/256	0.50 + n*0.8/256		0.15 + n*0.65/256	0.20 + n*0.8/256	ms

Note 1: Maximum clock frequency for Read instruction, 03H, is 30 MHz.

2: Relative to SCK.

FIGURE 6-3: SERIAL OUTPUT TIMING DIAGRAM




FIGURE 6-4: SERIAL INPUT TIMING DIAGRAM







FIGURE 6-5: HOLD TIMING DIAGRAM



# FIGURE 6-6: STATUS REGISTER WRITE TIMING




# FIGURE 6-7: AC INPUT/OUTPUT REFERENCE WAVEFORMS



AC test inputs are driven at  $V_{IHT}$  (0.8 $V_{DD}$ ) for a logic '1' and  $V_{ILT}$  (0.2 $V_{DD}$ ) for a logic '0'. Measurement reference points for inputs and outputs are  $V_{HT}$  (0.5 $V_{DD}$ ) and  $V_{LT}$  (0.5 $V_{DD}$ ). Input rise and fall times (10%  $\leftrightarrow$  90%) are <5 ns.

 $\begin{aligned} \textbf{Note:} & \ \, \text{$V_{HT}$-$V_{HIGH}$ Test} \\ & \ \, \text{$V_{LT}$-$V_{LOW}$ Test} \\ & \ \, \text{$V_{IHT}$-$V_{INPUT}$ HIGH Test} \\ & \ \, \text{$V_{ILT}$-$V_{INPUT}$ LOW Test} \end{aligned}$ 








FIGURE 6-10: **CHIP ERASE FLOW CHART** Start Write Enable 06H Chip Erase 60H/C7H Start Erase on rising edge of CE# Status Register 05H Read command No Check Erase Busy (Bit 0) = '0'? Completion ¥ Yes End of Erase



# 7.0 PACKAGING DIAGRAMS

# 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing No. C04-057-SN Rev K Sheet 1 of 2

Note:

# 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	1	ı
Standoff §	A1	0.10	-	0.25
Overall Width	Е	6.00 BSC		
Molded Package Width	E1		3.90 BSC	
Overall Length	D		4.90 BSC	
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1	1.04 REF		
Lead Thickness	С	0.17	-	0.25
Lead Width	b	0.31	1	0.51
Lead Bend Radius	R	0.07	1	1
Lead Bend Radius	R1	0.07	-	_
Foot Angle	θ	0°	-	8°
Mold Draft Angle	θ1	5°	-	15°
Lead Angle	θ2	0°	-	_

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev K Sheet 2 of 2

# 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev K

# 8-Lead Plastic Ultra Thin Small Outline No Lead Package (PRX) - 2x3 mm Body [USON] [Also called UDFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-203C [PRX] Sheet 1 of 2

# 8-Lead Plastic Ultra Thin Small Outline No Lead Package (PRX) - 2x3 mm Body [USON] [Also called UDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	M	IILLIMETER:	S	
Dimension	Limits	MIN	NOM	MAX
Number of Terminals	N		8	
Pitch	е		0.50 BSC	
Overall Height	Α	0.45	0.55	0.60
Standoff	A1	0.00	0.02	0.05
Overall Width	D	2.00 BSC		
Exposed Pad Width	D2	1.50	1.60	1.70
Overall Length	Е		3.00 BSC	
Exposed Pad Length	E2	0.10	0.20	0.30
Terminal Width	b	0.20	0.25	0.30
Package Edge to Terminal Edge	Ĺ	0.40	0.45	0.50
Package Edge to Terminal Edge	L1	_	0.10	_
Terminal Length	L3	0.30	0.35	0.40

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-203C [PRX] Sheet 2 of 2

# 8-Lead Plastic Ultra Thin Small Outline No Lead Package (PRX) - 2x3 mm Body [USON] [Also called UDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Terminal Pitch E		0.50 BSC		
Optional Center Pad Width	X2			0.30
Optional Center Pad Length	Y2			1.70
Terminal Pad Spacing	С		2.80	
Terminal Pad Width (X8)	X1			0.30
Terminal Pad Length (X8)	Y1			0.90
Mininum Between Terminal Pads	G	0.20		

### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M  $\,$ 

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2203B [PRX]

## 8.0 REVISION HISTORY

# **Revision G (August 2023)**

Corrected Figure 3-1 and Power-up ramp time requirement.

# Revision F (March 2023)

Updated Product Identification System section; Minor edits to improve document readability.

# **Revision E (December 2018)**

Added Extended temperature content.

# **Revision D (November 2017)**

Updated package drawings.

# Revision C (January 2014)

Removed "Preliminary" status from the footer.

# **Revision B (August 2013)**

Updated Product Identification System section; Changed all occurrences of TCE and TSCE; Updated Figure 6-7 and Table 6-8.

# Revision A (April 2013)

Initial release of the document.

SST	<b>[25</b> ]	W	F۸	40	R
JU	LZJ	vv	ıv	40	L

NOTES:

## THE MICROCHIP WEBSITE

Microchip provides online support via our website at <a href="https://www.microchip.com">https://www.microchip.com</a>. This website is used to make files and information easily available to customers. Some of the available content includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, the latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups and a Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, the latest Microchip press releases, a listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# PRODUCT CHANGE NOTIFICATION SERVICE

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notifications whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to https://www.microchip.com/pcn and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Embedded Solutions Engineer (ESE)
- · Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: https://www.microchip.com/support

# PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>X</u> <sup>(1)</sup>	XXX	<u>-XX</u>	<u>xx</u>	Valid Combinations:
Device	Tape/Reel	Operating	Temperature	Package	SST25WF040BT-40I/NP
	Indicator	Frequency			SST25WF040B-40I/SN
					SST25WF040BT-40I/SN
Davisas	CCT05W5040	ND - 4 Mbit 4	1 05) / 1 05) / 0	L Clask Manager	SST25WF040B-40E/SN
Device:	SST25WF040	1B = 4-IVIDIT,	1.65V-1.95V, Serial	Flash Memory	SST25WF040BT-40E/SN
			440		SST25WF040BT-40E/NP
Tape and Reel Indicator:	Т	= Tape a	nd Reel <sup>(1)</sup>		
Operating Frequency:	40	= 40 MH:	z		
Temperature:	I	= -40°C t	o +85°C		
	E	= -40°C t	o +125°C		Note 1: Tape and Reel identifier only appears in the catalog part number description.  This identifier is used for ordering purposes and is not printed on the
Package:	NP SN		(2mm x 3mm Boo 150 mil Body), 8-l		device package. Check with your Microchip Sales Office for package availability with the Tape and Reel

#### Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
  continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <a href="https://www.microchip.com/en-us/support/design-help/client-support-services">https://www.microchip.com/en-us/support/design-help/client-support-services</a>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, Bes Time, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach. Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013-2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-2705-0



# Worldwide Sales and Service

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

China - Shenyang

Tel: 86-24-2334-2829 China - Shenzhen

Tel: 86-755-8864-2200

**China - Suzhou** Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

**Austria - Wels** Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910

Fax: 45-4485-2829 Finland - Espoo

Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

**Germany - Karlsruhe** Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820