64-Pin, Low-Power, High-Performance Microcontrollers with XLP Technology



PIC18(L)F67K40

Description

These PIC18(L)F67K40 microcontrollers feature analog, core independent peripherals and communication peripherals, combined with eXtreme Low-Power (XLP) technology for a wide range of general purpose and low-power applications. These 64-pin devices are equipped with a 10-bit ADC with Computation (ADCC) automating Capacitive Voltage Divider (CVD) techniques for advanced touch sensing, averaging, filtering, oversampling and performing automatic threshold comparisons. They also offer a set of core independent peripherals such as Complementary Waveform Generator (CWG), Windowed Watchdog Timer (WWDT), Cyclic Redundancy Check (CRC)/Memory Scan, Zero-Cross Detect (ZCD) and Peripheral Pin Select (PPS) providing for increased design flexibility and lower system cost.

Core Features

- C Compiler Optimized RISC Architecture
- Operating Speed:
 - DC 64 MHz clock input
 - 62.5 ns minimum instruction cycle
- Programmable 2-Level Interrupt Priority
- 31-Level Deep Hardware Stack
- Four 8-Bit Timers (TMR2/4/6/7) with Hardware Limit Timer (HLT)
- Five 16-Bit Timers (TMR0/1/3/5/7)
- Low-Current Power-on Reset (POR)
- Power-up Timer (PWRT)
- Brown-out Reset (BOR)
- Low-Power BOR (LPBOR) Option
- Windowed Watchdog Timer (WWDT):
 - Watchdog Reset on too long or too short interval between watchdog clear events
 - Variable prescaler selection
 - Variable window size selection
 - All sources configurable in hardware or software

Memory

- 128k Bytes Program Flash Memory
- 3562 Bytes Data SRAM Memory
- 1024 Bytes Data EEPROM
- Programmable Code Protection
- Direct, Indirect, and Relative Addressing Modes

Operating Characteristics

- Operating Voltage Ranges:
 - 1.8V to 3.6V (PIC18LF67K40)
 - 2.3V to 5.5V (PIC18F67K40)
- Temperature Range:
 - Industrial: -40°C to 85°C
 - Extended: -40°C to 125°C

Power-Saving Operation Modes

- Doze: CPU and Peripherals Running at Different Cycle Rates (typically CPU is lower)
- Idle: CPU Halted While Peripherals Operate
- Sleep: Lowest Power Consumption
- Peripheral Module Disable (PMD):
 - Ability to selectively disable hardware module to minimize active power consumption of unused peripherals
- Extreme Low-Power mode (XLP)
 - Sleep: 500 nA typical @ 1.8V
 - Sleep and Watchdog Timer: 900 nA typical @ 1.8V

eXtreme Low-Power (XLP) Features

- Sleep Mode: 50 nA @ 1.8V, typical
- Windowed Watchdog Timer: 500 nA @ 1.8V, typical
- Secondary Oscillator: 500 nA @ 32 kHz
- Operating Current:
 - 8 μA @ 32 kHz, 1.8V, typical
 - 32 μA/MHz @ 1.8V, typical

Digital Peripherals

- Complementary Waveform Generator (CWG):
 - Rising and falling edge dead-band control
 - Full-bridge, half-bridge, 1-channel drive
 - Multiple signal sources
- Capture/Compare/PWM (CCP) Modules:
 - Five CCPs
 - 16-bit resolution for Capture/Compare modes
 - 10-bit resolution for PWM mode
- 10-Bit Pulse-Width Modulators (PWM):
 - Two 10-bit PWMs
- Serial Communications:
 - Five enhanced USART (EUSART) with Auto-Baud Detect, Auto-wake-up on Start, RS-232, RS-485, LIN compatible



- SPI
- I²C, SMBus and PMBus[®] compatible
- Up to 59 I/O Pins and One Input Pin:
 - Individually programmable pull-ups
 - Slew rate control
 - Interrupt-on-change
 - Input level selection control
- Programmable CRC with Memory Scan:
 - Reliable data/program memory monitoring for Fail-Safe operation (e.g., Class B)
 - Calculate CRC over any portion of Flash or EEPROM
 - High-speed or background operation
- Hardware Limit Timer (TMR2/4/6/8+HLT):
 - Hardware monitoring and Fault detection
- Peripheral Pin Select (PPS):
 - Enables pin mapping of digital I/O
- Data Signal Modulator (DSM)
- Two Signal Measurement Timers (SMT1/2):
 - 24-bit timer/counter with prescaler
 - Multiple gate and clock inputs

Analog Peripherals

- 10-Bit Analog-to-Digital Converter with Computation (ADCC):
 - 44 external channels
 - Conversion available during Sleep
 - Four internal analog channels
 - Internal and external trigger options
 - Automated math functions on input signals:
 - Averaging, filter calculations, oversampling and threshold comparison
 - 8-bit hardware acquisition timer
- Hardware Capacitive Voltage Divider (CVD) Support:
 - 8-bit precharge timer
 - Adjustable Sample-and-Hold capacitor array
 - Guard ring digital output drive
- Zero-Cross Detect (ZCD):
 - Detect when AC signal on pin crosses ground
- 5-Bit Digital-to-Analog Converter (DAC):
 - Output available externally
 - Programmable 5-bit voltage (% of V_{DD} , [V_{REF+} V_{REF-}], FVR)
 - Internal connections to comparators and ADC
- Three Comparators (CMP):
 - Five external inputs
 - External output via PPS



- Fixed Voltage Reference (FVR) Module:
 - 1.024V, 2.048V and 4.096V output levels
 - Two buffered outputs: One for DAC/CMP and one for ADC

Clocking Structure

- High-Precision Internal Oscillator Block (HFINTOSC):
 - Selectable frequencies up to 64 MHz
 - ±1% at calibration
- 32 kHz Low-Power Internal Oscillator (LFINTOSC)
- External 32 kHz Crystal Oscillator (SOSC)
- External High-Frequency Oscillator Block:
 - Three Crystal/Resonator modes
 - Digital Clock Input mode
 - 4x PLL with external sources
- Fail-Safe Clock Monitor:
 - Allows for safe shutdown if external clock stops
- Oscillator Start-up Timer (OST)

Programming/Debug Features

- In-Circuit Serial Programming[™] (ICSP[™]) via Two Pins
- In-Circuit Debug (ICD) with Three Breakpoints via Two Pins
- Debug Integrated On-Chip

PIC18(L)F67K40 Family Types

Table 1. Devices Included in This Data Sheet

Device	Program Memory Flash (bytes)	Data SRAM (bytes)	Data EEPROM (bytes)	I/O Pins	16-bit Timers	Comparators	10-bit ADCC with Computation (ch)	5-bit DAC	Zero-Cross Detect	CCP/10-bit PWM	CWG	SMT	Low-Voltage Detect (LVD)	8-bit TMR with HLT	Windowed Watchdog Timer	CRC with Memory Scan	EUSART	l ² C/SPI	Sdd	Peripheral Module Disable	Temperature Indicator	Debug ⁽¹⁾
PIC18(L)F67K40	128K	3568	1024	60	5	3	47	1	1	5/2	1	2	1	4	Y	Y	5	2	Y	Y	Y	I



Table 2. Devices Not Included in This Data Sheet

Device	Program Memory Flash (bytes)	Data SRAM (bytes)	Data EEPROM (bytes)	I/O Pins	16-bit Timers	Comparators	10-bit ADCC with Computation (ch)	5-bit DAC	Zero-Cross Detect	CCP/10-bit PWM	CWG	SMT	Low-Voltage Detect (LVD)	8-bit TMR with HLT	Windowed Watchdog Timer	CRC with Memory Scan	EUSART	l ² C/SPI	Sdd	Peripheral Module Disable	Temperature Indicator	Debug ⁽¹⁾
PIC18(L)F24K40	16K	1024	256	25	4	2	24	1	1	2/2	1	0	1	3	Y	Y	1	1	Y	Y	Y	I
PIC18(L)F25K40	32K	2048	256	25	4	2	24	1	1	2/2	1	0	1	3	Y	Y	1	1	Y	Y	Y	I.
PIC18(L)F26K40	64K	3615	1024	25	4	2	24	1	1	2/2	1	0	1	3	Y	Υ	2	2	Y	Y	Y	I
PIC18(L)F27K40	128K	3615	1024	25	4	2	24	1	1	2/2	1	0	1	3	Y	Y	2	2	Y	Y	Y	1
PIC18(L)F45K40	32K	2048	256	36	4	2	35	1	1	2/2	1	0	1	3	Y	Y	2	2	Y	Y	Y	Т
PIC18(L)F46K40	64K	3615	1024	36	4	2	35	1	1	2/2	1	0	1	3	Y	Y	2	2	Y	Y	Y	1
PIC18(L)F47K40	128K	3615	1024	36	4	2	35	1	1	2/2	1	0	1	3	Y	Y	2	2	Y	Y	Y	Ι
PIC18(L)F65K40	32K	2048	1024	60	5	3	44	1	1	5/2	1	2	1	4	Y	Υ	5	2	Y	Y	Y	I.
PIC18(L)F66K40	64K	3562	1024	60	5	3	44	1	1	5/2	1	2	1	4	Y	Y	5	2	Y	Y	Y	I

Note: Debugging Methods: (I) – Integrated on Chip.

Data Sheet Index:

- 1. DS40001843 PIC18(L)F24/25K40 Data Sheet, 28-Pin, 8-bit Flash Microcontrollers
- 2. DS40001816 PIC18(L)F26/45/46K40 Data Sheet, 28/40/44-Pin, 8-bit Flash Microcontrollers
- 3. DS40001844 PIC18(L)F27/47K40 Data Sheet, 28/40/44-Pin, 8-bit Flash Microcontrollers
- 4. DS40001842 PIC18(L)F65/66K40 Data Sheet, 64-Pin, 8-bit Flash Microcontrollers
- 5. DS40001841 PIC18(L)F67K40 Data Sheet, 64-Pin, 8-bit Flash Microcontrollers

Pin Allocation Tables

Table 3. 64-Pin Allocation Table	Table 3.	64-Pin	Allocation	Table
----------------------------------	----------	--------	------------	-------

I/O ⁽²⁾	64-Pin TQFP, QFN	A/D	DAC	Comparator		CCP and PWM	CWG	ZCD	SMT	Clock Reference (CLKR)	Interrupt	EUSART	DSM	MSSP	Basic
RA0	24	ANA0	_	C1IN4- C2IN4- C3IN4-	T8IN ⁽¹⁾	_	_	_	_	_		_	_	_	_
RA1	23	ANA1	-	-	T2IN ⁽¹⁾	—	—	—	—	—	—	—	—	-	—
RA2	22	ANA2 Vref-	Vref-	C1IN1+ C2IN1+ C3IN1+	-	_	-	-	_	_	_	-	_	_	-
RA3	21	ANA3 Vref+	Vref+	-	-	_	-	-	-	-	-	-	-	-	-
RA4	28	ANA4	-	-	T0CKI ⁽¹⁾	-	-	-	-	-	-	-	-	-	-
RA5	27	ANA5	-	-	T3G ⁽¹⁾	_	—	—	-	—	—	—	_	-	—
RA6	40	ANA6	_	-	-	_	—	-	-	_	-	-	_	—	CLKOUT OSC2
RA7	39	ANA7	-	-	-	_	-	-	-	_		-	_	-	OSC1 CLKIN
RB0	48	ANB0	_	-	_	_	—	ZCDIN	—	_	IOCB0 INT0 ⁽¹⁾	-	_		_



c	ontinue	d		_				-							
I/O ⁽²⁾	64-Pin TQFP, QFN	A/D	DAC	Comparator	Timers	CCP and PWM	CWG	ZCD	SMT	Clock Reference (CLKR)	Interrupt	EUSART	DSM	MSSP	Basic
RB1	47	ANB1	-	_	_	_	—	—	_	_	IOCB1 INT1 ⁽¹⁾	_	—	(4)	_
RB2	46	ANB2	-	_	-	_	-	—	—	—	IOCB2 INT2 ⁽¹⁾	-	-	(4)	_
RB3	45	ANB3	-	_	-	_	-	—	-	_	IOCB3 INT3 ⁽¹⁾	-	-	-	-
RB4	44	ANB4	-	—	-	-	-	-	-	-	IOCB4	-	-	-	—
RB5	43	ANB5	-	-	T1G ⁽¹⁾ T3CKI ⁽¹⁾	_	-	—	-	_	IOCB5	_	-	-	-
RB6	42	ANB6	-	—	-	—	-	—	-	—	IOCB6	-	-	—	ICSPCLK
RB7	37	ANB7	DAC1OUT2	—	—	—	—	—	-	—	IOCB7	—	—	—	ICSPDAT
RC0	30	-	-	-	T1CKI ⁽¹⁾	-	-	-	-	-	IOCC0	CK4 ^(1,3)	-	-	SOSCO
RC1	29	-	-	-	T6IN ⁽¹⁾		-	—		-	IOCC1	RX4 ^(1,3) DT4 ^(1,3)	_	-	SOSCI
RC2	33	—	-	—	—	—	CWG1IN ⁽¹⁾	—	-	—	IOCC2	-	—	—	—
RC3	34	—	-	-	-	—	-	—	-	-	IOCC3	-	-	SCL1 ^(3,4) SCK1 ⁽¹⁾	—
RC4	35	_	_	_	_	_	_	-	-	_	IOCC4	_	-	SDA1 ^(3,4) SDI1 ⁽¹⁾	_
RC5	36	—	-	—	-	—	-	—	-	—	IOCC5	-	-	-	-
RC6	31	_	-	—	-	_	-	_	-	—	IOCC6	CK1 ^(1,3)	-	_	—
RC7	32	—	-	_	—	_	_	—	-	-	IOCC7	RX1 ^(1,3) DT1 ^(1,3)	-	—	—
RD0	58	AND0	-	—	-	—	-	_	-	—	—	-	_	_	—
RD1	55	AND1	-	—	T5CKI ⁽¹⁾ T7G ⁽¹⁾	_	—	—	-	-	—	—	—	—	-
RD2	54	AND2	-	—	-	_	-	—	-	—	-	-	-	_	_
RD3	53	AND3	-	—	—	—	-	—	-	—	—	—	MDCARL ⁽¹⁾	—	—
RD4	52	AND4	-	—	-	_	-	—	-	—	-	-	MDCARH ⁽¹⁾	_	
RD5	51	AND5	-	_	-	_	-	_	-	-	—	—	MDSRC ⁽¹⁾	SDI2 ⁽¹⁾	_
RD6	50	AND6	_	_	-	_	_	_	_	_	_	_	_	SCL2 ^(3,4) SCK2 ⁽¹⁾	
RD7	49	AND7	-	—	-	—	-	—	-	—	—	- (1.2)	-	<u>SS2</u> (1)	—
RE0 RE1	2 1	ANE0 ANE1	-	-	_	_	-	_	-	_	IOCE0	CK3 ^(1,3) RX3 ^(1,3)	_	_	-
												DT3 ^(1,3)			
RE2	64	ANE2	-	—	-	-	-	-	-	-	IOCE2	CK5 ^(1,3)	-	-	_
RE3	63	ANE3	-	_	-	—	_	-	-	_	IOCE3	RX5 ^(1,3) DT5 ^(1,3)	_	_	_
RE4	62	ANE4	-	-	T4IN ⁽¹⁾	CCP2 ⁽¹⁾	-	_	-	-	IOCE4	-	-	-	—
RE5	61	ANE5	-	—	-	CCP1 ⁽¹⁾	-	—	—	—	IOCE5	-	-	—	—
RE6	60	ANE6	-	—	-	CCP3 ⁽¹⁾	-	-	SMT1WIN1 ⁽¹⁾		IOCE6	-	-	-	—
RE7	59	ANE7	-	—	-	—	_	—	SMT1SIG1 ⁽¹⁾	_	IOCE7	-	-	-	-
RF0	18	ANF0	-	C1IN0- C2IN0-	-	_	-	-	-	_	_	_	-	_	_
RF1 RF2	17 16	ANF1 ANF2	-	_	-	_	-	_	_	_	_	_	_	_	_
RF3	15	ANF3	-	C1IN2- C2IN2- C3IN2-	-	_	-	_	-	_	-	-	_	-	_
RF4	14	ANF4		C2IN0+	-	_	-	—	-	-	-	-	-	_	_
RF5	13	ANF5	DAC1OUT1	C1IN1- C2IN1-	_	_	_	_	_	-	-	-	_	_	_



c	ontinue									-					
I/O ⁽²⁾	64-Pin TQFP, QFN	A/D	DAC	Comparator	Timers	CCP and PWM	CWG	ZCD	SMT	Clock Reference (CLKR)	Interrupt	EUSART	DSM	MSSP	Basic
RF6	12	ANF6	_	C1IN0+	_	—	-	-	-	—	-	_	_	-	_
RF7	11	ANF7	-	C2IN3- C1IN3- C3IN3-	—	—	-	_	-	—	—	—	—	<u>SS1</u> (1)	—
RG0	3	ANG0	—	_	-	—	-	-	-	—	-	—	-	-	_
RG1	4	ANG1	—	_	—	—	—	—	—	—	—	CK2 ^(1,3)	—	—	
RG2	5	ANG2	—	C3IN0+	_	-	_	-	-	_	_	RX2 ^(1,3) DT2 ^(1,3)	_	-	_
RG3	6	ANG3	_	C3IN0-	—	CCP4 ⁽¹⁾	-	—	_	—	-	_	—	_	—
RG4	8	ANG4	—	C3IN1-	T5G ⁽¹⁾ T7CKI ⁽¹⁾	CCP5 ⁽¹⁾	—	-	-	—	_	—	_	_	—
RG5	7	-	-	-	—	-	-	—	-	—	IOCG5	-	-	-	Vpp/ MCLR
RG6	20	ANG6	_	-	_	—	-	-	SMT2WIN1 ⁽¹⁾	_	-	_	_	-	_
RG7	19	ANG7	—	-	—	—	—	—	SMT2SIG1 ⁽¹⁾	—	—	—	—	—	
RH0	26	_	—	_	_	—	-	—	_	—	_	_	_	-	_
RH1	25	ADCACT ⁽¹⁾	—	-	—	—	—	—	-	—	—	—	—	—	
RH2	57	—	—	_	-	—	—	-	_	—	—	—	—	—	_
RH3	56	—	—	-	—	—	—	—	—	—	—	—	—	—	
V _{DD}	10, 38	_	-	_	—	—	-	-	_	—	-	—	-	-	V _{DD}
Vss	9, 41	—	-	-	—	—	-	—	-	—	-	—	—	-	VSS
OUT ⁽²⁾	_	ADGRDA ADGRDB		C1OUT C2OUT C3OUT	TMRO	CCP1 CCP2 CCP3 CCP4 CCP5 PWM6OUT PWM7OUT	CWG1A CWG1B CWG1C CWG1D	_		CLKR		TX1/ CK1(3) DT1(3) TX2/ CK2(3) DT2(3) TX3/ CK3(3) DT3(3) TX4/ CK4(3) DT4(3) TX5/ CK5(3) DT5(3)	DSM	SDO1 SCK1 SDO2 SCK2	_

Notes:

1. This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to the peripheral input selection table for details on which PORT pins may be used for this signal.

2. All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in the peripheral output selection table.

3. This is a bidirectional signal. For normal module operation, the firmware will map this signal to the same pin in both the PPS input and PPS output registers.

4. These pins are configured for I²C logic levels; The SCLx/SDAx signals may be assigned to any of these pins. PPS assignments to the other pins (e.g., RB1) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.



Table of Contents

Des	cription	. 1
Cor	e Features	1
Me	mory	1
Op	erating Characteristics	2
Pov	ver-Saving Operation Modes	2
eXt	reme Low-Power (XLP) Features	. 2
Dig	ital Peripherals	2
Ana	log Peripherals	3
Clo	cking Structure	4
Pro	gramming/Debug Features	. 4
PIC	18(L)F67K40 Family Types	4
Pin	Allocation Tables	. 5
1.	Pin Diagrams	10
2.	Device Overview	11
3.	Guidelines for Getting Started with PIC18(L)F67K40 Microcontrollers	18
4.	Device Configuration	23
5.	OSC - Oscillator Module	39
6.	REFCLK - Reference Clock Output Module	59
7.	Power-Saving Operation Modes	65
8.	PMD - Peripheral Module Disable	73
9.	Resets	82
10.	WWDT - Windowed Watchdog Timer	93
11.	Memory Organization1	03
12.	NVM - Nonvolatile Memory Control1	38
13.	8x8 Hardware Multiplier 1	65
14.	CRC - Cyclic Redundancy Check Module with Memory Scanner1	70
15.	Interrupts1	89
16.	I/O Ports	.25
17.	Interrupt-on-Change2	.94



18.	PPS - Peripheral Pin Select Module	.309
19.	TMR0 - Timer0 Module	. 320
20.	TMR1 - Timer1 Module with Gate Control	. 329
21.	TMR2 - Timer2 Module	. 347
22.	Capture/Compare/PWM Module	369
23.	PWM - Pulse-Width Modulation	384
24.	ZCD - Zero-Cross Detection Module	. 394
25.	CWG - Complementary Waveform Generator	.402
26.	SMT - Signal Measurement Timer	.431
27.	DSM - Data Signal Modulator Module	. 454
28.	MSSP - Host Synchronous Serial Port Module	.465
29.	EUSART - Enhanced Universal Synchronous Asynchronous Receiver Transmitter	. 527
30.	FVR - Fixed Voltage Reference	. 559
31.	Temperature Indicator Module	.564
	Temperature Indicator Module DAC - 5-Bit Digital-to-Analog Converter	
32.		.566
32. 33.	DAC - 5-Bit Digital-to-Analog Converter	.566 .572
32. 33. 34.	DAC - 5-Bit Digital-to-Analog Converter ADCC - Analog-to-Digital Converter with Computation Module	.566 .572 .616
32. 33. 34. 35.	DAC - 5-Bit Digital-to-Analog Converter ADCC - Analog-to-Digital Converter with Computation Module CMP - Comparator Module	.566 .572 .616 .628
 32. 33. 34. 35. 36. 	DAC - 5-Bit Digital-to-Analog Converter ADCC - Analog-to-Digital Converter with Computation Module CMP - Comparator Module HLVD - High/Low-Voltage Detect	.566 572 .616 .628 .636
 32. 33. 34. 35. 36. 37. 	DAC - 5-Bit Digital-to-Analog Converter ADCC - Analog-to-Digital Converter with Computation Module CMP - Comparator Module HLVD - High/Low-Voltage Detect Register Summary	.566 .572 .616 .628 .636 .645
 32. 33. 34. 35. 36. 37. 38. 	DAC - 5-Bit Digital-to-Analog Converter ADCC - Analog-to-Digital Converter with Computation Module CMP - Comparator Module HLVD - High/Low-Voltage Detect Register Summary ICSP [™] - In-Circuit Serial Programming [™]	.566 .572 .616 .628 .636 .645 .645
 32. 33. 34. 35. 36. 37. 38. 39. 	DAC - 5-Bit Digital-to-Analog Converter ADCC - Analog-to-Digital Converter with Computation Module CMP - Comparator Module HLVD - High/Low-Voltage Detect Register Summary ICSP [™] - In-Circuit Serial Programming [™] Instruction Set Summary	.566 .572 .616 .628 .636 .645 .645 .648 .717
 32. 33. 34. 35. 36. 37. 38. 39. 40. 	DAC - 5-Bit Digital-to-Analog Converter ADCC - Analog-to-Digital Converter with Computation Module CMP - Comparator Module HLVD - High/Low-Voltage Detect Register Summary ICSP [®] - In-Circuit Serial Programming [®] Instruction Set Summary Electrical Specifications	.566 572 .616 .628 .636 .645 .645 .648 .717 .745
 32. 33. 34. 35. 36. 37. 38. 39. 40. 41. 	DAC - 5-Bit Digital-to-Analog Converter ADCC - Analog-to-Digital Converter with Computation Module CMP - Comparator Module HLVD - High/Low-Voltage Detect Register Summary ICSP [®] - In-Circuit Serial Programming [®] Instruction Set Summary Electrical Specifications DC and AC Characteristics Graphs and Tables	.566 572 .616 .628 .636 .645 .645 .717 .745 .771




1. Pin Diagrams

1.1

Figure 1-1.

64-Pin QFN



64-Pin TQFP

Note: It is recommended that the exposed bottom pad be connected to V_{SS} ; however, it must not be the only V_{SS} connection to the device.



2. Device Overview

This document contains device specific information for the following devices:

• PIC18F67K40 • PIC18LF67K40

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high-endurance Program Flash Memory. In addition to these features, the PIC18(L)F67K40 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

2.1 New Core Features

2.1.1 XLP Technology

All of the devices in the PIC18(L)F67K40 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the secondary oscillator or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- On-the-fly Mode Switching: The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Peripheral Module Disable: Modules that are not being used in the code can be selectively disabled using the PMD module. This further reduces the power consumption.

2.1.2 Multiple Oscillator Options and Features

All of the devices in the PIC18(L)F67K40family offer several different oscillator options. The PIC18(L)F67K40 family can be clocked from several different sources:

- HFINTOSC
 - 1-64 MHz precision digitally controlled internal oscillator
- LFINTOSC
 - 31 kHz internal oscillator
- EXTOSC
 - External clock (EC)
 - Low-power oscillator (LP)
 - Medium power oscillator (XT)
 - High-power oscillator (HS)
- SOSC
 - Secondary oscillator circuit optimized for 31 kHz clock crystals
- A Phase Lock Loop (PLL) frequency multiplier (4x) is available to the External Oscillator modes enabling clock speeds of up to 64 MHz
- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the LFINTOSC. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued operation or a safe application shutdown.



2.2 Other Special Features

- Memory Endurance: The Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles up to 10K for program memory and 100K for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-programmability: These devices can write to their own program memory spaces under internal software control. By using a boot loader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18(L)F67K40 family includes an optional extension to the PIC18 instruction set, which adds eight new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Enhanced Peripheral Pin Select: The Peripheral Pin Select (PPS) module connects peripheral inputs and outputs to the device I/O pins. Only digital signals are included in the selections. All analog inputs and outputs remain fixed to their assigned pins.
- Enhanced Addressable EUSART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- 10-bit Analog-to-Digital (ADC) with Computation: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead. It has a new module called Analog-to-Digital Converter with Computation (ADCC), which provides a digital filter and threshold interrupt functions.
- Windowed Watchdog Timer (WWDT):
 - Timer monitoring of overflow and underflow events
 - Variable prescaler selection
 - Variable window size selection
 - All sources configurable in hardware or software

2.3 Details on Individual Family Members

Devices in the PIC18(L)F67K40 family are available in 64-pin packages. The block diagram for this device is shown in the Figure 2-1.

The devices have the following differences:

- 1. Program Flash Memory
- 2. Data Memory SRAM
- 3. Data Memory EEPROM
- 4. Analog-to-Digital (A/D) channels
- 5. I/O ports
- 6. Enhanced USART
- 7. Input Voltage Range/Power Consumption

All other features for devices in this family are identical. These are summarized in the following Device Features table.

The pinouts for all devices are listed in the pin summary tables.




Table 2-1. Device Features

Features	PIC18(L)F67K40
Program Memory (Bytes)	131072
Program Memory (Instructions)	65536
Data Memory (Bytes)	3562
Data EEPROM Memory (Bytes)	1024
I/O Ports	A,B,C,D,E,F,G ⁽¹⁾ ,H
Capture/Compare/PWM Modules (CCP)	5
10-Bit Pulse-Width Modulator (PWM)	2
10-Bit Analog-to-Digital Module (ADC ²) with Computation Accelerator	4 internal 47 external
Packages	64-pin TQFP 64-pin QFN
Interrupt Sources	56
Timers (16-/8-bit)	5/4
Serial Communications	2 MSSP, 5 EUSART
Enhanced Complementary Waveform Generator (ECWG)	1
Signal Measurement Timer (SMT)	2
Comparators	3
Zero-Cross Detect (ZCD)	1
Data Signal Modulator (DSM)	1
Peripheral Pin Select (PPS)	Yes
Peripheral Module Disable (PMD)	Yes
16-bit CRC with NVMSCAN	Yes
Programmable High/Low-Voltage Detect (HLVD)	Yes
Programmable Brown-out Reset (BOR)	Yes
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Overflow, Stack Underflow, MCLR, WWDT, (PWRT, OST)
Instruction Set	75 Instructions; 83 with Extended Instruction Set enabled
Operating Frequency	DC – 64 MHz
Note 1: RG5 is an input only pin.	



Figure 2-1. PIC18(L)F67K40 Family Block Diagram



Note 1: OSC1/CLKIN and OSC2/CLKOUT are only available in select oscillator modes.



2.4 Register and Bit Naming Conventions

2.4.1 Register Names

When there are multiple instances of the same peripheral in a device, the Peripheral Control registers will be depicted as the concatenation of a peripheral identifier, peripheral instance, and control identifier. The control registers section will show just one instance of all the register names with an 'x' in the place of the peripheral instance number. This naming convention may also be applied to peripherals when there is only one instance of that peripheral in the device to maintain compatibility with other devices in the family that contain more than one.

2.4.2 Bit Names

There are two variants for bit names:

- Short name: Bit function abbreviation
- Long name: Peripheral abbreviation + short name

2.4.2.1 Short Bit Names

Short bit names are an abbreviation for the bit function. For example, some peripherals are enabled with the EN bit. The bit names shown in the registers are the short name variant.

Short bit names are useful when accessing bits in C programs. The general format for accessing bits by the short name is RegisterNamebits.ShortName. For example, the enable bit, EN, in the CM1CON0 register can be set in C programs with the instruction CM1CON0bits.EN = 1.

Short names are not useful in assembly programs because the same name may be used by different peripherals in different bit positions. When this occurs, during the include file generation, all instances of that short bit name are appended with an underscore plus the name of the register in which the bit resides to avoid naming contentions.

2.4.2.2 Long Bit Names

Long bit names are constructed by adding a peripheral abbreviation prefix to the short name. The prefix is unique to the peripheral, thereby making every long bit name unique. The long bit name for the COG1 enable bit is the COG1 prefix, G1, appended with the enable bit short name, EN, resulting in the unique bit name G1EN.

Important: The COG1 peripheral is used as an example. Not all devices have the COG peripheral.

Long bit names are useful in both C and assembly programs. For example, in C the COG1CON0 enable bit can be set with the G1EN = 1 instruction. In assembly, this bit can be set with the BSF COG1CON0, G1EN instruction.

2.4.2.3 Bit Fields

Bit fields are two or more adjacent bits in the same register. Bit fields adhere only to the short bit naming convention. For example, the three Least Significant bits of the COG1CON0 register contain the Mode Control bits. The short name for this field is MD. There is no long bit name variant. Bit field access is only possible in C programs. The following example demonstrates a C program instruction for setting the COG1 to the Push-Pull mode:

COG1CONObits.MD = 0x5;

Individual bits in a bit field can also be accessed with long and short bit names. Each bit is the field name appended with the number of the bit position within the field. For example, the Most Significant mode bit has the short bit name MD2 and the long bit name is G1MD2. The following two examples demonstrate assembly program sequences for setting the COG1 to Push-Pull mode:



Example 2-1.

```
MOVLW ~(1<<G1MD1)
ANDWF COG1CON0,F
MOVLW 1<<G1MD2 | 1<<G1MD0
IORWF COG1CON0,F
```

Example 2-2.

BSF	COG1CON0,G1MD2
BCF	COG1CON0,G1MD1
BSF	COG1CON0,G1MD0

2.4.3 Register and Bit Naming Exceptions

2.4.3.1 Status, Interrupt, and Mirror Bits

Status, interrupt enables, Interrupt flags, and Mirror bits are contained in registers that span more than one peripheral. In these cases, the bit name shown is unique so there is no prefix or short name variant.

2.4.3.2 Legacy Peripherals

There are some peripherals that do not strictly adhere to these naming conventions. Peripherals that have existed for many years and are present in almost every device are the exceptions. These exceptions were necessary to limit the adverse impact of the new conventions on legacy code. Peripherals that do adhere to the new convention will include a table in the registers section indicating the long name prefix for each peripheral instance. Peripherals that fall into the exception category will not have this table. These peripherals include, but are not limited to the following:

- EUSART
- MSSP

2.4.4 Register Legend

The table below describes the conventions for bit types and bit Reset values used in the current data sheet.

Value	Description
RO	Read-only bit
W	Writable bit
HS	Hardware settable bit
НС	Hardware clearable bit
S	Set only bit
С	Clear only bit
U	Unimplemented bit, read as '0'
Р	Programmable bit
'1'	Bit is set
' 0 '	Bit is cleared
x	Bit is unknown
u	Bit is unchanged
-n/n	Value at POR and BOR/Value at all other Resets
q	Reset Value is determined by hardware

Table 2-2. Register Legend



cont	continued								
Value	Description								
f	Reset Value is determined by fuse setting								
g	Reset Value at POR for PPS re-mappable signals								



3. Guidelines for Getting Started with PIC18(L)F67K40 Microcontrollers

3.1 Basic Connection Requirements

Getting started with the PIC18(L)F67K40 family of 8-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All V_{DD} and V_{SS} pins (see Power Supply Pins)
- MCLR pin (see Master Clear (MCLR) Pin)

These pins must also be connected if they are being used in the end application:


- ICSPCLK/ICSPDAT pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see In-Circuit Serial Programming (ICSP) Pins)
- OSCI and OSCO pins when an external oscillator source is used (see External Oscillator Pins)

Additionally, the following pins may be required:

• V_{REF}+/V_{REF}- pins are used when external voltage reference for analog modules is implemented

The minimum mandatory connections are shown in the figure below.

Figure 3-1. Recommended Minimum Connections





3.2 Power Supply Pins

3.2.1 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins (V_{DD} and V_{SS}) is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor must be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors must be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).



- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μ F in parallel with 0.001 μ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

3.2.2 Tank Capacitors

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor may be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor that meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.


3.3 Master Clear (MCLR) Pin

The $\overline{\text{MCLR}}$ pin provides two specific device functions: Device Reset, and Device Programming and Debugging. If programming and debugging are not required in the end application, a direct connection to V_{DD} may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 3-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (V_{IH} and V_{IL}) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations by using a jumper (Figure 3-2). The jumper is replaced for normal run-time operations.

Any components associated with the MCLR pin will be placed within 0.25 inch (6 mm) of the pin.

Figure 3-2. Example of MCLR Pin Connections



Notes:

- 1. R1 ≤ 10 kΩ is recommended. A suggested starting value is 10 kΩ. Ensure that the $\overline{\text{MCLR}}$ pin V_{IH} and V_{IL} specifications are met.
- 2. R2 \leq 470 Ω will limit any current flowing into $\overline{\text{MCLR}}$ from the extended capacitor, C1, in the event of $\overline{\text{MCLR}}$ pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the $\overline{\text{MCLR}}$ pin V_{IH} and V_{IL} specifications are met.



3.4 In-Circuit Serial Programming[™] (ICSP[™]) Pins

The ICSPCLK and ICSPDAT pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100Ω .

Pull-up resistors, series diodes and capacitors on the ICSPCLK and ICSPDAT pins are not recommended as they can interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they must be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pin input voltage high (V_{IH}) and input low (V_{IL}) requirements.

For device emulation, ensure that the Communication Channel Select (i.e., ICSPCLK/ICSPDAT pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information, refer to the In-Circuit Serial Programming Guide.

3.5 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: A high-frequency primary oscillator and a low-frequency secondary oscillator.

The oscillator circuit must be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors must be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour may be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in the following figure. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.








Figure 3-3. Suggested Placement of the Oscillator Circuit





In planning the application's routing and I/O assignments, ensure that adjacent port pins and other signals in close proximity to the oscillator are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).

For additional information and design guidance on oscillator circuits, refer to these Microchip application notes, available at the corporate website (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro® Devices"
- AN849, "Basic PICmicro" Oscillator Design"
- AN943, "Practical PICmicro" Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

Related Links OSC - Oscillator Module



3.6 Unused I/Os

Unused I/O pins need to be configured as outputs and driven to a Logic Low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to V_{SS} on unused pins to drive the output to Logic Low.



4. Device Configuration

Device configuration consists of Configuration Words, Code Protection, Device ID and Rev ID.

4.1 Configuration Words

There are six Configuration Words that allow the user to select the device oscillator, Reset, and memory protection options. These are implemented as Configuration Word 1 through Configuration Word 6 at 300000h through 30000Bh.

Important: The DEBUG bit in Configuration Words is managed automatically by device development tools including debuggers and programmers. For normal device operation, this bit must be maintained as a '1'.

4.2 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data memory are controlled independently. Internal access to the program memory is unaffected by any code protection setting.

4.2.1 Program Memory Protection

The entire program memory space is protected from external reads and writes by the \overline{CP} bit. When $\overline{CP} = 0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Self-writing the program memory is dependent upon the write protection setting.

4.2.2 Data Memory Protection

The entire data EEPROM memory space is protected from external reads and writes by the \overline{CPD} bit. When $\overline{CPD} = 0$, external reads and writes of the data EEPROM memory are inhibited and a read will return all '0's. The CPU can continue to read data EEPROM memory, regardless of the protection bit settings.

4.3 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as boot loader software, can be protected while allowing other regions of the program memory to be modified.

The WRTn bits define the size of the program memory block that is protected.

4.4 User ID

Eight bytes in the memory space (200000h-200000Fh) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See the "**User ID**, **Device ID** and **Configuration Word Access**" section in the "**NVM - Nonvolatile Memory Control**" chapter for more information on accessing these memory locations. For more information on checksum calculation, see the "*PIC18(L)F67K40 Memory Programming Specification*", (DS40001772).

Related Links

User ID, Device ID and Configuration Word Access

4.5 Device ID and Revision ID

The 16-bit Device ID word is located at 0x3FFFFE and the 16-bit revision ID is located at 0x3FFFFC. These locations are read-only and cannot be erased or modified.



Development tools, such as device programmers and debuggers, may be used to read the Device ID, Revision ID and Configuration Words. Refer to the "**NVM - Nonvolatile Memory Control**" section for more information on accessing these locations.

Related Links

NVM - Nonvolatile Memory Control



4.6 Register Summary - Configuration Words

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00 	Reserved									
0x2FFFFF 0x300000	CONFIG1	7:0			RSTOSC[2:0]				FEXTOSC[2:0]	
0x300000	CONFIGI	15:8			FCMEN		CSWEN			CLKOUTEN
0x300002	CONFIG2	7:0	BORE	N[1:0]	LPBOREN				PWRTE	MCLRE
0x500002	CONFIGZ	15:8	XINST		DEBUG	STVREN	PPS1WAY	ZCD	BOR	/[1:0]
0x300004	CONFIG3	7:0		WDTE[1:0]		WDTCPS[4:0]				
0x500004		15:8				WDTCCS[2:0]			WDTCWS[2:0]	
0x300006	CONFIG4	7:0	WRT7	WRT6	WRT5	WRT4	WRT3	WRT2	WRT1	WRT0
0x500000	CONFIG4	15:8			LVP	SCANE		WRTD	WRTB	WRTC
0x300008	CONFIG5	7:0							CPD	CP
000008	CONFIGS	15:8								
0,200004	CONFIG6	7:0	EBTR7	EBTR6	EBTR5	EBTR4	EBTR3	EBTR2	EBTR1	EBTRO
0x30000A	CONFIGO	15:8							EBTRB	

4.7 Register Definitions: Configuration Words



4.7.1 CONFIG1

Name:	CONFIG1
Offset:	0x300000

Configuration Word 1

Oscillators

Bit	15	14	13	12	11	10	9	8
			FCMEN		CSWEN			CLKOUTEN
Access			R/W		R/W			R/W
Reset			1		1			1
Bit	7	6	5	4	3	2	1	0
[RSTOSC[2:0]				FEXTOSC[2:0]	
Access		R/W	R/W	R/W		R/W	R/W	R/W
Reset		1	1	1		1	1	1

Bit 13 – FCMEN Fail-Safe Clock Monitor Enable bit

Value	Description
1	Fail-Safe Clock Monitor enabled
0	Fail-Safe Clock Monitor disabled

Bit 11 – CSWEN Clock Switch Enable bit

Value	Description
1	Writing to NOSC and NDIV is allowed
0	The NOSC and NDIV bits cannot be changed by user software

Bit 8 – CLKOUTEN Clock Out Enable bit

If FEXTOSC = HS, XT, LP, then this bit is ignored. Otherwise:

Value	Description
1	CLKOUT function is disabled; I/O function on OSC2
0	CLKOUT function is enabled; F _{OSC} /4 clock appears at OSC2

Bits 6:4 - RSTOSC[2:0] Power-up Default Value for COSC bits

This value is the Reset default value for COSC and selects the oscillator first used by user software. Refer to COSC operation.

Value	Description
111	EXTOSC operating per FEXTOSC bits (device manufacturing default)
110	HFINTOSC with HFFRQ = 4 MHz and CDIV = 4:1
101	LFINTOSC
100	SOSC
011	Reserved
010	EXTOSC with 4x PLL, with EXTOSC operating per FEXTOSC bits
001	Reserved
000	HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1. Resets COSC/NOSC to b'110'.

Bits 2:0 – FEXTOSC[2:0] FEXTOSC External Oscillator Mode Selection bits

Value	Description
111	ECH (external clock) above 16MHz
110	ECM (external clock) for 500 kHz to 16MHz



Value	Description
101	ECL (external clock) below 500 kHz
100	Oscillator not enabled
011	Reserved (do not use)
010	HS (crystal oscillator) above 4 MHz
001	XT (crystal oscillator) above 500 kHz, below 4 MHz
000	LP (crystal oscillator) optimized for 32.768 kHz

Related Links

OSCFRQ OSCCON2



4.7.2 CONFIG2

Name:	CONFIG2
Offset:	0x300002

Configuration Word 2

Supervisor

Bit	15	14	13	12	11	10	9	8
	XINST		DEBUG	STVREN	PPS1WAY	ZCD	BOR	/[1:0]
Access	R/W		R/W	R/W	R/W	R/W	R/W	R/W
Reset	1		1	1	1	1	1	1
Bit	7	6	5	4	3	2	1	0
	BORE	N[1:0]	LPBOREN				PWRTE	MCLRE
Access	R/W	R/W	R/W				R/W	R/W
Reset	0	1	1				1	1

Bit 15 – XINST Extended Instruction Set Enable bit

Value	Description
1	Extended Instruction Set and Indexed Addressing mode disabled (Legacy mode)
0	Extended Instruction Set and Indexed Addressing mode enabled

Bit 13 - DEBUG Debugger Enable bit

Value	Description
1	Background debugger disabled
0	Background debugger enabled

Bit 12 – STVREN Stack Overflow/Underflow Reset Enable bit

Value	Description
1	Stack Overflow or Underflow will cause a Reset
0	Stack Overflow or Underflow will not cause a Reset

Bit 11 – PPS1WAY PPSLOCKED bit One-Way Set Enable bit

Value	Description
1	The PPSLOCKED bit can only be set once after an unlocking sequence is executed; once PPSLOCK is set, all future changes to PPS registers are prevented
0	The PPSLOCKED bit can be set and cleared as needed (provided an unlocking sequence is executed)

Bit 10 – ZCD ZCD Disable bit

Value	Description
1	ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
0	ZCD always enabled, PMDx[ZCDMD] bit is ignored

Bits 9:8 – BORV[1:0] Brown-out Reset Voltage Selection bit PIC18F device:

Value	Description
11	Brown-out Reset Voltage (V _{BOR}) set to 2.45V
10	Brown-out Reset Voltage (V _{BOR}) set to 2.45V
01	Brown-out Reset Voltage (V _{BOR}) set to 2.7V
00	Brown-out Reset Voltage (V _{BOR}) set to 2.85V



PIC18LF device:

Value	Description
11	Brown-out Reset Voltage (V _{BOR}) set to 1.90V
10	Brown-out Reset Voltage (V _{BOR}) set to 2.45V
01	Brown-out Reset Voltage (V _{BOR}) set to 2.7V
00	Brown-out Reset Voltage (V _{BOR}) set to 2.85V

Bits 7:6 – BOREN[1:0] Brown-out Reset Enable bits When enabled, Brown-out Reset Voltage (V_{BOR}) is set by BORV bit

Value	Description
11	Brown-out Reset enabled, SBOREN bit is ignored
10	Brown-out Reset enabled while running, disabled in Sleep; SBOREN is ignored
01	Brown-out Reset enabled according to SBOREN
00	Brown-out Reset disabled

Bit 5 – LPBOREN Low-Power BOR Enable bit

Value	Description
1	Low-Power Brown-out Reset is disabled
0	Low-Power Brown-out Reset is enabled

Bit 1 – PWRTE Power-up Timer Enable bit

Value	Description
1	PWRT disabled
0	PWRT enabled

Bit 0 – MCLRE Master Clear (MCLR) Enable bit

Value	Condition	Description
х	If LVP = 1	RE3 pin function is MCLR
1	If LVP = 0	MCLR pin is MCLR
0	If LVP = 0	MCLR pin function is port defined function



4.7.3 CONFIG3

Name:	CONFIG3
Offset:	0x300004

Configuration Word 3

Windowed Watchdog Timer

Bit	15	14	13	12	11	10	9	8
				WDTCCS[2:0]		WDTCWS[2:0]		
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			1	1	1	1	1	1
Bit	7	6	5	4	3	2	1	0
ſ		WDTE	[1:0]		WDTCPS[4:0]			
Access		R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset		1	1	1	1	1	1	1

Bits 13:11 - WDTCCS[2:0] WDT Input Clock Selector bits

Value	Condition	Description
х	WDTE = 00	These bits have no effect
111	WDTE ≠ 00	Software Control
110 to 010	WDTE ≠ 00	Reserved (Default to LFINTOSC)
001	WDTE ≠ 00	WDT reference clock is the 31.25 kHz MFINTOSC
000	WDTE ≠ 00	WDT reference clock is the 31.0 kHz LFINTOSC (default value)

Bits 10:8 - WDTCWS[2:0] WDT Window Select bits

		WDTCON1[WINDO	OW] at POR	Software Control of	
WDTCWS	Value	Window Delay Percent of Time	Window Opening Percent of Time	Software Control of WINDOW	Keyed Access Required?
111	111	n/a	100	Yes	No
110	110	n/a	100		
101	101	25	75		
100	100	37.5	62.5		
011	011	50	50	No	Yes
010	010	62.5	37.5		
001	001	75	25		
000	000	87.5	12.5		

Bits 6:5 – WDTE[1:0] WDT Operating Mode bits

Value	Description
11	WDT enabled regardless of Sleep; the SEN bit in WDTCON0 is ignored
10	WDT enabled while Sleep = 0, suspended when Sleep = 1; the SEN bit in WDTCON0 is ignored
01	WDT enabled/disabled by the SEN bit in WDTCON0
00	WDT disabled; the SEN bit in WDTCON0 is ignored

Bits 4:0 - WDTCPS[4:0] WDT Period Select bits

		WDTCON0[WDTP		
WDTCPS	WDTCPS Value Divider Ratio		Typical Time-Out (F _{IN} = 31 kHz)	Software Control of WDTPS?
11111	01011	1:65536 2 ¹⁶	2s	Yes



contir	nued				
		WDTCON		at POR	
WDTCPS	Value Divider Ratio		Typical Time-Out (F _{IN} = 31 kHz)	Software Control of WDTPS?	
11110	11110				
		1:32	2 ⁵	1 ms	No
10010	10010	1:8388608	2 ²³	256s	
10001	10001	1:4194304	2 ²²	128s	
10000	10000	1:2097152	2 ²¹	64s	
01111	01111	1:1048576	2 ²⁰	32s	
01110	01110	1:524299	2 ¹⁹	16s	
01101	01101	1:262144	2 ¹⁸	8s	
01100	01100	1:131072	2 ¹⁷	4s	
01011	01011	1:65536	2 ¹⁶	2s	
01010	01010	1:32768	2 ¹⁵	1s	
01001	01001	1:16384	2 ¹⁴	512 ms	No
01000	01000	1:8192	2 ¹³	256 ms	
00111	00111	1:4096	2 ¹²	128 ms	
00110	00110	1:2048	2 ¹¹	64 ms	
00101	00101	1:1024	2 ¹⁰	32 ms	
00100	00100	1:512	2 ⁹	16 ms	
00011	00011	1:256	2 ⁸	8 ms	
00010	00010	1:128	27	4 ms	
00001	00001	1:64	2 ⁶	2 ms	
00000	00000	1:32	2 ⁵	1 ms	



4.7.4 CONFIG4

Name:	CONFIG4
Offset:	0x300006

Configuration Word 4

Memory Write Protection

Bit	15	14	13	12	11	10	9	8
			LVP	SCANE		WRTD	WRTB	WRTC
Access		•	R/W	R/W		R/W	R/W	R/W
Reset			1	1		1	1	1
Bit	7	6	5	4	3	2	1	0
	WRT7	WRT6	WRT5	WRT4	WRT3	WRT2	WRT1	WRT0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

Bit 13 – LVP Low-Voltage Programming Enable bit

The LVP bit cannot be written (to zero) while operating from the LVP programming interface. The purpose of this rule is to prevent the user from dropping out of LVP mode while programming from LVP mode, or accidentally eliminating LVP mode from the Configuration state.

Value	Description
1	Low-voltage programming enabled. MCLR/V _{PP} pin function is MCLR. MCLRE Configuration bit is ignored.
0	HV on MCLR/V _{PP} must be used for programming

Bit 12 – SCANE Scanner Enable bit

Value	Description
1	Scanner module is available for use, PMD0[SCANMD] bit enables the module
0	Scanner module is NOT available for use, PMD0[SCANMD] bit is ignored

Bit 10 – WRTD Data EEPROM Write Protection bit

Value	Description
1	Data EEPROM NOT write-protected
0	Data EEPROM write-protected

Bit 9 – WRTB Boot Block Write Protection bit

Value	Description
1	Boot Block NOT write-protected
0	Boot Block write-protected

Bit 8 – WRTC Configuration Register Write Protection bit

Value	Description
1	Configuration Registers NOT write-protected
0	Configuration Registers write-protected

Bits 0, 1, 2, 3, 4, 5, 6, 7 – WRTn User NVM Self-Write Protection bits

Value	Description
1	Corresponding Memory Block NOT write-protected
0	Corresponding Memory Block write-protected



Related Links Program Memory Organization



4.7.5 CONFIG5

	Name: Offset:	CONFIG5 0x300008									
	Configuration Word 5										
	Code Protection										
Bit	15	14	13	12	11	10	9	8			
Access Reset											
Bit	7	6	5	4	3	2	1	0			
							CPD	CP			
Access							RO	RO			
Reset							1	1			

Bit 1 – CPD Data NVM (DFM) Memory Code Protection bit

Value	Description
1	Data NVM code protection disabled
0	Data NVM code protection enabled

Bit 0 – CP User NVM Program Memory Code Protection bit

Value	Description
1	User NVM code protection disabled
0	User NVM code protection enabled



4.7.6 CONFIG6

Name:	CONFIG6
Offset:	0x30000A

Configuration Word 6

Memory Read Protection

	9	8
	EBTRB	
	R/W	
	1	
2	1	0
EBTR2	EBTR1	EBTRO
R/W	R/W	R/W
1	1	1
		EBTRB R/W 1 2 EBTR2 EBTR1

Bit 9 – EBTRB Table Read Protection bit

Value	Description
1	Memory Boot Block not protected from table reads executed in other blocks
0	Memory Boot Block protected from table reads executed in other blocks

Bits 0, 1, 2, 3, 4, 5, 6, 7 – EBTRn Table Read Protection bits

Value	Description
1	Corresponding Memory Block not protected from table reads executed in other blocks
0	Corresponding Memory Block protected from table reads executed in other blocks

Related Links

Program Memory Organization



4.8 Register Summary - Device and Revision

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0	
0x00 	Reserved										
0x3FFFFB											
0x3FFFFC	REVISION ID	7:0	MJRRE	V[1:0]		MNRREV[5:0]					
UXSFFFFC	REVISION ID	15:8	1010[3:0] MJRREV[5:2]								
0x3FFFFE	DEVICE ID	7:0			DEV[7:0]						
UXSFFFFL	DEVICE ID	15:8	DEV[15:8]								

4.9 Register Definitions: Device and Revision



4.9.1 DEVICE ID

Name:	DEVICE ID
Offset:	0x3FFFFE

Device ID Register

Bit	15	14	13	12	11	10	9	8	
				DEV[15:8]				
Access	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	q	q	q	q	q	q	q	q	
Bit	7	6	5	4	3	2	1	0	
	DEV[7:0]								
Access	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	q	q	q	q	q	q	q	q	

Bits 15:0 - DEV[15:0]

Device ID bits

Device	Device ID
PIC18F67K40	6AC0h
PIC18LF67K40	6B20h



4.9.2 REVISION ID

Name:	REVISION ID
Offset:	0x3FFFFC

Revision ID Register

Bit	15	14	13	12	11	10	9	8	
		1010[3:0]		MJRREV[5:2]				
Access	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	1	0	1	0	q	q	q	q	
Bit	7	6	5	Л	2	2	1	0	
	7 6 5 4 MJRREV[1:0]				MNRR	0			
Access	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	q	q	q	q	q	q	q	q	

Bits 15:12 – 1010[3:0] Read as '1010'

These bits are fixed with value '1010' for all devices in this family.

Bits 11:6 – MJRREV[5:0] Major Revision ID bits

These bits are used to identify a major revision. A major revision is indicated by an all-layer revision (A0, B0, C0, etc.). Revision $A = b'00\ 0000'$

Bits 5:0 – MNRREV[5:0] Minor Revision ID bits

These bits are used to identify a minor revision.



5. OSC - Oscillator Module

5.1 Overview

The oscillator module has multiple clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz-crystal resonators and ceramic resonators. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, ECH, ECM, ECL) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources.

The RSTOSC bits of Configuration Word 1 determine the type of oscillator that will be used when the device runs after Reset, including when it is first powered up.

If an external clock source is selected, the FEXTOSC bits of Configuration Word 1 must be used in conjunction with the RSTOSC bits to select the External Clock mode.


The external oscillator module can be configured in one of the following clock modes, by setting the FEXTOSC[2:0] bits of Configuration Word 1:

- ECL External Clock Low-Power mode (below 500kHz)
- ECM External Clock Medium Power mode (500kHz to 16MHz)
- ECH External Clock High-Power mode (above 16MHz)
- LP 32 kHz Low-Power Crystal mode
- XT Medium Gain Crystal or Ceramic Resonator Oscillator mode (between 500 kHz and 4 MHz)
- HS High Gain Crystal or Ceramic Resonator mode (above 4 MHz)

The ECH, ECM, and ECL Clock modes rely on an external logic level signal as the device clock source. The LP, XT, and HS Clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The internal oscillator block produces low and high-frequency clock sources, designated LFINTOSC and HFINTOSC. Multiple device clock frequencies may be derived from these clock sources.



Figure 5-1. Simplified PIC MCU Clock Source Block Diagram



Related Links

CONFIG1

5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (ECH, ECM, ECL mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes).

Internal clock sources are contained within the oscillator module. The internal oscillator block has two internal oscillators that are used to generate internal system clock sources. The High-Frequency Internal Oscillator (HFINTOSC) can produce 1, 2, 4, 8, 12, 16, 32, 48 and 64 MHz clock. The frequency can be controlled through the OSCFRQ register. The Low-Frequency Internal Oscillator (LFINTOSC) generates a fixed 31 kHz frequency.

A 4x PLL is provided that can be used in conjunction with the external clock.

The system clock can be selected between external or internal clock sources via the NOSC bits. The system clock can be made available on the OSC2/CLKOUT pin for any of the modes that do not use the OSC2 pin. The clock out functionality is governed by the $\overline{\text{CLKOUTEN}}$ bit in the CONFIG1H register. If enabled, the clock out signal is always at a frequency of $F_{OSC}/4$.

Related Links OSCFRQ 4x PLL Clock Switching



5.2.1 External Clock Sources

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the RSTOSC[2:0] and FEXTOSC[2:0] bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the NOSC[2:0] and NDIV[3:0] bits to switch the system clock source.

Related Links

Clock Switching

5.2.1.1 EC Mode


The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. The following figure shows the pin connections for EC mode.

EC mode has three power modes to select from through Configuration Words:

- ECH High power, above 16MHz
- ECM Medium power, 500kHz to 16MHz
- ECL Low power, below 500kHz

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC^{*} MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

Figure 5-2. External Clock (EC) Mode Operation



Note:

1. Output depends upon CLKOUTEN bit of the Configuration Words (CONFIG1H).

5.2.1.2 LP, XT, HS Modes

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 5-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).


XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification (between 100 kHz - 4 MHz).

HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting (above 4 MHz).



Figure 5-3 and Figure 5-4 show typical circuits for quartz crystal and ceramic resonators, respectively.


Figure 5-3. Quartz Crystal Operation (LP, XT or HS Mode)



Notes:

- 1. A series resistor (R_S) may be required for quartz crystals with low drive level.
- 2. The value of R_F varies with the Oscillator mode selected (typically between 2 M Ω to 10 M Ω).

Figure 5-4. Ceramic Resonator Operation (XT or HS Mode)



Notes:

- 1. A series resistor (R_S) may be required for ceramic resonators with low drive level.
- 2. The value of R_F varies with the Oscillator mode selected (typically between 2 M Ω to 10 M Ω).
- 3. An additional parallel feedback resistor (R_P) may be required for proper ceramic resonator operation.

5.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR), or a wake-up from Sleep. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

5.2.1.4 4x PLL

The oscillator module contains a 4x PLL that can be used with the external clock sources to provide a system clock source. The input frequency for the PLL must fall within specifications.

The PLL can be enabled for use by one of two methods:

1. Program the RSTOSC bits in the Configuration Word 1 to '010' (enable EXTOSC with 4x PLL).



2. Write the NOSC bits to '010' (enable EXTOSC with 4x PLL).


Related Links

PLL Specifications

5.2.1.5 Secondary Oscillator

The secondary oscillator is a separate oscillator block that can be used as an alternate system clock source. The secondary oscillator is optimized for 32.768 kHz, and can be used with an external crystal oscillator connected to the SOSCI and SOSCO device pins, or an external clock source connected to the SOSCIN pin. The secondary oscillator can be selected during run-time using clock switching.

Figure 5-5. Quartz Crystal Operation (Secondary Oscillator)



Related Links

Clock Switching

5.2.2 Internal Clock Sources

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the RSTOSC[2:0] bits in Configuration Words to select the INTOSC clock as the default system clock upon a device Reset.
- Write the NOSC[2:0] bits to switch the system clock source to the internal oscillator during run-time.

In INTOSC mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT is available for general purpose I/O or CLKOUT.

The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

The internal oscillator block has two independent oscillators that can produce two internal system clock sources.

- 1. The **HFINTOSC** (High-Frequency Internal Oscillator) is factory-calibrated and operates from 1 to 64 MHz. The frequency of HFINTOSC can be selected through the OSCFRQ Frequency Selection register, and fine-tuning can be done via the OSCTUNE register.
- 2. The **LFINTOSC** (Low-Frequency Internal Oscillator) is factory-calibrated and operates at 31 kHz.

Related Links Clock Switching OSCFRQ OSCTUNE



5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a precision digitally-controlled internal clock source that produces a stable clock up to 64 MHz. The HFINTOSC can be enabled through one of the following methods:

- Programming the RSTOSC bits in Configuration Word 1 to '110' (F_{OSC} = 1 MHz) or '000' (F_{OSC} = 64 MHz) to set the oscillator upon device Power-up or Reset.
- Write to the NOSC bits during run-time.

The HFINTOSC frequency can be selected by setting the HFFRQ bits.

The NDIV bits allow for division of the HFINTOSC output from a range between 1:1 and 1:512.

Related Links

Clock Switching

5.2.2.2 MFINTOSC

The module provides two (500 kHz and 31.25 kHz) constant clock outputs. These clocks are digital divisors of the HFINTOSC clock. Dynamic divider logic is used to provide constant MFINTOSC clock rates for all settings of HFINTOSC.

The MFINTOSC cannot be used to drive the system but it is used to clock certain modules such as the Timers and WWDT.

5.2.2.3 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is a factory-calibrated 31 kHz internal clock source.

The LFINTOSC is the frequency for the Power-up Timer (PWRT), Windowed Watchdog Timer (WWDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled through one of the following methods:

- Programming the RSTOSC[2:0] bits of Configuration Word 1 to enable LFINTOSC.
- Write to the NOSC[2:0] bits during run-time.

Related Links

Clock Switching

5.2.2.4 ADCRC (also referred to as FRC)

The ADCRC is an oscillator dedicated to the ADCC module. The ADCRC oscillator can be manually enabled using the ADOEN bit. The ADCRC runs at a fixed frequency of 600 kHz. ADCRC is automatically enabled if it is selected as the clock source for the ADCC module.

5.2.3 Oscillator Status and Adjustments

5.2.3.1 Internal Oscillator Frequency Adjustment

The internal oscillator is factory-calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), WWDT, Fail-Safe Clock Monitor (FSCM) and peripherals, are not affected by the change in frequency.

The default value of the OSCTUNE register is 00h. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.



Related Links

5.2.3.2 Oscillator Status and Manual Enable

The Ready status of each oscillator (including the ADCRC oscillator) is displayed in OSCSTAT. The oscillators (but not the PLL) may be explicitly enabled through OSCEN.

Related Links

OSCSTAT OSCEN

5.2.3.3 HFOR and MFOR Bits

The HFOR and MFOR bits indicate that the HFINTOSC and MFINTOSC is ready. These clocks are always valid for use at all times, but only accurate after they are ready.

When a new value is loaded into the OSCFRQ register, the HFOR and MFOR bits will clear, and set again when the oscillator is ready. During pending OSCFRQ changes the MFINTOSC clock will stall at a high or a low state, until the HFINTOSC resumes operation.

5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the New Oscillator Source (NOSC) bits. The following clock sources can be selected using the following:

- External oscillator
- Internal Oscillator Block (INTOSC)

Important: The Clock Switch Enable bit in Configuration Word 1 can be used to enable or disable the clock switching capability. When cleared, the NOSC and NDIV bits cannot be changed by user software. When set, writing to NOSC and NDIV is allowed and switches the clock frequency.

5.3.1 New Oscillator Source (NOSC) and New Divider Selection Request (NDIV) Bits

The New Oscillator Source (NOSC) and New Divider Selection Request (NDIV) bits select the system clock source and frequency that are used for the CPU and peripherals.

When new values of NOSC and NDIV are written to OSCCON1, the current oscillator selection will continue to operate while waiting for the new clock source to indicate that it is stable and ready. In some cases, the newly requested source may already be in use, and is ready immediately. In the case of a divider-only change, the new and old sources are the same, so the source will be ready immediately. The device may enter Sleep while waiting for the switch.

When the new oscillator is ready, the New Oscillator Ready (NOSCR) bit is set and also the Clock Switch Interrupt Flag (CSWIF) bit of PIR1 sets. If Clock Switch Interrupts are enabled (CSWIE = 1), an interrupt will be generated at that time. The Oscillator Ready (ORDY) bit can also be polled to determine when the oscillator is ready in lieu of an interrupt.

Important: The CSWIF interrupt will not wake the system from Sleep.

If the Clock Switch Hold (CSWHOLD) bit is clear, the oscillator switch will occur when the New Oscillator is Ready bit (NOSCR) is set, and the interrupt (if enabled) will be serviced at the new oscillator setting.



If CSWHOLD is set, the oscillator switch is suspended, while execution continues using the current (old) clock source. When the NOSCR bit is set, software will:

- Set CSWHOLD = 0 so the switch can complete, or
- Copy COSC into NOSC to abandon the switch.

If DOZE is in effect, the switch occurs on the next clock cycle, whether or not the CPU is operating during that cycle.

Changing the clock post-divider without changing the clock source (i.e., changing F_{OSC} from 1 MHz to 2 MHz) is handled in the same manner as a clock source change, as described previously. The clock source will already be active, so the switch is relatively quick. CSWHOLD must be clear (CSWHOLD = 0) for the switch to complete.

The current COSC and CDIV are indicated in the OSCCON2 register up to the moment when the switch actually occurs, at which time OSCCON2 is updated and ORDY is set. NOSCR is cleared by hardware to indicate that the switch is complete.


Related Links

Clock Switch and Sleep

5.3.2 PLL Input Switch

Switching between the PLL and any non-PLL source is managed as described above. The input to the PLL is established when NOSC selects the PLL, and maintained by the COSC setting.

When NOSC and COSC select the PLL with different input sources, the system continues to run using the COSC setting, and the new source is enabled per NOSC. When the new oscillator is ready (and CSWHOLD = 0), system operation is suspended while the PLL input is switched and the PLL acquires lock. This provides a truly glitch-free clock switch operation.



5.3.3 Clock Switch and Sleep


If OSCCON1 is written with a new value and the device is put to Sleep before the switch completes, the switch will not take place and the device will enter Sleep mode.

When the device wakes from Sleep and the CSWHOLD bit is clear, the device will wake with the 'new' clock active, and the Clock Switch Interrupt Flag (CSWIF) bit will be set.

When the device wakes from Sleep and the CSWHOLD bit is set, the device will wake with the 'old' clock active and the new clock will be requested again.




Figure 5-6. Clock Switch (CSWHOLD = 0)



Notes:

- 1. CSWIF is asserted coincident with NOSCR; interrupt is serviced at OSC #2 speed.
- 2. The assertion of NOSCR is hidden from the user because it appears only for the duration of the switch.

Figure 5-7. Clock Switch (CSWHOLD = 1)




Note:

 CSWIF is asserted coincident with NOSCR, and may be cleared before or after clearing CSWHOLD = 0.



Figure 5-8. Clock Switch Abandoned




Notes:

- 1. CSWIF may be cleared before or after rewriting OSCCON1; CSWIF is not automatically cleared.
- 2. ORDY = 0 if OSCCON1 does not match OSCCON2; a new switch will begin.

5.4 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating if the external oscillator fails. The FSCM is enabled by setting the FCMEN bit in the Configuration Word 1. The FSCM is applicable to all external Oscillator modes (LP, XT, HS, ECL/M/H and Secondary Oscillator).

Figure 5-9. FSCM Block Diagram



5.4.1 Fail-Safe Detection

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 5-9. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the external clock goes low.

5.4.2 Fail-Safe Operation

When the external clock fails, the FSCM overwrites the COSC bits to select HFINTOSC (3`b110). The frequency of HFINTOSC is determined by the previous state of the HFFRQ bits and the NDIV/CDIV bits. The bit flag OSCFIF of the PIR1 register is set. Setting this flag will generate an interrupt if the OSCFIE bit of the PIE1 register is also set. The device firmware can then take steps to mitigate the



problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation, by writing to the NOSC and NDIV bits.

5.4.3 Fail-Safe Condition Clearing

The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or changing the NOSC and NDIV bits of the OSCCON1 register. When switching to the external oscillator or external oscillator with PLL, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON1. When the OST times out, the Fail-Safe condition is cleared after successfully switching to the external clock source. The OSFIF bit must be cleared prior to switching to the external clock source. If the Fail-Safe condition still exists, the OSFIF flag will again be set by hardware.

5.4.4 Reset or Wake-up from Sleep

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. Therefore, the device will always be executing code while the OST is operating when using one of the EC modes.




Figure 5-10. FSCM Timing Diagram

Note: The system clock is normally at a much higher frequency than the sample clock. The relative frequencies in this example have been chosen for clarity.



5.5 Register Summary - OSC

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0E42										
0x0E43	OSCCON1	7:0		NOSC[2:0] NDIV[3:0]						
0x0E44	OSCCON2	7:0			COSC[2:0]		CDIV[3:0]			
0x0E45	OSCCON3	7:0	CSWHOLD	SOSCPWR		ORDY	NOSCR			
0x0E46	OSCSTAT	7:0	EXTOR	HFOR	MFOR	LFOR	SOR	ADOR		PLLR
0x0E47	OSCEN	7:0	EXTOEN	HFOEN	MFOEN	LFOEN	SOSCEN	ADOEN		
0x0E48	OSCTUNE	7:0			HFTUN[5:0]					
0x0E49	OSCFRQ	7:0			HFFRQ[3:0]					

5.6 Register Definitions: Oscillator Control



5.6.1 OSCCON1

Name:	OSCCON1
Offset:	0xE43

Oscillator Control Register1

Bit	7	6	5	4	3	2	1	0
ſ			NOSC[2:0]			NDIV	/[3:0]	
Access		R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset		f	f	f	f	f	f	f

Bits 6:4 – NOSC[2:0] New Oscillator Source Request bits^(1,2,3)

The setting requests a source oscillator and PLL combination per Table 5-2.

Table 5-1. Default Oscillator Settings

	SFR R	leset Values (fff ffff)		
CONFIG1[RSTOSC]	NOSC/COSC	NDIV/CDIV	OSCFRQ	Initial F _{OSC} Frequency
111	111	0000		EXTOSC per FEXTOSC
110	110	0010	4 MHz	F _{OSC} = 1 MHz (4 MHz/4)
101	101	0000	4 101112	LFINTOSC
100	100	0000		SOSC
011			Reserved	
010	010	0000	4 MHz	EXTOSC + 4xPLL ⁽⁴⁾
001				
000	110	0000	64 MHz	F _{OSC} = 64 MHz

Table 5-2. NOSC Bit Settings

NOSC[2:0]	Clock Source
111	EXTOSC ⁽⁵⁾
110	HFINTOSC ⁽⁶⁾
101	LFINTOSC
100	SOSC
011	Reserved
010	EXTOSC + 4x PLL ⁽⁷⁾
001	Reserved
000	Reserved

Bits 3:0 – NDIV[3:0] New Divider Selection Request bits^(2,3)

The setting determines the new postscaler division ratio per Table 5-3.

Table 5-3. NDIV Bit Settings

NDIV[3:0]	Clock Divider
1111-1010	Reserved
1001	512
1000	256
0111	128
0110	64
0101	32
0100	16
0011	8
0010	4
0001	2
0000	1



Notes:

- 1. The default value (f/f) is determined by the CONFIG1[RSTOSC] Configuration bits. See Table 5-1.
- 2. If NOSC is written with a reserved value (Table 5-2), the operation is ignored and NOSC is not written.
- 3. When CONFIG1[CSWEN] = 0, this register is read-only and cannot be changed from the POR value.
- 4. EXTOSC must meet the PLL specifications.
- 5. EXTOSC configured by CONFIG1[FEXTOSC].
- 6. HFINTOSC frequency is set with the HFFRQ bits.
- 7. EXTOSC must meet the PLL specifications.

Related Links

CONFIG1 PLL Specifications



5.6.2 OSCCON2

Name: OSCCON2 Offset: 0xE44

Oscillator Control Register 2

Bit	7	6	5	4	3	2	1	0
			COSC[2:0]			CDIV	'[3:0]	
Access		R	R	R	R	R	R	R
Reset		q	q	q	q	q	q	q

Bits 6:4 – COSC[2:0] Current Oscillator Source Select bits (read-only)^(1,2) Indicates the current source oscillator and PLL combination, as shown in the following table.

Table 5-4. COSC Bit Settings

COSC/NOSC	Clock Source
2030/11030	
111	EXTOSC ⁽³⁾
110	HFINTOSC ⁽⁴⁾
101	LFINTOSC
100	SOSC
011	Reserved
010	EXTOSC + 4x PLL ⁽⁵⁾
001	Reserved
000	Reserved

Bits 3:0 – CDIV[3:0] Current Divider Select bits (read-only)^(1,2)

Indicates the current postscaler division ratio, as shown in the following table.

Table 5-5. CDIV Bit Settings

CDIV/NDIV	Clock Divider
1111-1010	Reserved
1001	512
1000	256
0111	128
0110	64
0101	32
0100	16
0011	8
0010	4
0001	2
0000	1

Notes:

- 1. The POR value is the value present when user code execution begins.
- 2. The Reset value (q/q) is the same as the NOSC/NDIV bits.
- 3. EXTOSC configured by the CONFIG1[FEXTOSC] bits.
- 4. HFINTOSC frequency is set with the HFFRQ bits.
- 5. EXTOSC must meet the PLL specifications.

Related Links

CONFIG1 PLL Specifications



5.6.3 OSCCON3

Name:OSCCON3Offset:0xE45

Oscillator Control Register 3

Bit	7	6	5	4	3	2	1	0
	CSWHOLD	SOSCPWR		ORDY	NOSCR			
Access	R/W/HC	R/W		RO	RO			
Reset	0	0		0	0			

Bit 7 – CSWHOLD Clock Switch Hold bit

Value	Description
1	Clock switch will hold (with interrupt) when the oscillator selected by NOSC is ready
0	Clock switch may proceed when the oscillator selected by NOSC is ready; when NOSCR becomes '1', the switch will occur

Bit 6 – SOSCPWR Secondary Oscillator Power Mode Select bit

Value	Description
1	Secondary oscillator operating in High Power mode
0	Secondary oscillator operating in Low Power mode

Bit 4 – ORDY Oscillator Ready bit (read-only)

Value	Description
1	OSCCON1 = OSCCON2; the current system clock is the clock specified by NOSC
0	A clock switch is in progress

Bit 3 – NOSCR New Oscillator is Ready bit (read-only)⁽¹⁾

Value	Description
1	A clock switch is in progress and the oscillator selected by NOSC indicates a Ready condition
0	A clock switch is not in progress, or the NOSC-selected oscillator is not yet ready

Note:

1. If CSWHOLD = 0, the user may not see this bit set because the bit is set for less than one instruction cycle.



5.6.4 OSCSTAT

Name:	OSCSTAT
Offset:	0xE46

Oscillator Status Register 1

Bit	7	6	5	4	3	2	1	0
	EXTOR	HFOR	MFOR	LFOR	SOR	ADOR		PLLR
Access	RO	RO	RO	RO	RO	RO		RO
Reset	q	q	q	q	q	q		q

Bit 7 – EXTOR EXTOSC (external) Oscillator Ready bit

Value	Description
1	The oscillator is ready to be used
0	The oscillator is not enabled, or is not yet ready to be used

Bit 6 – HFOR HFINTOSC Oscillator Ready bit

Value	Description
1	The oscillator is ready to be used
0	The oscillator is not enabled, or is not yet ready to be used

Bit 5 – MFOR MFINTOSC Oscillator Ready bit

Value	Description
1	The oscillator is ready to be used
0	The oscillator is not enabled, or is not yet ready to be used

Bit 4 – LFOR LFINTOSC Oscillator Ready bit

Value	Description
1	The oscillator is ready to be used
0	The oscillator is not enabled, or is not yet ready to be used

Bit 3 – SOR Secondary (Timer1) Oscillator Ready bit

Value	Description
1	The oscillator is ready to be used
0	The oscillator is not enabled, or is not yet ready to be used

Bit 2 – ADOR ADC Oscillator Ready bit

V	alue	Description
1		The oscillator is ready to be used
0)	The oscillator is not enabled, or is not yet ready to be used

Bit 0 – PLLR PLL Ready bit

Value	Description
1	The PLL is ready to be used
0	The PLL is not enabled, the required input source is not ready, or the PLL is not locked



5.6.5 OSCFRQ

Name: OSCFRQ Offset: 0xE49

HFINTOSC Frequency Selection Register

Bit	7	6	5	4	3	2	1	0
						HFFR	Q[3:0]	
Access					R/W	R/W	R/W	R/W
Reset					q	q	q	q

Bits 3:0 - HFFRQ[3:0] HFINTOSC Frequency Selection bits

HFFRQ	Nominal Freq (MHz)				
1001					
1010					
1111					
1110	Reserved				
1101					
1100					
1011					
1000(1)	64				
0111	48				
0110	32				
0101	16				
0100	12				
0011	8				
0010(1)	4				
0001	2				
0000	1				

Note:

1. Refer to Table 5-1 for more information.



5.6.6 OSCTUNE

Name:OSCTUNEOffset:0xE48

HFINTOSC Tuning Register

Bit	7	6	5	4	3	2	1	0
					HFTU	N[5:0]		
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0

Bits 5:0 – HFTUN[5:0] HFINTOSC Frequency Tuning bits

Value	Description
01 1111	Maximum frequency
00 0000	Center frequency. Oscillator module is running at the calibrated frequency (default value).
10 0000	Minimum frequency



5.6.7 OSCEN

Name:	OSCEN
Offset:	0xE47

Oscillator Manual Enable Register

Bit	7	6	5	4	3	2	1	0
	EXTOEN	HFOEN	MFOEN	LFOEN	SOSCEN	ADOEN		
Access	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0		

Bit 7 – EXTOEN External Oscillator Manual Request Enable bit

Value	Description
1	EXTOSC is explicitly enabled, operating as specified by CONFIG1[FEXTOSC]
0	EXTOSC is only enabled if requested by a peripheral

Bit 6 – HFOEN HFINTOSC Oscillator Manual Request Enable bit

Value	Description
1	HFINTOSC is explicitly enabled, operating as specified by OSCFRQ
0	HFINTOSC is only enabled if requested by a peripheral

Bit 5 – MFOEN MFINTOSC (500 kHz/31.25 kHz) Oscillator Manual Request Enable bit (Derived from HFINTOSC)

Value	Description
1	MFINTOSC is explicitly enabled
0	MFINTOSC is only enabled if requested by a peripheral

Bit 4 – LFOEN LFINTOSC (31 kHz) Oscillator Manual Request Enable bit

Value	Description
1	LFINTOSC is explicitly enabled
0	LFINTOSC is only enabled if requested by a peripheral

Bit 3 – SOSCEN Secondary Oscillator Manual Request Enable bit

Value	Description
1	Secondary Oscillator is explicitly enabled, operating as specified by SOSCPWR
0	Secondary Oscillator is only enabled if requested by a peripheral

Bit 2 – ADOEN ADC Oscillator Manual Request Enable bit

Value	Description
1	ADC oscillator is explicitly enabled
0	ADC oscillator is only enabled if requested by a peripheral



6. **REFCLK - Reference Clock Output Module**

The reference clock output (REFCLK) module provides the ability to send a clock signal to the clock reference output pin (CLKR). The reference clock output can also be routed internally as a signal for other peripherals, such as the Data Signal Modulator (DSM), memory scanner, and timer module.

The reference clock output module has the following features:

- Selectable Clock Source Using the CLKRCLK Register
- Programmable Clock Divider
- Selectable Duty Cycle

Figure 6-1. Clock Reference Block Diagram





Figure 6-2. Clock Reference Timing





6.1 Clock Source

The clock source of the reference clock peripheral is selected with the CLK bits in the CLKRCLK register. The available clock sources are listed below:

- Secondary oscillator
- MFINTOSC
- LFINTOSC
- F_{OSC}

6.1.1 Clock Synchronization

The CLKR output signal is ensured to be glitch-free when the EN bit in the CLKRCON register is set to start the module and enable the CLKR output.

When the reference clock output is disabled, the output signal will be disabled immediately.

Clock dividers and clock duty cycles can be changed while the module is enabled, but doing so may cause glitches to occur on the output. To avoid possible glitches, clock dividers and clock duty cycles may be changed only when the EN bit is clear.

6.2 Programmable Clock Divider

The module takes the clock input and divides it based on the value of the DIV bits.

The following configurations are available:

- Base F_{OSC} value
- F_{OSC} divided by 2
- F_{OSC} divided by 4
- F_{OSC} divided by 8
- F_{OSC} divided by 16
- F_{OSC} divided by 32
- F_{OSC} divided by 64
- F_{OSC} divided by 128

The clock divider values can be changed while the module is enabled. However, to prevent glitches on the output, the DIV bits may be only changed when the module is disabled (EN = 0).

6.3 Selectable Duty Cycle

The DC bits in the CLKRCON register are used to modify the duty cycle of the output clock. A duty cycle of 0%, 25%, 50%, or 75% can be selected for all clock rates when the DIV value is not 000. When DIV = 000, the duty cycle defaults to 50% for all values of DC except 00, in which case the duty cycle is 0% (constant low output).



Important: The DC value at Reset is 10. This makes the default duty cycle 50% and not 0%.

Important: Clock dividers and clock duty cycles can be changed while the module is enabled but doing so may cause glitches to occur on the output. To avoid possible glitches, clock dividers and clock duty cycles may be changed only when the module is disabled (EN = 0).



6.4 Operation in Sleep Mode

The reference clock module continues to operate and provide a signal output in Sleep for all clock source selections except F_{OSC} (CLK = 0).



6.5 Register Summary - Reference CLK

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0F33										
0x0F34	CLKRCON	7:0	EN			DC	[1:0]		DIV[2:0]	
0x0F35	CLKRCLK	7:0							CLK[2:0]	

6.6 Register Definitions: Reference Clock

Related Links

Long Bit Names



6.6.1 CLKRCON

Name: CLKRCON Offset: 0xF34

Reference Clock Control Register

Bit	7	6	5	4	3	2	1	0
	EN			DC[1:0]	DIV[2:0]		
Access	R/W			R/W	R/W	R/W	R/W	R/W
Reset	0			1	0	0	0	0

Bit 7 – EN

Reference Clock Module Enable bit

Value	Description
1	Reference clock module enabled
0	Reference clock module is disabled

Bits 4:3 - DC[1:0]

Reference Clock Duty Cycle bits⁽¹⁾

Value	Description
11	Clock outputs duty cycle of 75%
10	Clock outputs duty cycle of 50%
01	Clock outputs duty cycle of 25%
00	Clock outputs duty cycle of 0%

Bits 2:0 – DIV[2:0]

Reference Clock Divider bits

Value	Description
111	Base clock value divided by 128
110	Base clock value divided by 64
101	Base clock value divided by 32
100	Base clock value divided by 16
011	Base clock value divided by 8
010	Base clock value divided by 4
001	Base clock value divided by 2
000	Base clock value

Note:


1. Bits are valid for reference clock divider values of two or larger, the base clock cannot be further divided.



6.6.2 CLKRCLK

Name: CLKRCLK Offset: 0xF35

Clock Reference Clock Selection MUX



Bits 2:0 - CLK[2:0] CLKR Clock Selection bits

Table 6-1. CLKR Clock Sources

CLK	Clock Source
111	Reserved
110	Reserved
101	Reserved
100	SOSC
011	MFINTOSC (500 kHz)
010	LFINTOSC (31 kHz)
001	HFINTOSC
000	Fosc



7. Power-Saving Operation Modes

The purpose of the Power-Down modes is to reduce power consumption. There are three Power-Down modes:

- Doze mode
- Idle mode
- Sleep mode

7.1 Doze Mode

Doze mode allows for power-saving by reducing CPU operation and program memory (PFM) access, without affecting peripheral operation. Doze mode differs from Sleep mode because the band gap and system oscillators continue to operate, while only the CPU and PFM are affected. The reduced execution saves power by eliminating unnecessary operations within the CPU and memory.

When the Doze Enable bit is set (DOZEN = 1), the CPU executes only one instruction cycle out of every N cycles as defined by the DOZE bits. For example, if DOZE = 001, the instruction cycle ratio is 1:4. The CPU and memory execute for one instruction cycle and then lay Idle for three instruction cycles. During the unused cycles, the peripherals continue to operate at the system clock speed.


7.1.1 Doze Operation

The Doze operation is illustrated in Figure 7-1. For this example:

- Doze enabled (DOZEN = 1)
- DOZE = 001 (1:4) ratio
- Recover-on-Interrupt enabled (ROI = 1)

As with normal operation, the PFM fetches for the next instruction cycle. The Q-clocks to the peripherals continue throughout.

Figure 7-1. Doze Mode Operation Example (DOZE[2:0] = 001, 1:4)



7.1.2 Interrupts During Doze

If an interrupt occurs and the Recover-On-Interrupt bit is clear (ROI = 0) at the time of the interrupt, the Interrupt Service Routine (ISR) continues to execute at the rate selected by DOZE[2:0]. Interrupt latency is extended by the DOZE[2:0] ratio.

If an interrupt occurs and the ROI bit is set (ROI = 1) at the time of the interrupt, the DOZEN bit is cleared and the CPU executes at full speed. The prefetched instruction is executed and then the interrupt vector sequence is executed. In Figure 7-1, the interrupt occurs during the 2^{nd} instruction cycle of the Doze period, and immediately brings the CPU out of Doze. If the Doze-On-Exit (DOE) bit is set (DOE = 1) when the RETFIE operation is executed, DOZEN is set, and the CPU executes at the reduced rate based on the DOZE[2:0] ratio.



Example 7-1. Doze Software

```
//Mainline operation
bool somethingToDo = FALSE:
void main()
initializeSystem();
// DOZE = 64:1 (for example)
// ROI = 1;
GIE = 1; // enable interrupts
while (1)
// If ADC completed, process data
if (somethingToDo)
doSomething();
DOZEN = 1; // resume low-power
// Data interrupt handler
void interrupt()
// DOZEN = 0 because ROI = 1
if (ADIF)
somethingToDo = TRUE;
DOE = 0; // make main() go fast
ADIF = 0;
// else check other interrupts...
if (TMR0IF)
timerTick++;
DOE = 1; // make main() go slow
TMROIF = 0;
```

7.2 Sleep Mode

Sleep mode is entered by executing the SLEEP instruction, while the Idle Enable (IDLEN) bit of the CPUDOZE register is cleared (IDLEN = 0). If the SLEEP instruction is executed while the IDLEN bit is set (IDLEN = 1), the CPU will enter the Idle mode.

Upon entering Sleep mode, the following conditions exist:

- 1. Resets other than WDT are not affected by Sleep mode; WDT will be cleared but keeps running if enabled for operation during Sleep.
- 2. The PD bit of the STATUS register is cleared.
- 3. The $\overline{\text{TO}}$ bit of the STATUS register is set.
- 4. The CPU and the System clocks are disabled.
- 5. 31 kHz LFINTOSC, HFINTOSC and SOSC will remain enabled if any peripheral has requested them as a clock source or if the HFOEN, LFOEN, or SOSCEN bits of the OSCEN register are set.
- 6. ADC is unaffected if the FRC oscillator is selected. When the ADC clock is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains active.
- 7. I/O ports maintain the status they had before SLEEP was executed (driving high, low, or high-impedance) only if no peripheral connected to the I/O port is active.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, consider the following conditions:

I/O pins must not be floating



- External circuitry sinking current from I/O pins
- Internal circuitry sourcing current from I/O pins
- Current draw from pins with internal weak pull-ups
- Modules using any oscillator

I/O pins that are high-impedance inputs need to be pulled to V_{DD} or V_{SS} externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules.

7.2.1 Wake-up from Sleep

The device can wake up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled.
- 2. BOR Reset, if enabled.
- 3. Low-Power Brown-Out Reset (LPBOR), if enabled.
- 4. POR Reset.
- 5. Windowed Watchdog Timer, if enabled.
- 6. All interrupt sources except clock switch interrupt can wake up the part.

The first five events will cause a device Reset. The last one event is considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to the "**Determining the Cause of a Reset**" section.

When the SLEEP instruction is being executed, the next instruction (PC + 2) is prefetched. For the device to wake up through an interrupt event, the corresponding Interrupt Enable bit must be enabled, as well as the Peripheral Interrupt Enable bit (PEIE = 1), for every interrupt not in PIRO. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user will have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

Upon a wake from a Sleep event, the core will wait for a combination of three conditions before beginning execution. The conditions are:

- PFM Ready
- COSC-selected Oscillator Ready
- BOR Ready (unless BOR is disabled)

7.2.2 Wake-up Using Interrupts


When global interrupts are disabled (GIE cleared) and any interrupt source, with the exception of the clock switch interrupt, has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a **SLEEP** instruction
 - The SLEEP instruction will execute as a NOP
 - WDT and WDT prescaler will not be cleared
 - The $\overline{\text{TO}}$ bit of the STATUS register will not be set
 - The PD bit of the STATUS register will not be cleared



- If the interrupt occurs during or after the execution of a SLEEP instruction
 - The **SLEEP** instruction will be completely executed
 - Device will immediately wake up from Sleep
 - WDT and WDT prescaler will be cleared
 - The TO bit of the STATUS register will be set
 - The PD bit of the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.





Notes:

- 1. External clock. High, Medium, Low mode assumed.
- 2. CLKOUT is shown here for timing reference.
- 3. $T_{OST} = 1024 T_{OSC}$. This delay does not apply to EC and INTOSC Oscillator modes.
- 4. GIE = 1 assumed. In this case after wake-up, the processor calls the ISR at 0004h. If GIE = 0, execution will continue in-line.

7.2.3 Low-Power Sleep Mode

The PIC18F67K40 device family contains an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode.

The PIC18F67K40devices allows the user to optimize the operating current in Sleep, depending on the application requirements.

Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register.

7.2.3.1 Sleep Current vs. Wake-up Time

In the default operating mode, the LDO and reference circuitry remain in the normal configuration while in Sleep. The device is able to exit Sleep mode quickly since all circuits remain active. In Low-Power Sleep mode, when waking-up from Sleep, an extra delay time is required for these circuits to return to the normal configuration and stabilize.

The Low-Power Sleep mode is beneficial for applications that stay in Sleep mode for long periods of time. The Normal mode is beneficial for applications that need to wake from Sleep quickly and frequently.



7.2.3.2 Peripheral Usage in Sleep

Some peripherals that can operate in Sleep mode will not operate properly with the Low-Power Sleep mode selected. The Low-Power Sleep mode is intended for use with these peripherals:

- Brown-out Reset (BOR)
- Windowed Watchdog Timer (WWDT)
- External interrupt pin/Interrupt-On-Change pins
- Peripherals that run off external secondary clock source

It is the responsibility of the end user to determine what is acceptable for their application when setting the VREGPM settings in order to ensure operation in Sleep.

Important: The PIC18F67K40 devices do not have a configurable Low-Power Sleep mode. PIC18LF67K40 devices are unregulated and are always in the lowest power state when in Sleep, with no wake-up time penalty. These devices have a lower maximum V_{DD} and I/O voltage than the PIC18F67K40.

7.2.4 Idle Mode

When IDLEN is set (IDLEN = 1), the SLEEP instruction will put the device into Idle mode. In Idle mode, the CPU and memory operations are halted, but the peripheral clocks continue to run. This mode is similar to Doze mode, except that in IDLE both the CPU and PFM are shut off.

Important: If CLKOUTEN is enabled (CLKOUTEN = 0, Configuration Word 1H), the output will continue operating while in Idle.

7.2.4.1 Idle and Interrupts

Idle mode ends when an interrupt occurs (even if GIE = 0), but IDLEN is not changed. The device can re-enter Idle by executing the SLEEP instruction.

If Recover-on-Interrupt is enabled (ROI = 1), the interrupt that brings the device out of Idle also restores full-speed CPU execution when Doze is also enabled.

7.2.4.2 Idle and WWDT

When in Idle, the WWDT Reset is blocked and will instead wake the device. The WWDT wake-up is not an interrupt, therefore ROI does not apply.

Important: The WWDT can bring the device out of Idle, in the same way it brings the device out of Sleep. The DOZEN bit is not affected.

7.3 Peripheral Operation in Power-Saving Modes

All selected clock sources and the peripherals running off them are active in both IDLE and DOZE mode. Only in Sleep mode, both the F_{OSC} and $F_{OSC}/4$ clocks are unavailable. All the other clock sources are active, if enabled manually or through peripheral clock selection before the part enters Sleep.



7.4 Register Summary - Power Savings Control

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0E41										
0x0E42	CPUDOZE	7:0	IDLEN	DOZEN	ROI	DOE			DOZE[2:0]	
0x0E43										
	Reserved									
0x0E49										
0x0E4A	VREGCON	7:0							VREGPM	Reserved

7.5 Register Definitions: Power Savings Control



7.5.1 VREGCON

Name:VREGCONOffset:0xE4A

Voltage Regulator Control Register⁽¹⁾

Bit	7	6	5	4	3	2	1	0
							VREGPM	Reserved
Access			•	•			R/W	R/W
Reset							0	1

Bit 1 – VREGPM Voltage Regulator Power Mode Selection bit

Value	Description
1	Low-Power Sleep mode enabled in Sleep. ⁽²⁾
	Draws lowest current in Sleep, slower wake-up
0	Normal Power mode enabled in Sleep. ⁽²⁾
	Draws higher current in Sleep, faster wake-up

Bit 0 – Reserved Read as '1'. Maintain this bit set.

Notes:

1. F devices only.

2. See "Electrical Specifications" chapter.

Related Links

Electrical Specifications



7.5.2 CPUDOZE

Name:	CPUDOZE
Offset:	0xE42

Doze and Idle Register

Bit	7	6	5	4	3	2	1	0
Γ	IDLEN	DOZEN	ROI	DOE			DOZE[2:0]	
Access	R/W	R/W/HC/HS	R/W	R/W	•	R/W	R/W	R/W
Reset	0	0	0	0		0	0	0

Bit 7 – IDLEN Idle Enable bit

Reset States: POR/BOR = 0

	All Other Resets = u
Value	Description
1	A SLEEP instruction inhibits the CPU clock, but not the peripheral clock(s)
0	A SLEEP instruction places the device into full Sleep mode

Bit 6 – DOZEN

Doze Enable bit⁽¹⁾

Value	Description
1	The CPU executes instruction cycles according to DOZE setting
0	The CPU executes all instruction cycles (fastest, highest power operation)

Bit 5 – ROI Recover-On-Interrupt bit

Value	Description
1	Entering the Interrupt Service Routine (ISR) makes DOZEN = 0, bringing the CPU to full-speed operation
0	Interrupt entry does not change DOZEN

Bit 4 – DOE Doze-On-Exit bit

Value	Description
1	Executing RETFIE makes DOZEN = 1, bringing the CPU to reduced speed operation
0	RETFIE does not change DOZEN

Bits 2:0 - DOZE[2:0] Ratio of CPU Instruction Cycles to Peripheral Instruction Cycles

Value	Description
111	1:256
110	1:128
101	1:64
100	1:32
011	1:16
010	1:8
001	1:4
000	1:2

Note:

1. When ROI = 1 or DOE = 1, DOZEN is changed by hardware interrupt entry and/or exit.



8. PMD - Peripheral Module Disable

The PIC18(L)F67K40 devices provide the ability to disable selected modules, placing them into the lowest possible Power mode.

Important: For legacy reasons, all modules are ON by default following any Reset.

8.1 Disabling a Module

A peripheral can be disabled by setting the corresponding peripheral disable bit in the PMDx register. Disabling a module has the following effects:

- All clock and control inputs to the module are suspended; there are no logic transitions, and the module will not function
- The module is held in Reset
 - Writing to the SFRs is disabled
 - Reading returns 0x00
- Analog outputs are disabled; digital outputs read as '0'

8.2 Enabling a Module

When the register bit is cleared, the module is re-enabled and will be in its Reset state; SFR data will reflect the POR Reset values. Depending on the module, it may take up to one full instruction cycle for the module to become active.

Important: There must be no interaction with the module (e.g., writing to registers) for at least one instruction after it has been re-enabled.



8.3 Register Summary - PMD

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0E4B										
0x0E4C	PMD0	7:0	SYSCMD	FVRMD	HLVDMD	CRCMD	SCANMD	NVMMD	CLKRMD	IOCMD
0x0E4D	PMD1	7:0	TMR7MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD
0x0E4E	PMD2	7:0			CWG1MD		DSMMD	SMT2MD	SMT1MD	TMR8MD
0x0E4F	PMD3	7:0		DACMD	ADCMD		CMP3MD	CMP2MD	CMP1MD	ZCDMD
0x0E50	PMD4	7:0		PWM7MD	PWM6MD	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD
0x0E51	PMD5	7:0		UART5MD	UART4MD	UART3MD	UART2MD	UART1MD	MSSP2MD	MSSP1MD

8.4 Register Definitions: Peripheral Module Disable



8.4.1 PMD0

Name:	PMD0
Offset:	0xE4C

PMD Control Register 0

Bit	7	6	5	4	3	2	1	0
	SYSCMD	FVRMD	HLVDMD	CRCMD	SCANMD	NVMMD	CLKRMD	IOCMD
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – SYSCMD Disable Peripheral System Clock Network bit Disables the System clock network⁽¹⁾

Value	Description
1	System clock network disabled (F _{OSC})
0	System clock network enabled

Bit 6 – FVRMD Disable Fixed Voltage Reference bit

Value	Description
1	FVR module disabled
0	FVR module enabled

Bit 5 – HLVDMD Disable High/Low-Voltage Detect bit

Value	Description
1	HLVD module disabled
0	HLVD module enabled

Bit 4 – CRCMD Disable CRC Engine bit

Value	Description
1	CRC module disabled
0	CRC module enabled

Bit 3 – SCANMD Disable NVM Memory Scanner bit Disables the Scanner module⁽²⁾

Value	Description
1	NVM Memory Scan module disabled
0	NVM Memory Scan module enabled

Bit 2 – NVMMD NVM Module Disable bit Disables the NVM module⁽³⁾

Value	Description
1	All Memory reading and writing is disabled; NVMCON registers cannot be written
0	NVM module enabled

Bit 1 – CLKRMD Disable Clock Reference bit

Value	Description
1	CLKR module disabled
0	CLKR module enabled

Bit 0 – IOCMD Disable Interrupt-on-Change bit, All Ports



Value	Description
1	IOC module(s) disabled
0	IOC module(s) enabled

Notes:

- 1. Clearing the SYSCMD bit disables the system clock (F_{OSC}) to peripherals, however peripherals clocked by $F_{OSC}/4$ are not affected.
- 2. Subject to SCANE bit in *Configuration Word 4*.
- 3. When enabling NVM, a delay of up to 1 μ s is required before accessing data.



8.4.2 PMD1

Name:	PMD1
Offset:	0xE4D

PMD Control Register 1

Bit	7	6	5	4	3	2	1	0
	TMR7MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bit 7 – TMR7MD Disable Timer7 bit

Value	Description
1	TMR7 module disabled
0	TMR7 module enabled

Bit 6 – TMR6MD Disable Timer6 bit

Value	Description
1	TMR6 module disabled
0	TMR6 module enabled

Bit 5 – TMR5MD Disable Timer5 bit

Value	Description
1	TMR5 module disabled
0	TMR5 module enabled

Bit 4 – TMR4MD Disable Timer4 bit

Value	Description
1	TMR4 module disabled
0	TMR4 module enabled

Bit 3 – TMR3MD Disable Timer3 bit

Value	Description
1	TMR3 module disabled
0	TMR3 module enabled

Bit 2 - TMR2MD Disable Timer2 bit

Value	Description
1	TMR2 module disabled
0	TMR2 module enabled

Bit 1 – TMR1MD Disable Timer1 bit

Value	Description
1	TMR1 module disabled
0	TMR1 module enabled

Bit 0 – TMR0MD Disable Timer0 bit

Value	Description
1	TMR0 module disabled
0	TMR0 module enabled



8.4.3 PMD2

Name: PMD2 Offset: 0xE4E

PMD Control Register 2

Bit	7	6	5	4	3	2	1	0
			CWG1MD		DSMMD	SMT2MD	SMT1MD	TMR8MD
Access			R/W		R/W	R/W	R/W	R/W
Reset			0		0	0	0	0

Bit 5 – CWG1MD Disable CWG1 bit

Value	Description
1	CWG1 module disabled
0	CWG1 module enabled

Bit 3 – DSMMD Disable Comparator DSM bit

Value	Description
1	DSM module disabled
0	DSM module enabled

Bit 2 – SMT2MD Disable Comparator SMT2 bit

Value	Description
1	SMT2 module disabled
0	SMT2 module enabled

Bit 1 – SMT1MD Disable Comparator SMT1 bit

Value	Description
1	SMT1 module disabled
0	SMT1 module enabled

Bit 0 – TMR8MD Disable Comparator TMR8 bit

Value	Description
1	TMR8 module disabled
0	TMR8 module enabled



8.4.4 PMD3

Name:	PMD3
Offset:	0xE4F

PMD Control Register 3

Bit	7	6	5	4	3	2	1	0
		DACMD	ADCMD		CMP3MD	CMP2MD	CMP1MD	ZCDMD
Access		R/W	R/W		R/W	R/W	R/W	R/W
Reset		0	0		0	0	0	0

Bit 6 – DACMD Disable DAC bit

Value	Description
1	DAC module disabled
0	DAC module enabled

Bit 5 – ADCMD Disable ADC bit

Value	Description
1	ADC module disabled
0	ADC module enabled

Bit 3 – CMP3MD Disable Comparator CMP3 bit

Value	Description
1	CMP3 module disabled
0	CMP3 module enabled

Bit 2 – CMP2MD Disable Comparator CMP2 bit

Value	Description
1	CMP2 module disabled
0	CMP2 module enabled

Bit 1 – CMP1MD Disable Comparator CMP1 bit

Value	Description
1	CMP1 module disabled
0	CMP1 module enabled

Bit 0 – ZCDMD Disable Zero-Cross Detect module bit⁽¹⁾

Value	Description
1	ZCD module disabled
0	ZCD module enabled

Note:

1. Subject to ZCD bit in *Configuration Word 2*.



8.4.5 PMD4

Name: PMD4 Offset: 0xE50

PMD Control Register 4

Bit	7	6	5	4	3	2	1	0
		PWM7MD	PWM6MD	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD
Access		R/W						
Reset		0	0	0	0	0	0	0

Bit 6 – PWM7MD Disable Pulse-Width Modulator PWM7 bit

Value	Description
1	PWM7 module disabled
0	PWM7 module enabled

Bit 5 – PWM6MD Disable Pulse-Width Modulator PWM6 bit

Value	Description			
1	PWM6 module disabled			
0	PWM6 module enabled			

Bit 4 – CCP5MD Disable Pulse-Width Modulator CCP5 bit

Value	Description			
1	CCP5 module disabled			
0	CCP5 module enabled			

Bit 3 – CCP4MD Disable Pulse-Width Modulator CCP4 bit

Value	Description
1	CCP4 module disabled
0	CCP4 module enabled

Bit 2 – CCP3MD Disable Pulse-Width Modulator CCP3 bit

Value	Description
1	CCP3 module disabled
0	CCP3 module enabled

Bit 1 – CCP2MD Disable Pulse-Width Modulator CCP2 bit

Value	Description
1	CCP2 module disabled
0	CCP2 module enabled

Bit 0 – CCP1MD Disable Pulse-Width Modulator CCP1 bit

Value	Description		
1	CCP1 module disabled		
0	CCP1 module enabled		



8.4.6 PMD5

Name: PMD5 Offset: 0xE51

PMD Control Register 5

Bit	7	6	5	4	3	2	1	0
		UART5MD	UART4MD	UART3MD	UART2MD	UART1MD	MSSP2MD	MSSP1MD
Access		R/W						
Reset		0	0	0	0	0	0	0

Bit 6 – UART5MD Disable EUSART5 bit

Value	Description
1	EUSART5 module disabled
0	EUSART5 module enabled

Bit 5 – UART4MD Disable EUSART4 bit

Value	Description
1	EUSART4 module disabled
0	EUSART4 module enabled

Bit 4 – UART3MD Disable EUSART3 bit

Value	Description
1	EUSART3 module disabled
0	EUSART3 module enabled

Bit 3 – UART2MD Disable EUSART2 bit

Value	Description
1	EUSART2 module disabled
0	EUSART2 module enabled

Bit 2 – UART1MD Disable EUSART1 bit

Value	Description
1	EUSART1 module disabled
0	EUSART1 module enabled

Bit 1 – MSSP2MD Disable MSSP2 bit

Value	Description
1	MSSP2 module disabled
0	MSSP2 module enabled

Bit 0 – MSSP1MD Disable MSSP1 bit

Value	Description
1	MSSP1 module disabled
0	MSSP1 module enabled



9. Resets


There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Low-Power Brown-out Reset (LPBOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- Programming mode Exit

To allow V_{DD} to stabilize, an optional Power-up Timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the on-chip Reset circuit is shown in the block diagram below.

Figure 9-1. Simplified Block Diagram of On-Chip Reset Circuit



Note: See the "BOR Operating Modes" table for BOR Active conditions.

9.1 Power-on Reset (POR)

The POR circuit holds the device in Reset until V_{DD} has reached an acceptable level for minimum operation. Slow rising V_{DD} , fast operating speeds or analog performance may require greater than minimum V_{DD} . The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.



9.2 Brown-out Reset (BOR)

The BOR circuit holds the device in Reset when V_{DD} reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN[1:0] bits in CONFIG2. The four operating modes are:

- BOR is always ON
- BOR is OFF when in Sleep
- BOR is controlled by software
- BOR is always OFF

Refer to BOR Operating Modes for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV[1:0] bits in CONFIG2.

A V_{DD} noise rejection filter prevents the BOR from triggering on small events. If V_{DD} falls below V_{BOR} for a duration greater than parameter T_{BORDC} , the device will reset and the BOR bit in the PCON0 register will be cleared, indicating the Brown-out Reset condition occurred. For more details, see the **"Brown-out Situations"** figure in the **"BOR Controlled by Software"** section.

Related Links

CONFIG2

Reset, WDT, Oscillator Start-up Timer, Power-up Timer, Brown-out Reset and Low-Power Brown-out Reset Specifications

9.2.1 BOR Is Always ON

When the BOREN bits of Configuration Word 2 are programmed to '11', the BOR is always ON. The device start-up will be delayed until the BOR is ready and V_{DD} is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

9.2.2 BOR Is OFF in Sleep

When the BOREN bits of Configuration Word 2 are programmed to '10', the BOR is on, except in Sleep. BOR protection is not active during Sleep, but device wake-up will be delayed until the BOR can determine that V_{DD} is higher than the BOR threshold. The device wake-up will be delayed until the BOR is ready.

9.2.3 BOR Controlled by Software

When the BOREN bits of Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit. The device start-up is not delayed by the BOR ready condition or the V_{DD} level.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit.

BOR protection is unchanged by Sleep.

		Device Mode	DOD Mada	Instruction Execution upon:			
BOREN[1.0]	SBOREN		BOR MODE	Release of POR	Wake-up from Sleep		
11	Х	Х	Active	Wait for release of BOR (BORRDY = 1)	Begins immediately		
1.0	Х	Awake	Active	Wait for release of BOR (BORRDY = 1)	N/A		
10		Sleep	Hibernate	N/A	Wait for release of BOR (BORRDY = 1)		
01	1	Х	Active	Wait for release of BOR (BORRDY = 1)	Begins immediately		
01	0	Х	Hibernate	Wait for release of BOR (BORRDT - 1)	begins infinediately		

Table 9-1. BOR Operating Modes




continued							
		Device Mode	BOR Mode-	Instruction Execution upon:			
BOREN[1.0]	SBOREN			Release of POR	Wake-up from Sleep		
00	Х	Х	Disabled	Begins immediately			

Note:

 In this specific case, "Release of POR" and "Wake-up from Sleep", there is no delay in start-up. The BOR ready flag (BORRDY = 1) will be set before the CPU is ready to execute instructions because the BOR circuit is forced on by the BOREN[1:0] bits.

Figure 9-2. Brown-out Situations



Note: T_{PWRT} delay only if the PWRTE bit is programmed to '0'.

9.2.4 BOR and Bulk Erase

BOR is forced ON during PFM Bulk Erase operations to make sure that the system code protection cannot be compromised by reducing V_{DD} .

During Bulk Erase, the BOR is enabled at 2.45V, even if it is configured to some other value. If V_{DD} falls, the erase cycle will be aborted, but the device will not be reset.


9.3 Low-Power Brown-out Reset (LPBOR)

The Low-Power Brown-out Reset (LPBOR) circuit provides alternative protection against Brown-out conditions. When V_{DD} falls below the LPBOR threshold, the device is held in Reset. When this occurs, the BOR bit of the PCON0 register is cleared to indicate that a Brown-out Reset occurred. The BOR bit will be cleared when either the BOR or the LPBOR circuitry detects a BOR condition.

The LPBOR feature can be used with or without BOR enabled. When used while BOR is enabled, the LPBOR can be used as a secondary protection circuit in case the BOR circuit fails to detect the BOR condition. Additionally, when BOR is enabled except while in Sleep (BOREN[1:0] = 10), the LPBOR circuit will hold the device in Reset while V_{DD} is lower than the LPBOR threshold, and will also re-arm the POR (see Reset, WDT, Oscillator Start-up Timer, Power-up Timer, Brown-out Reset and Low-Power Brown-out Reset Specifications for LPBOR Reset voltage levels).

When used without BOR enabled, the LPBOR circuit provides a single Reset trip point with the benefit of reduced current consumption.





9.3.1 Enabling LPBOR

The LPBOR is controlled by the LPBOREN bit of Configuration Word 2. When the device is erased, the LPBOR module defaults to disabled.

Related Links

CONFIG2

9.3.1.1 LPBOR Module Output

The output of the LPBOR module is a signal indicating whether or not a Reset is to be asserted. This signal is OR'd together with the Reset signal of the BOR module to provide the generic BOR signal, which goes to the PCON0 register and to the power control block.

9.4 MCLR Reset

The MCLR is an optional external input that can reset the device. The MCLR function is controlled by the MCLRE bit of Configuration Word 2 and the LVP bit of Configuration Word 4 (see the table below). The RMCLR bit in the PCON0 register will be set to '0' if an MCLR has occurred.

Table 9-2. MCLR Configuration

MCLRE	LVP	MCLR
х	1	Enabled
1	0	Enabled
0	0	Disabled

9.4.1 MCLR Enabled

When $\overline{\text{MCLR}}$ is enabled and the pin is held low, the device is held in Reset. The $\overline{\text{MCLR}}$ pin is connected to V_{DD} through an internal weak pull-up.

The device has a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

Important: An internal Reset event (RESET instruction, BOR, WWDT, POR, STKOVF, STKUNF) does not drive the MCLR pin low.



9.4.2 MCLR Disabled

When $\overline{\text{MCLR}}$ is disabled, the $\overline{\text{MCLR}}$ becomes input-only and pin functions such as internal weak pull-ups are under software control.

Related Links

I/O Priorities

9.5 Windowed Watchdog Timer (WWDT) Reset

The Windowed Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period or window set. The TO and PD bits in the STATUS register and the RWDT bit are changed to indicate a WDT Reset. The WDTWV bit indicates if the WDT Reset has occurred due to a time-out or a window violation.

Related Links

STATUS WWDT - Windowed Watchdog Timer

9.6 **RESET Instruction**

A RESET instruction will cause a device Reset. The RI bit will be set to '0'. See Table 9-3 for default conditions after a RESET instruction has occurred.

9.7 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits in PCON0 register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Word 2.

Related Links

CONFIG2

Stack Overflow and Underflow Resets

9.8 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

9.9 Power-up Timer (PWRT)

The Power-up Timer provides a nominal 66 ms (2048 cycles of LFINTOSC) time-out on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the V_{DD} to rise to an acceptable level. The Power-up Timer is enabled by clearing the \overline{PWRTE} bit in Configuration Words.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS0000607).

9.10 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. Oscillator Start-up Timer runs to completion (if required for selected oscillator source).
- 3. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration.

The Power-up Timer and Oscillator Start-up Timer run independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer and Oscillator Start-up Timer will expire. Upon bringing MCLR



high, the device will begin execution after 10 F_{OSC} cycles (see figure below). This is useful for testing purposes or to synchronize more than one device operating in parallel.




Figure 9-4. Reset Start-up Sequence

Related Links

OSC - Oscillator Module

9.11 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON0 registers are updated to indicate the cause of the Reset. The following table shows the Reset conditions of these registers.

Condition	Program Counter	STATUS Register ^(2,3)	PCON0 Register
Power-on Reset	0	-110 0000	0011 110x
Brown-out Reset	0	-110 0000	0011 11u0
MCLR Reset during normal operation	0	-uuu uuuu	սսսս Օսսս
MCLR Reset during Sleep	0	-10u uuuu	uuuu 0uuu
WDT Time-out Reset	0	-Ouu uuuu	นนน0 นนนน
WDT Wake-up from Sleep	PC + 2	-00u uuuu	นนนน นนนน
WWDT Window Violation Reset	0	-uuu uuuu	uu0u uuuu
Interrupt Wake-up from Sleep	PC + 2 ⁽¹⁾	-10u 0uuu	นนนน นนนน

Table 9-3. Reset Condition for Special Registers



continued					
Condition	Program Counter	STATUS Register ^(2,3)	PCON0 Register		
RESET Instruction Executed	0	-uuu uuuu	սսսս սՕսս		
Stack Overflow Reset (STVREN = 1)	0	-uuu uuuu	luuu uuuu		
Stack Underflow Reset (STVREN = 1)	0	-uuu uuuu	uluu uuuu		
Data Protection (Fuse Fault)	0	u uuuu	uuuu uuuu		
VREG or ULP Ready Fault	0	1 1000	0011 001u		

Legend: u = unchanged, x = unknown, — = unimplemented bit, reads as '0'.

Notes:

- 1. When the wake-up is due to an interrupt and the Global Interrupt Enable (GIE) bit is set, the return address is pushed on the stack and the PC is loaded with the corresponding interrupt vector (depending on source, high or low priority) after execution of PC + 2.
- 2. If a Status bit is not implemented, that bit will be read as '0'.
- 3. Status bits Z, C, DC are reset by POR/BOR.

9.12 Power Control (PCON0) Register

The Power Control (PCON0) register contains flag bits to differentiate between a:

- Brown-out Reset (BOR)
- Power-on Reset (POR)
- Reset Instruction Reset (RI)
- MCLR Reset (RMCLR)
- Watchdog Timer Reset (RWDT)
- Watchdog Window Violation (WDTWV)
- Stack Underflow Reset (STKUNF)
- Stack Overflow Reset (STKOVF)

The Power Control register bits are shown in PCON0.

Hardware will change the corresponding register bit during the Reset process; if the Reset was not caused by the condition, the bit remains unchanged (Table 9-3).

Software will reset the bit to the Inactive state after restart (hardware will not reset the bit).

Software may also set any PCON0 bit to the Active state, so that user code may be tested, but no Reset action will be generated.



9.13 Register Summary - BOR Control and Power Control

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0E4A										
0x0E4B	BORCON	7:0	SBOREN							BORRDY
0x0E4C										
	Reserved									
0x0FD6										
0x0FD7	PCON0	7:0	STKOVF	STKUNF	WDTWV	RWDT	RMCLR	RI	POR	BOR


9.14 Register Definitions: Power Control



9.14.1 BORCON

Name:BORCONOffset:0xE4B

Brown-out Reset Control Register



Bit 7 – SBOREN Software Brown-out Reset Enable bit

Reset States: POR/BOR = 1

	All Other Res	sets = u
Value	Condition	Description
-	If BOREN ≠ 01	SBOREN is read/write, but has no effect on the BOR
1	If BOREN = 01	BOR Enabled
0	If BOREN = 01	BOR Disabled

Bit 0 – BORRDY Brown-out Reset Circuit Ready Status bit

Reset States: POR/BOR = q

	All Other Resets = u
Value	Description
1	The Brown-out Reset Circuit is active and armed
0	The Brown-out Reset Circuit is disabled or is warming up

Related Links

CONFIG2



9.14.2 PCON0

Name:	PCON0
Offset:	0xFD7

Power Control Register 0

Bit	7	6	5	4	3	2	1	0
Γ	STKOVF	STKUNF	WDTWV	RWDT	RMCLR	RI	POR	BOR
Access	R/W/HS	R/W/HS	R/W/HC	R/W/HC	R/W/HC	R/W/HC	R/W/HC	R/W/HC
Reset	0	0	1	1	1	1	0	q

Bit 7 – STKOVF Stack Overflow Flag bit

Reset States: POR/BOR = 0

	All Other Resets = q
Value	Description
1	A Stack Overflow occurred (more CALLs than fit on the stack)
0	A Stack Overflow has not occurred or set to '0' by firmware

Bit 6 – STKUNF Stack Underflow Flag bit

Reset States: POR/BOR = 0

	All Other Resets = q
Value	Description
1	A Stack Underflow occurred (more RETURNS than CALLS)
0	A Stack Underflow has not occurred or set to '0' by firmware

Bit 5 – WDTWV Watchdog Window Violation Flag bit

Reset States: POR/BOR = 1

	All Other Resets = q
Value	Description
1	A WDT window violation has not occurred or set to '1' by firmware
0	A CLRWDT instruction was issued when the WDT Reset window was closed (set to '0' in hardware when a WDT window violation Reset occurs)

Bit 4 – RWDT WDT Reset Flag bit

Reset States: POR/BOR = 1

	All Other Resets = q
Value	Description
1	A WDT overflow/time-out Reset has not occurred or set to '1' by firmware
0	A WDT overflow/time-out Reset has occurred (set to '0' in hardware when a WDT Reset occurs)

Bit 3 – RMCLR MCLR Reset Flag bit

Reset States: POR/BOR = 1

Nesel State	
	All Other Resets = q
Value	Description
1	A MCLR Reset has not occurred or set to '1' by firmware
0	A MCLR Reset has occurred (set to '0' in hardware when a MCLR Reset occurs)

Bit 2 – RI RESET Instruction Flag bit

Reset States: POR/BOR = 1 All Other Resets = q



Value	Description
1	A RESET instruction has not been executed or set to '1' by firmware
0	A RESET instruction has been executed (set to '0' in hardware upon executing a RESET instruction)

Bit 1 – POR Power-on Reset Status bit

Reset States: POR/BOR = 0

All Other Resets = u

Value	Description
1	No Power-on Reset occurred or set to '1' by firmware
0	A Power-on Reset occurred (set to '0' in hardware when a Power-on Reset occurs)

Bit 0 – BOR Brown-out Reset Status bit

Reset States: POR/BOR = q

	All Other Resets = u					
Value	/alue Description					
1	No Brown-out Reset occurred or set to '1' by firmware					
0	A Brown-out Reset occurred (set to '0' in hardware when a Brown-out Reset occurs)					



10. WWDT - Windowed Watchdog Timer


The Watchdog Timer (WDT) is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events. The Windowed Watchdog Timer (WWDT) differs in that CLRWDT instructions are only accepted when they are performed within a specific window during the time-out period.

The WWDT has the following features:

- Selectable Clock Source
- Multiple Operating Modes
 - WWDT is always on
 - WWDT is off when in Sleep
 - WWDT is controlled by software
 - WWDT is always off
- Configurable Time-out Period is from 1 ms to 256s (Nominal)
- Configurable Window Size from 12.5% to 100% of the Time-out Period
- Multiple Reset Conditions



Figure 10-1. Windowed Watchdog Timer Block Diagram



10.1 Independent Clock Source

The WWDT can derive its time base from either the 31 kHz LFINTOSC or 31.25 kHz MFINTOSC internal oscillators, depending on the value of the WDTE bits in CONFIG3.

If WDTE = `blx, then the clock source will be enabled depending on the WDTCCS bits in CONFIG3.

If WDTE = `b01, the SEN bit in the WDTCON0 register must be set by software to enable WWDT, and the clock source is enabled by the WDTCS bits in the WDTCON1 register.

Time intervals in this chapter are based on a minimum nominal interval of 1 ms. See Internal Oscillator Parameters for LFINTOSC and MFINTOSC tolerances.



Related Links CONFIG3 Internal Oscillator Parameters(1) Electrical Specifications

10.2 WWDT Operating Modes

The Windowed Watchdog Timer module has four operating modes controlled by the WDTE bits in the CONFIG3. See Table 10-1.

WDTE[1:0]	SEN	Device Mode	WWDT Mode					
11	Х	x	Active					
10	37	Awake	Active					
10	Х	Sleep	Disabled					
01	1	x	Active					
UI	01 0		Disabled					
00	Х	x	Disabled					

Table 10-1. WWDT Operating Modes

10.3 Time-out Period

If the WDTCPS bits in CONFIG3 are set to 0'b11111, then the WDTPS bits set the time-out period from 1 ms to 256 seconds (nominal). If any value other than the default value is assigned to WDTCPS Configuration bits, then the timer period will be based on the WDTCPS bits in the CONFIG3 register. After a Reset, the default time-out period is 2s.

Related Links

CONFIG3

10.4 Watchdog Window

The Windowed Watchdog Timer has an optional Windowed mode that is controlled by the WDTCWS bits in Configuration Word 3 and WINDOW bits in the WDTCON1 register. In the Windowed mode, the CLRWDT instruction must occur within the allowed window of the WDT period. Any CLRWDT instruction that occurs outside of this window will trigger a window violation and will cause a WWDT Reset, similar to a WWDT time-out. See Figure 10-2 for an example.

The window size is controlled by the Watchdog Timer Window Select (WINDOW) bits in WDTCON1, if WDTCWS bits in Configuration Word 3 are set to 111.

The WDTTMR bits in the WDTTMR register are used to determine whether the window is open, as defined by the WINDOW bits.

In the event of a window violation, a Reset will be generated and the WDTWV bit of the PCON0 register will be cleared. This bit is set by a POR or can be set in firmware.

Related Links PCON0

10.5 Clearing the WWDT

The WWDT is cleared when any of the following conditions occur:

- Any Reset
- Valid CLRWDT instruction is executed
- Device enters Sleep
- Exit Sleep by interrupt



- WWDT is disabled
- Oscillator Start-up Timer (OST) is running
- Any write to the WDTCON0 or WDTCON1 registers

10.5.1 CLRWDT Considerations (Windowed Mode)

When in Windowed mode, the WWDT must be armed before a CLRWDT instruction will clear the timer. This is performed by reading the WDTCON0 register. Executing a CLRWDT instruction without performing such an arming action will trigger a window violation regardless of whether the window is open or not.

See Table 10-2 for more information.

10.6 Operation During Sleep


When the device enters Sleep, the WWDT is cleared. If the WWDT is enabled during Sleep, the WWDT resumes counting. When the device exits Sleep, the WWDT is cleared again.


The WWDT remains clear until the Oscillator Start-up Timer (OST) completes, if enabled.

When a WWDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The TO and PD bits in the STATUS register are changed to indicate the event. The RWDT bit in the PCON0 register can also be used.

Table 10-2. WWDT Clearing Conditions

Conditions	WWDT			
WDTE = 00				
WDTE = 01 and SEN = 0				
WDTE = 10 and enter Sleep	Cleared			
CLRWDT Command	Cleared			
Oscillator Fail Detected				
Exit Sleep + System Clock = SOSC, EXTRC, INTOSC, EXTCLK				
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST			
Change INTOSC divider (IRCF bits)	Unaffected			





Related Links Oscillator Start-up Timer (OST) STATUS PCON0 Memory Organization



10.7 Register Summary - WDT Control

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0E3C										
0x0E3D	WDTCON0	7:0					WDTPS[4:0]			SEN
0x0E3E	WDTCON1	7:0			WDTCS[2:0]				WINDOW[2:0]	
0x0E3F	WDTPSL	7:0		PSCNTL[7:0]						
0x0E40	WDTPSH	7:0		PSCNTH[7:0]						
0x0E41	WDTTMR	7:0	WDTTMR[4:0] STATE PSCNT[1:0]			T[1:0]				

10.8 Register Definitions: Windowed Watchdog Timer Control



10.8.1 WDTCON0

Name:WDTCON0Offset:0xE3D

Watchdog Timer Control Register 0

Bit	7	6	5	4	3	2	1	0
					WDTPS[4:0]			SEN
Access		•	R/W	R/W	R/W	R/W	R/W	R/W
Reset			q	q	q	q	q	0

Bits 5:1 – WDTPS[4:0] Watchdog Timer Prescale Select bits⁽¹⁾ Bit Value = Prescale Rate

Value	Description
11111 to 10011	Reserved. Results in minimum interval (1 ms)
10010	1:8388608 (2 ²³) (Interval 256s nominal)
10001	1:4194304 (2 ²²) (Interval 128s nominal)
10000	1:2097152 (2 ²¹) (Interval 64s nominal)
01111	1:1048576 (2 ²⁰) (Interval 32s nominal)
01110	1:524288 (2 ¹⁹) (Interval 16s nominal)
01101	1:262144 (2 ¹⁸) (Interval 8s nominal)
01100	1:131072 (2 ¹⁷) (Interval 4s nominal)
01011	1:65536 (Interval 2s nominal) (Reset value)
01010	1:32768 (Interval 1s nominal)
01001	1:16384 (Interval 512 ms nominal)
01000	1:8192 (Interval 256 ms nominal)
00111	1:4096 (Interval 128 ms nominal)
00110	1:2048 (Interval 64 ms nominal)
00101	1:1024 (Interval 32 ms nominal)
00100	1:512 (Interval 16 ms nominal)
00011	1:256 (Interval 8 ms nominal)
00010	1:128 (Interval 4 ms nominal)
00001	1:64 (Interval 2 ms nominal)
00000	1:32 (Interval 1 ms nominal)

Bit 0 – SEN Software Enable/Disable for Watchdog Timer bit

Value	Condition	Description
-	If WDTE = 1x	This bit is ignored
1	If WDTE = 01	WDT is turned on
0	If WDTE = 01	WDT is turned off
-	If WDTE = 00	This bit is ignored

Notes:

- 1. Times are approximate. WDT time is based on 31 kHz LFINTOSC.
- 2. When WDTCPS in CONFIG3 = 11111, the Reset value (q) of WDTPS is '01011'. Otherwise, the Reset value of WDTPS is equal to WDTCPS in CONFIG3.
- 3. When WDTCPS in CONFIG3L \neq 11111, these bits are read-only.



10.8.2 WDTCON1

Name: WDTCON1 Offset: 0xE3E

Watchdog Timer Control Register 1

Bit	7	6	5	4	3	2	1	0
		WDTCS[2:0]				WINDOW[2:0]		
Access		R/W	R/W	R/W		R/W	R/W	R/W
Reset		q	q	q		q	q	q

Bits 6:4 – WDTCS[2:0] Watchdog Timer Clock Select bits

Value	Description
111 to	Reserved
010	
001	MFINTOSC 31.25 kHz
000	LFINTOSC 31 kHz

Bits 2:0 - WINDOW[2:0] Watchdog Timer Window Select bits

WINDOW	Window delay Percent of time	Window opening Percent of time
111	N/A	100
110	12.5	87.5
101	25	75
100	37.5	62.5
011	50	50
010	62.5	37.5
001	75	25
000	87.5	12.5

Notes:

- 1. If WDTCCS in CONFIG3 = 111, the Reset value of WDTCS is '000'.
- 2. The Reset value (q) of WINDOW is determined by the value of WDTCWS in the CONFIG3 register.
- 3. If WDTCCS in CONFIG3 \neq 111, these bits are read-only.
- 4. If WDTCWS in CONFIG3 \neq 111, these bits are read-only.



10.8.3 WDTPSL

Name: WDTPSL Offset: 0xE3F

WWDT Prescale Select Low Register (Read-Only)

Bit	7	6	5	4	3	2	1	0	
	PSCNTL[7:0]								
Access	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	

Bits 7:0 – PSCNTL[7:0] Prescale Select Low Byte bits⁽¹⁾

Note:

1. The 18-bit WDT prescale value, PSCNT[17:0], includes the WDTPSL, WDTPSH and the lower two bits of the WDTTMR registers. PSCNT[17:0] is intended for debug operations and may be read during normal operation.



10.8.4 WDTPSH

Name:WDTPSHOffset:0xE40

WWDT Prescale Select High Register (Read-Only)

Bit	7	6	5	4	3	2	1	0	
	PSCNTH[7:0]								
Access	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	

Bits 7:0 – PSCNTH[7:0] Prescale Select High Byte bits⁽¹⁾

Note:

1. The 18-bit WDT prescale value, PSCNT[17:0], includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT[17:0] is intended for debug operations and may be read during normal operation.



10.8.5 WDTTMR

Name: WDTTMR Offset: 0xE41

WDT Timer Register (Read-Only)

Bit	7	6	5	4	3	2	1	0
	WDTTMR[4:0]					STATE	PSCN	T[1:0]
Access	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0

Bits 7:3 – WDTTMR[4:0] Watchdog Window Value bits

WINDOW	WDT Win	Open Percent	
	Closed	Open	
111	N/A	00000-11111	100
110	00000-00011	00100-11111	87.5
101	00000-00111	01000-11111	75
100	00000-01011	01100-11111	62.5
011	00000-01111	10000-11111	50
010	00000-10011	10100-11111	37.5
001	00000-10111	11000-11111	25
000	00000-11011	11100-11111	12.5

Bit 2 – STATE WDT Armed Status bit

Value	Description
1	WDT is armed
0	WDT is not armed

Bits 1:0 – PSCNT[1:0] Prescale Select Upper bits⁽¹⁾

Note:

1. The 18-bit WDT prescale value, PSCNT[17:0], includes the WDTPSL, WDTPSH and the lower two bits of the WDTTMR registers. PSCNT[17:0] is intended for debug operations and may be read during normal operation.



11. Memory Organization

There are three types of memory in PIC18 enhanced microcontroller devices:

- Program Memory
- Data RAM
- Data EEPROM

In Harvard architecture devices, the data and program memories use separate buses that allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Program Flash Memory and data EEPROM memory is provided in the Nonvolatile Memory (NVM) control section.

Related Links

NVM - Nonvolatile Memory Control

11.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit Program Counter, which is capable of addressing a 2 Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2 Mbyte address will return all '0's (a NOP instruction).

Refer to the following tables for device memory maps and code protection Configuration bits associated with the various sections of PFM.

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.



					Rev. 40-0001 4/2012				
Address	Device								
	PIC18(L)Fx4K40	PIC18(L)F25/45K40	PIC18(L)F65K40	PIC18(L)Fx6K40	PIC18(L)Fx7K40				
Note 1		Stack (31 Levels)							
00 0000h		Reset Vecor							
00 0008h			Interrupt Vecor High						
00 0018h			Interrupt Vecor Low						
			·						
00 001Ah	Program Flash								
to	Memory								
00 3FFFh	(8 KW)	Program Flash	Program Flash						
00 4000h		Memory (16 KW)	Memory (16 KW)	Program Flash					
to		(10100)	(10100)	Memory					
00 7FFFh				(32 KW)	Program Flash				
00 8000h					Memory (64 KW)				
to					(0.1117)				
00 FFFFh	Not								
01 0000h	Present ⁽²⁾	Not	Not						
to		Present ⁽²⁾	Present ⁽²⁾						
01 FFFFh				Not					
02 0000h				Present ⁽²⁾	Not				
to					Present ⁽²⁾				
1F FFFFh									
20 0000h to			User IDs (8 Words) ⁽³⁾						
20 000Fh									
20 0010h									
to			Reserved						
2F FFFFh									
30 0000h			/	(3)					
to 30 000Bh		Cont	figuration Words (6 Wor	rds) ⁽⁰⁾					
30 000Bh									
to			Reserved						
30 FFFFh									
31 0000h									
to	Data EEPRO	M (256 Bytes)							
31 00FFh			Da	ta EEPROM (1024 Byt	es)				
31 0100h to	Unimple	emented							
31 01FFh	Chimpi	omoniou							
30 000Ch									
to			Reserved						
30 FFFFh									
3F FFFCh									
to			Revision ID (1 Word) ⁽⁴⁾)					
3F FFFDh									
3F FFFEh			D i D ((), (4)						
to			Device ID (1 Word) ⁽⁴⁾						
3F FFFFh									

Figure 11-1. Program and Data Memory Map

2: The addresses do not roll over. The region is read as '0'.

3: Not code-protected.

4: Device/Revision IDs are hard-coded in silicon.



Rev. 40-0001004

Region	Address	Device				
		PIC18(L)Fx4K40	PIC18(L)F25/45K40	PIC18(L)F65K40	PIC18(L)Fx6K40	PIC18(L)Fx7K40
PFM	00 0000h to 00 07FFh	Boot Block 1 KW CP, WRTB, EBTRB	Boot Block 1 KW CP, WRTB, EBTRB	Boot Block 1 KW CP, WRTB, EBTRB	Boot Block 1 KW CP, WRTB, EBTRB	Boot Block 1 KW CP, WRTB, EBTRB
	00 0800h to 00 1FFFh 00 2000h	Block 0 3 KW CP, WRT0, EBTR0 Block 1 4 KW CP, WRT1, EBTR1	Block 0 3 KW CP, WRT0, EBTR0 Block 1	Block 0 3 KW CP, WRT0, EBTR0 Block 1	Block 0 7 KW CP, WRT0, EBTR0	Block 0 7 KW CP, WRT0, EBTR0
	to 00 3FFFh		4 KW CP, WRT1, EBTR1	4 KW CP, WRT1, EBTR1		
	00 4000h to 00 5FFFh 00 6000h to 00 7FFFh	- Not Present	Block 2 4 KW CP, WRT2, EBTR2 Block 3 4 KW CP, WRT3, EBTR3	Block 2 4 KW CP, WRT2, EBTR2 Block 3 4 KW CP, WRT3, EBTR3	Block 1 8 KW CP, WRT1, EBTR1	Block 1 8 KW CP, WRT1, EBTR1
	00 8000h to 00 BFFFh		Not Present	Not Present	Block 2 8 KW CP, WRT2, EBTR2	Block 2 8 KW CP, WRT2, EBTR2
	00 C000h to 00 FFFFh				Block 3 8 KW CP, WRT3, EBTR3	Block 3 8 KW CP, WRT3, EBTR3
	01 0000h to 01 3FFFh				Not Present	Block 4 8 KW CP, WRT4, EBTR4
	01 4000h to 01 7FFFh					Block 5 8 KW CP, WRT5, EBTR5
	01 8000h to 01 BFFFh					Block 6 8 KW CP, WRT6, EBTR6
	01 C000h to 01 FFFFh					Block 7 8 KW CP, WRT7, EBTR7
CONFIG	30 0000h to 30 000Bh	6 Words WRTC				
Data EEPROM	31 0000h to 31 00FFh	256 Words CPD, WRTD		1 KW CPD, WRTD		
	31 0100h to 31 01FFh	Unimplemented				



11.1.1 Program Counter

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC[15:8] bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC[20:16] bits; it is also not directly readable or writable. Updates to the PCH register are performed through the PCLATH register or writable. Updates to the PCU register are performed through the PCLATH register.

The contents of PCLATH and PCLATU are transferred to the Program Counter by any operation that writes PCL. Similarly, the upper two bytes of the Program Counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see Computed GOTO).

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by two to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the Program Counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the Program Counter.

11.1.2 Return Address Stack

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, or as a 35-word by 21-bit RAM with a 6-bit Stack Pointer in ICD mode. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack (TOS) Special File registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.


The Stack Pointer is initialized to '0b00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '0b00000'; this is only a Reset value. Status bits in the PCON0 register indicate if the stack is full or has overflowed or has under-flowed.

11.1.2.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (see Figure 11-3). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the Global Interrupt Enable (GIE) bits while accessing the stack to prevent inadvertent stack corruption.





11.1.2.2 Return Stack Pointer

The STKPTR register contains the Stack Pointer value. The STKOVF (Stack Overflow) Status bit and the STKUNF (Stack Underflow) Status bit can be accessed using the PCON0 register. The value of the Stack Pointer can be 0 through 31. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for stack maintenance. After the PC is pushed onto the stack 32 times (without popping any values off the stack), the STKOVF bit is set. The STKOVF bit is cleared by software or by a POR. The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit.

If STVREN is set (default), a Reset will be generated and a Stack Overflow will be indicated by the STKOVF bit when the 32nd push is initiated. This includes CALL and CALLW instructions, as well as stacking the return address during an interrupt response. The STKOVF bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKOVF bit will be set on the 32nd push and the Stack Pointer will remain at 31 but no Reset will occur. Any additional pushes will overwrite the 31st push but the STKPTR will remain at 31.

Setting STKOVF = 1 in software will change the bit, but will not generate a Reset.

The STKUNF bit is set when a stack pop returns a value of zero. The STKUNF bit is cleared by software or by POR. The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit.

If STVREN is set (default) and the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC, it will set the STKUNF bit and a Reset will be generated. This condition can be generated by the RETURN, RETLW and RETFIE instructions.

If STVREN is cleared, the STKUNF bit will be set, but no Reset will occur.

Important: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents of the SFRs are not affected.

Related Links CONFIG2

11.1.2.3 Stack Overflow and Underflow Resets

Device Resets on Stack Overflow and Stack Underflow conditions are enabled by setting the STVREN Configuration bit in Configuration. When STVREN is set, a Full or Underflow condition will set the



respective STKOVF or STKUNF bit and then cause a device Reset. When STVREN is cleared, a Full or Underflow condition will set the respective STKOVF or STKUNF bit but not cause a device Reset. The STKOVF or STKUNF bits are cleared by the user software or a Power-on Reset.

11.1.2.4 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

11.1.2.5 Fast Register Stack

A Fast Register Stack is provided for the STATUS, WREG and BSR registers, to provide a "fast return" option for interrupts. The Stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the Fast Register Stack. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.



Important: The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits of the STATUS register are not copied over in this operation.

If both low and high-priority interrupts are enabled, the Stack registers cannot be used reliably to return from low-priority interrupts. If a high-priority interrupt occurs while servicing a low-priority interrupt, the Stack register values stored by the low-priority interrupt will be overwritten. In these cases, users must save the key registers by software during a low-priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL *label*, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack.

The following example shows a source code example that uses the Fast Register Stack during a subroutine call and return.

Example 11-1. Fast Register Stack Code

11.1.3 Look-up Tables in Program Memory

There may be programming situations that require the creation of data structures, or Look-up Tables, in program memory. For PIC18 devices, Look-up Tables can be implemented in two ways:



- Computed GOTO
- Table Reads

11.1.3.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the Program Counter. An example is shown in the following code example.

A Look-up Table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW *nn* instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the Program Counter must advance and must be multiples of two (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

Example 11-2. Computed GOTO Using an Offset Value

RLNCF OFFSET, W ; W must be an even number, Max OFFSET = 127 CALL TABLE ORG nn00h ; 00 in LSByte ensures no addition overflow TABLE: PCL ADDWF ; Add OFFSET to program counter ; Value @ OFFSET=0 ; Value @ OFFSET=1 RETLW A RETLW B RETLW C ; Value @ OFFSET=2 ٠ . •

11.1.3.2 Table Reads and Table Writes

A more compact method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up Table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.


11.2 PIC18 Instruction Cycle

11.2.1 Clocking Scheme

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four nonoverlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the Program Counter is incremented on every Q1; the instruction is fetched from the program memory and latched onto the instruction register during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in the following figure.



Figure 11-4. Clock/Instruction Cycle



11.2.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the Program Counter to change (e.g., GOTO), then two cycles are required to complete the instruction as shown in the figure below.

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched onto the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).




Figure 11-5. Instruction Pipeline Flow

All instructions are single cycle except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

11.2.3 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as either two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of two and the LSb will always read '0' (see Program Counter).

The Instructions in Program Memory figure below shows how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in



Rev. 30-000112A4/19/2017

the instruction is a word address. The word address is written to PC[20:1], which accesses the desired byte address in program memory. Instruction #2 in the example shows how the instruction GOTO 0006h is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. The Instruction Set Summary provides further details of the instruction set.

				LSB = 1	LSB = 0	Word Address \downarrow
	Program Me	emory				000000h
	Byte Locatio	ons \rightarrow				000002h
						000004h
						000006h
Instruction 1:	MOVLW	055h		0Fh	55h	000008h
Instruction 2:	GOTO	0006h		EFh	03h	00000Ah
				F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 45	6h	C1h	23h	00000Eh
				F4h	56h	000010h
						000012h
						000014h

Figure 11-6. Instructions in Program Memory

Related Links Instruction Set Summary

11.2.4 Two-Word Instructions

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LFSR. In all cases, the second word of the instruction always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '11111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. The Two-Word Instructions figure below shows how this works.

Important: See the PIC18 Instruction Execution and the Extended Instruction Set section for information on two-word instructions in the extended instruction set.



Rev. 30-000113A

CASE 4

CASE 1:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; No, skip this word
1111 0100 0101 0110	; Execute this word as a NOP
0010 0100 0000 0000	ADDWF REG3 ; continue code
CASE 2:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; Yes, execute this word
1111 0100 0101 0110	; 2nd word of instruction
0010 0100 0000 0000	ADDWF REG3 ; continue code

11.3 Data Memory Organization

Important: The operation of some aspects of data memory are changed when the PIC18 extended instruction set is enabled. See PIC18 Instruction Execution and the Extended Instruction Set for more information.

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each. The figure below shows the data memory organization for all devices in the device family.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this subsection.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of GPR Bank 0 without using the Bank Select Register (BSR). The Access Bank section provides a detailed description of the Access RAM.



										Virtual Access Bank		00h-5Fh	60h-FFh												
						_																			
	67k40																								
	66k40																								
	65k40																								
	47k40																								
(L)F	46k40																								
PIC18(L)F	45k40																								
	27k40																								
	26k40																								
	25k40																								
	24k40																								
	addr :0	00h-5Fh	60h-FFh	00h-FFh	00h-FFh	00h-FFh	00h-FFh	00h-FFh	00h-FFh	00h-E9h	EAh-EEh	EFh-FFh	00h-87h	88h-8Ch	8Dh-8Fh	90h-9Fh	A0h-FFh	00h-5Fh	60h-FFh						
BSR<3:0>	addr<11:8>	ę	5	1h	2h	Зh	4h	5h	6h	7h	8h	9h	ЧЧ	Bh	СҺ		ЪЧ				Eh			ч Ц	=
	Bank	c	5	١	2	3	4	2	9	7	8	6	10	11	12		13				14			15	2

GPR SFR Unimplemented

Figure 11-8. Data Memory Map

11.3.1 Bank Select Register

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit Bank Pointer.

Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the four Most Significant bits of a location's address; the instruction itself includes the eight Least Significant bits. Only the four lower bits of the BSR are implemented (BSR[3:0]). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.

The value of the BSR indicates the bank in data memory; the eight bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in the figure below.


Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 0Fh will end up resetting the Program Counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory maps in the following figure indicate which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.



Figure 11-9. Use of the Bank Select Register (Direct Addressing)



- **Notes 1:** The Access RAM bit of the instruction can be used to force an override of the selected bank (BSR[3:0]) to the registers of the Access Bank.
 - 2: The MOVFF instruction embeds the entire 12-bit address in the instruction.

11.3.2 Access Bank

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (see Data Memory Map).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.



The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in the Mapping the Access Bank in Indexed Literal Offset Mode section.

11.3.3 General Purpose Register File

PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

11.3.4 Special Function Registers

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward. A list of these registers is given in the register summary table.

The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and Interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

Related Links

Register Summary

11.3.5 Status Register

The STATUS register contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the STATUS register is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('000u u1uu').

It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries.

Important: The C and DC bits operate as the Borrow and Digit Borrow bits, respectively, in subtraction.

Related Links Instruction Set Summary



11.4 Data Addressing Modes

Important: The execution of some instructions in the core PIC18 instruction set are changed when the PIC18 extended instruction set is enabled. See Data Memory and the Extended Instruction Set for more information.

Information in the data memory space can be addressed in several ways. For most instructions, the Addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The Addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional Addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). Its operation is discussed in greater detail in Indexed Addressing with Literal Offset.

11.4.1 Inherent and Literal Addressing

Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device or they operate implicitly on one register. This Addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way but require an additional explicit argument in the opcode. This is known as Literal Addressing mode because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

11.4.2 Direct Addressing

Direct Addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byte-oriented instructions use some version of Direct Addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (see General Purpose Register File) or a location in the Access Bank (see Access Bank) as the data source for the instruction.

The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (see Bank Select Register) are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.



11.4.3 Indirect Addressing

Indirect Addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations which are to be read or written. Since the FSRs are themselves located in RAM as Special File Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for Indirect Addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code, using loops, such as the following example of clearing an entire RAM bank.

Example 11-3. How to Clear RAM (Bank 1) Using Indirect Addressing

LFSR	FSR0,100h	; Set FSR0 to beginning of Bank1
NEXT: CLRF	POSTINC0	; Clear location in Bank1 then increment FSR0
BTFSS BRA	FSROH,1 NEXT	; Has high FSR0 byte incremented to next bank? ; NO, clear next byte in Bank1
CONTINUE:		; YES, continue

11.4.3.1 FSR Registers and the INDF Operand

At the core of Indirect Addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. Each FSR pair holds a 12-bit value, therefore, the four upper bits of the FSRnH register are not used. The 12-bit FSR value can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect Addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers; they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because Indirect Addressing uses a full 12-bit address, the FSR value can target any location in any bank regardless of the BSR value. However, the Access RAM bit must be cleared to 0 to ensure that the INDF register in Access space is the object of the operation instead of a register in one of the other banks. The assembler default value for the Access RAM bit is zero when targeting any of the indirect operands.

11.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW


In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be directly read or written. Accessing these registers actually accesses the location to which the associated FSR register pair points, and also performs a specific action on the FSR value. They are:

- POSTDEC: accesses the location to which the FSR points, then automatically decrements the FSR by 1 afterwards
- POSTINC: accesses the location to which the FSR points, then automatically increments the FSR by 1 afterwards
- PREINC: automatically increments the FSR by one, then uses the location to which the FSR points in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the location to which the result points in the operation



In this context, accessing an INDF register uses the value in the associated FSR register without changing it. Similarly, accessing a PLUSW register gives the FSR value an offset by that in the W register; however, neither W nor the FSR is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR register.

Figure 11-10. Indirect Addressing



Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).

The PLUSW register can be used to implement a form of Indexed Addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

11.4.3.3 Operations by FSRs on FSRs

Indirect Addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains the address of INDF1. Attempts to read the value of the INDF1 using INDF0 as an operand will return 00h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to either the INDF2 or POSTDEC2 register will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. The users must proceed cautiously when working on these registers, particularly if their code uses Indirect Addressing.

Similarly, operations by Indirect Addressing are permitted on all other SFRs. The users must exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.



11.5 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new Addressing mode for the data memory space.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect addressing with FSR0 and FSR1 also remain unchanged.

11.5.1 Indexed Addressing with Literal Offset

Enabling the PIC18 extended instruction set changes the behavior of Indirect Addressing using the FSR2 register pair within Access RAM. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of Indexed Addressing using an offset specified in the instruction. This special Addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this Addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0) and
- The file address argument is less than or equal to 5Fh

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in Direct Addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

11.5.2 Instructions Affected by Indexed Literal Offset Mode

Any of the core PIC18 instructions that can use Direct Addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible Addressing modes when the extended instruction set is enabled is shown in the following figure.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode must note the changes to assembler syntax for this mode. This is described in more detail in the **"Extended Instruction Syntax"** section.



Rev. 30-000110A 4/18/2017


Figure 11-11. Comparing Addressing Options for Bit-Oriented and Byte-Oriented Instructions (Extended Instruction Set Enabled)

EXAMPLE INSTRUCTION: ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)

When 'a' = 0 and $f \ge 60h$:

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and 0FFh. This is the same as locations F60h to FFFh (Bank 15) of data memory.

Locations below 60h are not available in this addressing mode.



When 'a' = 0 and $f \leq 5Fh$:

The instruction executes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.

Note that in this mode, the correct syntax is now: ADDWF [k], d where 'k' is the same as 'f'.

When 'a' = 1 (all values of f):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.



Data Sheet © 2016-2024 Microchip Technology Inc. and its subsidiaries

Related Links Extended Instruction Syntax

11.5.3 Mapping the Access Bank in Indexed Literal Offset Mode

The use of Indexed Literal Offset Addressing mode effectively changes how the first 96 locations of Access RAM (00h to 5Fh) are mapped. Rather than containing just the contents of the bottom section of Bank 0, this mode maps the contents from a user defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see Access Bank). An example of Access Bank remapping in this Addressing mode is shown in the following figure.


Figure 11-12. Remapping the Access Bank with Indexed Literal Offset Addressing

Example Situation:

ADDWF f, d, a FSR2H:FSR2L = 120h Locations in the region from the FSR2 pointer (120h) to the pointer plus 05Fh (17Fh) are mapped to the bottom of the Access RAM (000h-05Fh).

Special File Registers at F60h through FFFh are mapped to 60h through FFh, as usual.

Bank 0 addresses below 5Fh can still be addressed by using the BSR.



Remapping of the Access Bank applies only to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use Direct Addressing as before.

11.6 PIC18 Instruction Execution and the Extended Instruction Set

Enabling the extended instruction set adds eight additional commands to the existing PIC18 instruction set. These instructions are executed as described in the Extended Instruction Set section.

Related Links

Extended Instruction Syntax



11.7 Register Summary - Memory and Status

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0			
0x00													
	Reserved												
0x0FD7													
0x0FD8	STATUS	7:0		TO	PD	N	OV	Z	DC	C			
0x0FD9	FSR2	7:0				FSRI	[7:0]						
UXUFD9	F3R2	15:8						FSRF	1[3:0]				
0x0FDB	PLUSW2	7:0				PLUS	W[7:0]						
0x0FDC	PREINC2	7:0		PREINC[7:0]									
0x0FDD	POSTDEC2	7:0				POSTD	EC[7:0]						
0x0FDE	POSTINC2	7:0				POSTI	NC[7:0]						
0x0FDF	INDF2	7:0				INDI	-[7:0]						
0x0FE0	BSR	7:0						BSR	[3:0]				
0x0FE1	FSR1	7:0				FSRI	[7:0]						
UXUFET	FSKI	15:8						FSRF	·[3:0]				
0x0FE3	PLUSW1	7:0		PLUSW[7:0]									
0x0FE4	PREINC1	7:0		PREINC[7:0]									
0x0FE5	POSTDEC1	7:0		POSTDEC[7:0]									
0x0FE6	POSTINC1	7:0				POSTI	NC[7:0]						
0x0FE7	INDF1	7:0				INDI	F[7:0]						
0x0FE8	WREG	7:0				WRE	G[7:0]						
0x0FE9	FSR0	7:0				FSRI	_[7:0]						
UXUFE9	FSRU	15:8						FSRF	·[3:0]				
0x0FEB	PLUSW0	7:0				PLUS	W[7:0]						
0x0FEC	PREINC0	7:0				PREIN	IC[7:0]						
0x0FED	POSTDEC0	7:0				POSTD	EC[7:0]						
0x0FEE	POSTINC0	7:0				POSTI	NC[7:0]						
0x0FEF	INDF0	7:0				INDI	F[7:0]						
0x0FF0													
	Reserved												
0x0FF8													
0x0FF9	PCL	7:0					[7:0]						
0x0FFA	PCLAT	7:0	PCLATH[7:0]										
		15:8	PCLATU[4:0]										
0x0FFC	STKPTR	7:0	STKPTR[4:0]										
		7:0				TOS	L[7:0]						
0x0FFD	TOS	15:8				TOSI	H[7:0]						
		23:16						TOSU[4:0]					

11.8 Register Definitions: Memory and Status



11.8.1 PCL

Name: PCL Offset: 0xFF9

Low byte of the Program Counter

Bit	7	6	5	4	3	2	1	0
				PCL	[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 - PCL[7:0]

Provides direct read and write access to the Program Counter



11.8.2 PCLAT

Name: PCLAT Offset: 0xFFA

Program Counter Latches. Holding register for bits [21:9] of the Program Counter (PC). Reads of the PCL register transfer the upper PC bits to the PCLAT register. Writes to PCL register transfer the PCLAT value to the PC.

Bit	15	14	13	12	11	10	9	8
						PCLATU[4:0]		
Access				R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0
Bit _	7	6	5	4	3	2	1	0
				PCLAT	H[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 12:8 – PCLATU[4:0] Upper PC Latch register Holding register for Program Counter bits [21:17]

Bits 7:0 - PCLATH[7:0] High PC Latch register

Holding register for Program Counter bits [16:8]



11.8.3 TOS

Name: TOS Offset: 0xFFD

Top-Of-Stack Registers.

Contents of the stack pointed to by the STKPTR register. This is the value that will be loaded into the Program Counter upon a RETURN or RETFIE instruction.

R/W							
0							
8							
R/W							
0							
0							
TOSL[7:0]							
R/W							
0							
-							

- Bits 20:16 TOSU[4:0] Upper byte of TOS register Bits [21:17] of the TOS
- Bits 15:8 TOSH[7:0] High Byte of the TOS Register Bits [16:8] of the TOS
- Bits 7:0 TOSL[7:0] Low Byte TOS Register Bits [7:0] of the TOS



11.8.4 STKPTR

Name: STKPTR Offset: 0xFFC

Stack Pointer Register

Bit	7	6	5	4	3	2	1	0
						STKPTR[4:0]		
Access				R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

Bits 4:0 - STKPTR[4:0] Stack Pointer Location bits



11.8.5 STATUS

Name:	STATUS
Offset:	0xFD8

Status Register

Bit	7	6	5	4	3	2	1	0
		TO	PD	N	OV	Z	DC	C
Access		R	R	R/W	R/W	R/W	R/W	R/W
Reset		1	1	0	0	0	0	0

Bit 6 – TO Time-Out bit

Reset States: POR/BOR = 1

	All Other Resets = q
Value	Description
1	Set at power-up or by execution of CLRWDT or SLEEP instruction
0	A WDT time-out occurred

Bit 5 – PD Power-Down bit

Reset States: POR/BOR = 1

	All Other Resets = q
Value	Description
1	Set at power-up or by execution of CLRWDT instruction
0	Cleared by execution of the SLEEP instruction

Bit 4 – N Negative bit

Used for signed arithmetic (two's complement); indicates if the result is negative (ALU MSb = 1).

Reset States: POR/BOR = 0

	All Other Resets = u
Value	Description
1	The result is negative
0	The result is positive

Bit 3 – OV Overflow bit

Used for signed arithmetic (two's complement); indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit 7) to change state.

Reset States: POR/BOR = 0

	All Other Resets = u
Value	Description
1	Overflow occurred for current signed arithmetic operation
0	No overflow occurred

Bit 2 – Z Zero bit

Reset States: POR/BOR = 0

	All Other Resets = u
Value	Description
1	The result of an arithmetic or logic operation is zero
0	The result of an arithmetic or logic operation is not zero

Bit 1 – DC Digit Carry/Borrow bit

ADDWF, ADDLW, SUBLW, SUBWF instructions⁽¹⁾



Reset States: POR/BOR = 0

	All Other Resets = u
Value	Description
1	A carry-out from the 4th low-order bit of the result occurred
0	No carry-out from the 4th low-order bit of the result

Bit 0 – C Carry/Borrow bit

ADDWF, ADDLW, SUBLW, SUBWF instructions^(1,2)

Reset States: POR/BOR = 0

	All Other Resets = u
Value	Description
1	A carry-out from the Most Significant bit of the result occurred
0	No carry-out from the Most Significant bit of the result occurred

Notes:

- 1. For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand.
- 2. For Rotate (RRCF, RLCF) instructions, this bit is loaded with either the high or low-order bit of the Source register.



11.8.6 WREG

Name: WREG Offset: 0xFE8

Shadow of Working Data Register

Bit	7	6	5	4	3	2	1	0	
	WREG[7:0]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	х	х	х	Х	х	Х	Х	х	

Bits 7:0 - WREG[7:0]



11.8.7 INDF

Name: INDFx Offset: 0xFEF,0xFE7,0xFDF

Indirect Data Register. This is a virtual register. The GPR/SFR register addressed by the FSRx register is the target for all operations involving the INDFx register.

Bit	7	6	5	4	3	2	1	0	
	INDF[7:0]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bits 7:0 - INDF[7:0]

Indirect data pointed to by the FSRx register



11.8.8 POSTDEC

Name: POSTDECx Offset: 0xFED,0xFE5,0xFDD

Indirect Data Register with post decrement. This is a virtual register. The GPR/SFR register addressed by the FSRx register is the target for all operations involving the POSTDECx register. FSRx is decremented after the read or write operation.

Bit	7	6	5	4	3	2	1	0	
	POSTDEC[7:0]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bits 7:0 – POSTDEC[7:0]



11.8.9 POSTINC

Name: POSTINCx Offset: 0xFEE,0xFE6,0xFDE

Indirect Data Register with post increment. This is a virtual register. The GPR/SFR register addressed by the FSRx register is the target for all operations involving the POSTINCx register. FSRx is incremented after the read or write operation.

Bit	7	6	5	4	3	2	1	0	
	POSTINC[7:0]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bits 7:0 - POSTINC[7:0]



11.8.10 PREINC

Name:PREINCxOffset:0xFEC,0xFE4,0xFDC

Indirect Data Register with pre-increment. This is a virtual register. The GPR/SFR register addressed by the FSRx register plus 1 is the target for all operations involving the PREINCx register. FSRx is incremented before the read or write operation.

Bit	7	6	5	4	3	2	1	0	
	PREINC[7:0]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bits 7:0 - PREINC[7:0]



11.8.11 PLUSW

Name: PLUSWx Offset: 0xFEB,0xFE3,0xFDB

Indirect Data Register with WREG offset. This is a virtual register. The GPR/SFR register addressed by the sum of the FSRx register plus the signed value of the W register is the target for all operations involving the PLUSWx register.

Bit	7	6	5	4	3	2	1	0	
	PLUSW[7:0]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bits 7:0 - PLUSW[7:0]



11.8.12 FSR

Name: FSRx Offset: 0xFE9,0xFE1,0xFD9

Indirect Address Register. The FSR value is the address of the data to which the INDF register points.

Bit	15	14	13	12	11	10	9	8
					FSRH[3:0]			
Access					R/W	R/W	R/W	R/W
Reset					0	0	0	0
Bit	7	6	5	4	3	2	1	0
	FSRL[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 11:8 - FSRH[3:0]

Most Significant address of INDF data

Bits 7:0 - FSRL[7:0]

Least Significant address of INDF data



11.8.13 BSR

Name: BSR Offset: 0xFE0

Bank Select Register

The BSR indicates the data memory bank which is bits 11:8 of the GPR address.

Bit	7	6	5	4	3	2	1	0
						BSR	[3:0]	
Access		•			R/W	R/W	R/W	R/W
Reset					0	0	0	0

Bits 3:0 - BSR[3:0]

Four Most Significant bits of the data memory address



12. NVM - Nonvolatile Memory Control

Nonvolatile Memory (NVM) is separated into two types: Program Flash Memory (PFM) and Data EEPROM Memory.

PFM, Data EEPROM, User IDs and Configuration bits can all be selected for write access with the NVMREG bits. The NVMREG bits are don't cares for read access.

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the operating voltage range of the device.

NVM can be protected in two ways, by either code protection or write protection. Code protection $(\overline{CP} \text{ and } \overline{CPD} \text{ bits}$ in the Configuration Words) disables access, reading and writing to both PFM and Data EEPROM Memory via external device programmers. Code protection does not affect the self-write and erase functionality. Code protection can only be reset by a device programmer performing a Bulk Erase to the device, clearing all nonvolatile memory, Configuration bits and User IDs.

Write protection prohibits self-write and erase to a portion or all of the PFM, as defined by the WRT bits in the Configuration Words. Write protection does not affect a device programmer's ability to read, write or erase the device.

	PC[20:0]	Execution	User Access		
Memory	ICSP [™] Addr[21:0] TBLPTR[21:0]	CPU Execution	NVMREG	TABLAT	NVMDAT
User Flash Memory (PFM)	00 0000h ••• 01 FFFFh	Read	10	Read/ Write ⁽¹⁾	(3)
User IDs ⁽²⁾	20 0000h ••• 20 000Fh	No Access	x1	Read/ Write	(3)
Reserved	20 0010h 2F FFFFh	No Access		(3)	
Configuration	30 0000h ••• 30 0000Bh	No Access	x1	Read/ Write ⁽¹⁾	(3)
Reserved	30 000Ch 30 FFFFh	No Access		(3)	
User Data Memory (Data EEPROM)	31 0000h ••• 31 0YYYh ⁽⁴⁾	No Access	00	(3)	Read/ Write ⁽¹⁾
Reserved	32 0000h 3F FFFBh	No Access		(3)	
Revision ID/ Device ID	3F FFFCh ••• 3F FFFFh	No Access	x1	Read	(3)

Table 12-1. NVM Organization and Access Information

Notes:

- 1. Subject to Memory Write Protection settings.
- 2. User IDs are eight words. There is no code protection, table read protection or write protection implemented for this region.
- 3. Reads as '0'. Writes set the WRERR bit and clear the WR bit.
- 4. Address range shown is for ICSP only. User mode read and write must use NVMADR with upper limit of 0YYYh to specify the address. YYY is the hexadecimal equivalent of one less than the number of bytes in the EEPROM data memory.



12.1 Program Flash Memory

The Program Flash Memory is readable, writable and erasable during normal operation over the entire Vdd range.

A read from program memory is executed one byte at a time. A write to program memory or program memory erase is executed on blocks of n bytes at a time. Refer to the memory organization table for write and erase block sizes. A Bulk Erase operation cannot be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

It is important to understand the PFM memory structure for erase and programming operations. Program memory word size is 16 bits wide. PFM is arranged in rows. A row is the minimum size that can be erased by user software. Refer to the memory organization table for the row sizes for the these devices.

After a row has been erased, all or a portion of this row can be programmed. Data to be written into the program memory row is written to 8-bit wide data write latches which are also referred to as holding registers. These latches are not directly accessible, but may be loaded via sequential writes to the TABLAT register.

Important: To modify only a portion of a previously programmed row the contents of the entire row must be read and saved in RAM prior to the erase. Then, the new data and retained data can be written into the write latches to reprogram the row of PFM. However, any unprogrammed locations can be written without first erasing the row. In this case, it is not necessary to save and rewrite the other previously programmed locations.

Table 12-2. Flash Memory Organization by Device

Device	Row Erase Size	Write Latches	TBLPTR LSbs (Latch	Program Flash	EEPROM Data
	(Words)	(Bytes)	Address)	Memory (Words)	Memory (Bytes)
PIC18(L)F67K40	64	128	7	65536	1024

12.1.1 Table Pointer Operations

To read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD*)
- Table Write (TBLWT*)

The SFR registers associated with these operations include:

- TABLAT register
- TBLPTR registers

The program memory space is 16 bits wide, while the data RAM space is eight bits wide. The TBLPTR registers determine the address of one byte of the NVM memory. Table reads move one byte of data from NVM space to the TABLAT register and table writes move the TABLAT data to a holding register ready for a subsequent write to NVM space with the NVM controls.

12.1.1.1 Table Pointer Register

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR comprises three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer



Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer (bits 0 through 21). The bits 0 through 20 allow the device to address up to 2 Mbytes of program memory space. Bit 21 allows access to the Device ID, the User ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can increment and decrement the TBLPTR depending on specific appended characters as shown in the following table. The increment and decrement operations on the TBLPTR affect only bits 0 through 20.

 Table 12-3. Table Pointer Operations with TBLRD and TBLWT Instructions

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write


12.1.1.2 Table Latch Register

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register receives one byte of NVM data resulting from a TBLRD* instruction and is the source of the 8-bit data sent to the holding register space as a result of a TBLWT* instruction.

12.1.1.3 Table Read Operations

The table read operation retrieves one byte of data directly from program memory pointed to by the TBLPTR registers and places it into the TABLAT register. Figure 12-1 shows the operation of a table read.

Figure 12-1. Table Read Operation




Note 1: Table Pointer register points to a byte in program memory.

12.1.1.4 Table Write Operations

The table write operation stores one byte of data from the TABLAT register into a sector RAM holding register. The following figure shows the operation of a table write from the TABLAT register to the holding register space. The procedure to write the contents of the holding registers into program memory is detailed in the **"Writing to Program Flash Memory"** section.





Note 1: During table writes the Table Pointer does not point directly to program memory. The LSbs of TBLPRTL actually point to an address within the write block holding registers. The MSbs of the Table Pointer determine where the write block will eventually be written.

Table operations work with byte entities. Tables containing data, rather than program instructions, are not required to be word-aligned. Therefore, a table can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word-aligned.

12.1.1.5 Table Pointer Boundaries

TBLPTR is used in reads, writes and erases of the Program Flash Memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory directly into the TABLAT register.


When a TBLWT is executed the byte in the TABLAT register is written, not to Flash memory but, to a holding register in preparation for a program memory write. The holding registers constitute a write block which varies depending on the device (see the Flash Memory Organization by Device table). The LSbs of the TBLPTRL register determine which specific address within the holding register block is written to. The size of the write block determines the number of LSbs. The MSbs of the Table Pointer have no effect during TBLWT operations.

When a program memory write is executed the entire holding register block is written to the Flash memory at the address determined by the MSbs of the TBLPTR. The LSbs are ignored during Flash memory writes. For more details, see the "Writing to Program Flash Memory" section.

The Figure 12-3 figure illustrates the relevant boundaries of TBLPTR based on NVM control operations.



Figure 12-3. Table Pointer Boundaries Based on Operation



Note:

1. See the memory organization table for the write holding registers block size.

12.1.1.6 Reading the Program Flash Memory

The TBLRD instruction retrieves data from program memory at the TBLPTR location and places it into the TABLAT SFR register. Table reads from program memory are performed one byte at a time. In addition, TBLPTR can be modified automatically for the next table read operation.

The CPU operation is suspended during the read, and it resumes immediately after. From the user point of view, TABLAT is valid in the next instruction cycle.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 12-4 shows the interface between the internal program memory and the TABLAT.

Figure 12-4. Reads from Program Flash Memory







Figure 12-5. Program Flash Memory Read Flowchart





Example 12-1	. Reading a Program F	Flash Memory Word	
MOVWF MOVLW MOVWF READ_WORD: TBLRD*+ MOVF MOVVF TBLRD*+ MOVFW	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL TABLAT, W WORD_EVEN TABLAT, W	<pre>; Load TBLPTR with the base ; address of the word ; read into TABLAT and increment ; get data ; read into TABLAT and increment ; get data</pre>	
MOVF	WORD_ODD		

12.1.2 NVM Unlock Sequence

The unlock sequence is a mechanism that protects the NVM from unintended self-write programming or erasing. The sequence must be executed and completed without interruption to successfully complete any of the following operations:

- PFM Row Erase
- Write of PFM write latches to PFM memory
- Write of PFM write latches to User IDs
- Write to Data EEPROM Memory
- Write to Configuration Words

The unlock sequence consists of the following steps and must be completed in order:

• Write 55h to NVMCON2




- Write AAh to NMVCON2
- Set the WR bit of NVMCON1

Once the WR bit is set, the processor will stall internal operations until the operation is complete and then resume with the next instruction.

Since the unlock sequence must not be interrupted, the global interrupts must be disabled prior to the unlock sequence and re-enabled after the unlock sequence is completed.

Figure 12-6. NVM Unlock Sequence Flowchart



Example 12-2. NVM Unlock Sequence

Important:

- 1. Sequence begins when NVMCON2 is written; following 4 steps must occur in the cycle-accurate order shown. If the timing of the four steps is corrupted by an interrupt or a debugger Halt, the action will not take place.
- 2. Opcodes shown are illustrative; any instruction that has the indicated effect may be used.



12.1.3 Erasing Program Flash Memory

The minimum erase block varies by device as shown in the memory organization table. Only through the use of an external programmer, or through ICSP[™] control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

For example, when initiating an erase sequence from a microcontroller with erase row size of 32 words, a block of 32 words (64 bytes) of program memory is erased. The TBLPTR<21:6> bits point to the block being erased. The TBLPTR<5:0> bits are ignored.

The NVMCON1 register commands the erase operation. The NVMREG bits must be set to point to the Program Flash Memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

The NVM unlock sequence described in the NVM Unlock Sequence section must be used which guards against accidental writes. This is sometimes referred to as a long write.

A long write is necessary for erasing the internal Flash. Instruction execution is halted during the long write cycle. The long write is terminated by the internal programming timer.

12.1.3.1 Program Flash Memory Erase Sequence

The sequence of events for erasing a block of internal program memory is:

- 1. Set the NVMREG bits to select PFM.
- 2. Set the FREE and WREN bits.
- 3. Perform the unlock sequence as described in NVM Unlock Sequence.

If the PFM address is write-protected, the WR bit will be cleared and the erase operation will not take place, WRERR is signaled in this scenario.


The operation erases the memory row indicated by masking the LSbs of the current TBLPTR.


While erasing the PFM, the CPU operation is suspended and it resumes when the operation is complete. Upon completion the WR bit is cleared in hardware, the NVMIF is set and an interrupt will occur if the NVMIE bit is also set.

Write holding register data is not affected by erase operations and WREN will remain unchanged.



Figure 12-7. PFM Row Erase Flowchart







	BCF	INTCON, GIE	; disable interrupts
			, disable incertupts
Required	MOVLW	55h	
Sequence	MOVWF	NVMCON2	; write 55h
bequeilee			, WIICC 3311
	MOVLW	AAh	
	MOVWF	NVMCON2	; write AAh
	BSF	NVMCON1, WR	; start erase (CPU stalls)
	BSF	INTCON, GIE	; re-enable interrupts
		· ·	
	BCF	NVMCON1, WREN	; disable writes to memory
			,



Important:

- 1. If a write or erase operation is terminated by an unexpected event, the WRERR bit will be set which the user can check to decide whether a rewrite of the location(s) is needed.
- 2. WRERR is set if WR is written to '1' while TBLPTR points to a write-protected address.
- 3. WRERR is set if WR is written to '1' while TBLPTR points to an invalid address location (Refer to the device memory map and Table 12-1).

12.1.4 Writing to Program Flash Memory

The programming write block size is specified as the number of table latch bytes, also referred to as holding registers, in the memory organization table. Word or byte programming is not supported. Table writes are used internally to load the holding registers needed to program the Flash memory. There are only as many holding registers as there are bytes in a write block.

Since the table latch (TABLAT) is only a single byte, the TBLWT instruction needs to be executed multiple times for each programming operation. The write protection state is ignored for this operation. All of the table write operations will essentially be short writes because only the holding registers are written. NVMIF is not affected while writing to the holding registers.

After all the holding registers have been written, the programming operation of that block of memory is started by configuring the NVMCON1 register for a program memory write and performing the long write sequence.

If the PFM address in the TBLPTR is write-protected or if TBLPTR points to an invalid location, the WR bit is cleared without any effect and the WRERR is signaled.


The long write is necessary for programming the internal Flash. CPU operation is suspended during a long write cycle and resumes when the operation is complete. The long write operation completes in one instruction cycle. When complete, WR is cleared in hardware and NVMIF is set and an interrupt will occur if NVMIE is also set. The latched data is reset to all '1s'. WREN is not changed.

The internal programming timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Important: The default value of the holding registers on device Resets and after write operations is FFh. A value of FFh in a holding register will not change the PFM location corresponding to that register when the block is programmed. This means that individual bytes of program memory may be modified, provided that the change does not attempt to change any bit from a '0' to a '1'. When modifying individual bytes, it is not necessary to load all holding registers before executing a long write operation.



Figure 12-8. Table Writes to Program Flash Memory



Note: Refer to the memory organization table for number of holding registers (e.g. YY = 3Fh for 64 holding registers).

12.1.4.1 Program Flash Memory Write Sequence

The sequence of events for programming an internal program memory location must be:


- 1. Read appropriate number of bytes into RAM. Refer to the memory organization table for Write latch size.
- 2. Update data values in RAM as necessary.
- 3. Load TBLPTR with address within the row to be erased.
- 4. Execute the block erase procedure.
- 5. Load TBLPTR with address of first byte being written.
- 6. Write the n-byte block into the holding registers with auto-increment. Refer to the memory organization table for Write latch size.
- 7. Set NVMREG bits to point to program memory.
- 8. Clear FREE bit and set WREN bit register.
- 9. Disable interrupts.
- 10. Execute the unlock sequence (see NVM Unlock Sequence).
- 11. WR bit is set as last step in the unlock sequence.
- 12. The CPU will stall for the duration of the write (about 2 ms using internal timer).
- 13. Re-enable interrupts.
- 14. Verify the memory (table read).

This procedure will require about 6 ms to update each write block of memory. An example of the required code is given in below.

Important: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the bytes in the holding registers.



Figure 12-9. Program Flash Memory (PFM) Write Flowchart



Example 12-4. Wri	ting to Program Flash Memor	y	
MOVLW MOVWF	D'64′ COUNTER	;	number of bytes in erase block
MOVLW MOVWF MOVLW MOVWF	BUFFER_ADDR_HIGH FSR0H BUFFER_ADDR_LOW FSR0L	;	point to buffer
MOVLW MOVWF MOVLW MOVWF MOVLW	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW		Load TBLPTR with the base address of the memory block



NOTITIE			
	TBLPTRL		
READ_BLOCK:			
TBLRD*+			read into TABLAT, and inc
	TABLAT, W		get data
	POSTINC0		store data
DECFSZ	COUNTER	;	done?
BRA	READ_BLOCK	;	repeat
MODIFY_WORD:			
MOVLW	BUFFER ADDR HIGH	;	point to buffer
MOVWF	FSROH		
	BUFFER ADDR LOW		
MOVWF			
		;	update buffer word
	POSTINCO		
	NEW DATA HIGH		
	INDF0		
ERASE BLOCK:	INDIO		
	CODE ADDE IIDDED		load TBLPTR with the base
		;	address of the memory block
	CODE_ADDR_HIGH		
	TBLPTRH		
MOVLW	CODE_ADDR_LOW		
MOVWF	TBLPTRL		
BCF	NVMCON1, NVMREG0 NVMCON1, NVMREG1 NVMCON1, WREN		point to Program Flash Memory
BSF	NVMCON1, NVMREG1		point to Program Flash Memory
BSF	NVMCON1, WREN		enable write to memory
BSF	NVMCONI, FREE	;	enable Erase operation
BCF	INTCON, GIE	;	disable interrupts
; Require	d Sequence		
MOVLW	55h		
MOVWF	NVMCON2	;	write 55h
MOVLW	AAh		
	NVMCON2	;	write OAAh
BSF	NVMCON1, WR		start erase (CPU stall)
	INTCON, GIE	;	re-enable interrupts
TBLRD*-			dummy read decrement
	BUFFER ADDR HIGH		
MOVWF		,	point to barrer
	BUFFER ADDR LOW		
MOVWE	FSROL BUFFER BACK		
_			number of butes in helding register
	BlockSize	,	number of bytes in holding register
	COUNTER		
			; number of write blocks in 64 bytes
	COUNTER2		
WRITE_BYTE_TO_H			
	POSTINCO, W		get low byte of buffer data
MOVWF			present data to table latch
TBLWT+*			write data, perform a short write
			to internal TBLWT holding register.
	COUNTER	;	loop until holding registers are full
BRA	WRITE_WORD_TO_HREGS		
PROGRAM MEMORY:			
BCF	NVMCON1, NVMREG0	;	point to Program Flash Memory
	NVMCON1, NVMREG1		point to Program Flash Memory
	NVMCON1, WREN		enable write to memory
	NVMCON1, FREE		enable write to memory
BCF	INTCON, GIE		disable interrupts
BCF BCF		,	Interraped
BCF	•		
BCF ; Require	d Sequence		
BCF ; Require MOVLW	d Sequence 55h		write 55h
; BCF Require MOVLW MOVWF	d Sequence 55h NVMCON2	;	write 55h
BCF ; Require MOVLW MOVWF MOVLW	d Sequence 55h NVMCON2 0AAh		
; BCF Require MOVLW MOVWF MOVLW MOVLW	d Sequence 55h NVMCON2 0AAh NVMCON2	;	write OAAh
BCF ; Require MOVLW MOVWF MOVLW	d Sequence 55h NVMCON2 0AAh	;	
BCF Require MOVLW MOVWF MOVLW MOVWF BSF ;	d Sequence 55h NVMCON2 0AAh NVMCON2 NVMCON1, WR	;;	write OAAh start program (CPU stall)
BCF Require MOVLW MOVWF MOVLW MOVWF BSF ; DCFSZ	d Sequence 55h NVMCON2 0AAh NVMCON2 NVMCON1, WR COUNTER2	;;	write OAAh
; BCF Require MOVLW MOVWF MOVLW MOVWF BSF ; DCFSZ BRA	d Sequence 55h NVMCON2 0AAh NVMCON2 NVMCON1, WR COUNTER2 WRITE_BYTE_TO_HREGS	;;	write OAAh start program (CPU stall)
; BCF Require MOVLW MOVWF BSF ; DCFSZ BRA BSF	d Sequence 55h NVMCON2 0AAh NVMCON2 NVMCON1, WR COUNTER2	;;	write OAAh start program (CPU stall)
BCF Require MOVLW MOVWF BSF ; DCFSZ BRA BSF	d Sequence 55h NVMCON2 0AAh NVMCON2 NVMCON1, WR COUNTER2 WRITE_BYTE_TO_HREGS	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	write OAAh start program (CPU stall) repeat for remaining write blocks


12.1.4.2 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory must be verified against the original value. This will be used in applications where excessive writes can stress bits near the specification limit. Since program memory is stored as a full page, the



stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

Figure 12-10. Program Flash Memory Verify Flowchart



12.1.4.3 Unexpected Termination of Write Operation

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed must be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the WRERR bit will be set which the user can check to decide whether a rewrite of the location(s) is needed.

12.1.4.4 Protection Against Spurious Writes

A write sequence is valid only when both the following conditions are met, this prevents spurious writes which might lead to data corruption.

- 1. The WR bit is gated through the WREN bit. It is suggested to have the WREN bit cleared at all times except during memory writes. This prevents memory writes if the WR bit gets set accidentally.
- 2. The NVM unlock sequence must be performed each time before a write operation.



12.2 User ID, Device ID and Configuration Word Access

When NVMREG = 01 or 11, the User IDs, Device ID/Revision ID and Configuration Words can be accessed. The User IDs and Configuration Words areas allow read and write whereas Device and Revision IDs allow read only (see Table 12-1).

12.2.1 Reading Access

The user can read from these blocks by setting the NVMREG bits to 01 or 11. The user needs to load the address into the TBLPTR registers. Executing a TBLRD after that moves the byte pointed to the TABLAT register. The CPU operation is suspended during the read and resumes after. When read access is initiated on an address outside the parameters listed in Table 12-1, the TABLAT register is cleared, reading back '0's.

12.2.2 Writing Access

The WREN bit must be set to enable writes. This prevents accidental writes to the CONFIG words due to errant (unexpected) code execution. The WREN bit must be kept clear at all times, except when updating the CONFIG words. The WREN bit is not cleared by hardware. The WR bit will be inhibited from being set unless the WREN bit is set.

The user needs to load the TBLPTR and TABLAT register with the respective address and data before executing the write command. An unlock sequence needs to be followed to enable the write (see NVM Unlock Sequence). When attepmting to write the Configuration words, if the WRTC configuration bit is zero or if TBLPTR points an invalid address location (see Table 12-1), then the WR bit is cleared without any effect and the WRERR bit is set.

A single CONFIG word byte is written immediately and the operation includes an implicit erase cycle for that byte (it is not necessary to set FREE). CPU execution is stalled and at the completion of the write cycle, the WR bit is cleared in hardware and the NVM Interrupt Flag (NVMIF) bit is set. The new CONFIG value takes effect when the CPU resumes operation.

Address	Function	Read Access	Write Access
20 0000h-20 000Fh	User IDs	Yes	Yes
3F FFFCh-3F FFFFh	Revision ID/Device ID	Yes	No
30 0000h-30 000Bh	Configuration Words 1-6	Yes	Yes

 Table 12-4. User ID, Dev/REV ID and Configuration Word Access (NVMREG = 0bx1)

12.3 Data EEPROM Memory

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, which is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire V_{DD} range.

Four SFRs are used to read and write to the data EEPROM. They are:

- NVMCON1
- NVMCON2
- NVMDAT
- NVMADR

Important: The high byte of NVMADR (NVMADRH) is only implemented on devices with more than 256 bytes of EEPROM.



The data EEPROM allows byte read and write. When interfacing to the data memory block, NVMDAT holds the 8-bit data for read/write and the NVMADR register holds the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an internal programming timer; it will vary with voltage and temperature as well as from chip-to-chip. Refer to the Data EEPROM Memory parameters in the electrical specifications section for the limits.

12.3.1 NVMADR Register

The NVMADR register specifies the data EEPROM address for read and write operations.

12.3.2 NVMCON1 and NVMCON2 Registers

Access to the data EEPROM is controlled by two registers: NVMCON1 and NVMCON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The NVMCON2 register is not a physical register. It is used exclusively in the memory write and erase unlock sequences. Reading NVMCON2 will read all '0's.

The NVMCON1 register is the control register for data and program memory access. Control bits NVMREG determine if the access will be to program, Data EEPROM Memory or the User IDs, Configuration bits, Revision ID and Device ID.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The WR control bit initiates write operations. The bit can be set but not cleared by software. It is cleared only by hardware at the completion of the write operation.

The WRERR bit is set by hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

The NVMIF interrupt flag bit of the PIRx register is set when the write is complete. It must be cleared by software.

The RD bit cannot be set when accessing program memory (NVMREG = 0b10). Program memory is read using table read instructions. See Table Read Operations regarding table reads.


12.3.3 Reading the Data EEPROM Memory

To read a Data EEPROM memory location, the user must write the address to the NVMADR register, clear NVMREG control bits to select Data EEPROM locations and then set the RD control bit. The data is available on the very next instruction cycle; therefore, the NVMDAT register can be read by the next instruction. NVMDAT will hold this value until another read operation, or until it is written to by the user (during a write operation).

The basic process is shown in the following flowchart.



Figure 12-11. Data EEPROM Read Flowchart



<pre>Example 12-5. Data EEPROM Read ; Data Memory Address to read BCF NVMCON1, NVMREG0 ; Setup Data EEPROM Access BCF NVMCON1, NVMREG1 ; Setup Data EEPROM Access MOVF EE_ADDRL, W ; MOVWF NVMADRL ; Setup Address low byte MOVF EE_ADDRH, W ; MOVWF NVMADRH ; Setup Address high byte (if applicable) BSF NVMCON1, RD ; Issue EE Read MOVF NVMDAT W ; W = FE DATA </pre>		
BCF NVMCON1, NVMREG0 ; Setup Data EEPROM Access BCF NVMCON1, NVMREG1 ; Setup Data EEPROM Access MOVF EE_ADDRL, W ; MOVWF NVMADRL ; Setup Address low byte MOVWF EE_ADDRH, W ; MOVWF NVMADRH ; Setup Address high byte (if applicable) BSF NVMCON1, RD ; Issue EE Read	Example 12-5. Data EEPROM Read	
	BCF NVMCON1, NVMREG0 BCF NVMCON1, NVMREG1 MOVF EE ADDRL, W MOVWF NVMADRL MOVF EE ADDRH, W MOVWF NVMADRH applicable)	; Setup Data EEPROM Access ; ; Setup Address low byte ; ; Setup Address high byte (if

12.3.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the NVMADR register and the data written to the NVMDAT register. The sequence in NVM Unlock Sequence must be followed to initiate the write cycle.

The write will not begin if NVM Unlock sequence is not exactly followed for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit must be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, NVMCON1, NVMADR and NVMDAT cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. Both WR and WREN cannot be set with the same instruction.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. A single Data EEPROM word is written and the operation includes an implicit erase cycle for that word (it is not necessary to set FREE). CPU execution continues in parallel and at the completion of the write cycle, the WR bit is cleared in hardware and the NVM Interrupt Flag (NVMIF) bit is set. The user can either enable this interrupt or poll this bit. NVMIF must be cleared by software.



Example 12-6. Data EEPROM Write	
<pre>; Data Memory Address to write BCF NVMCON1, NVMREG0 BCF NVMCON1, NVMREG1 MOVF EE_ADDRL, W MOVWF NVMADRL MOVF EE_ADDRH, W MOVWF NVMADRH ; Data Memory Value to write MOVF EE_DATA, W MOVWF NVMDAT ; Enable writes BSF NVMCON1, WREN</pre>	<pre>; Setup Data EEPROM access ; Setup Data EEPROM access ; ; Setup Address low byte ; ; Setup Address high byte (if applicable) ; ; ;</pre>
<pre>; Disable interrupts BCF INTCON, GIE ; Required unlock sequence MOVLW 55h MOVWF NVMCON2 MOVWF NVMCON2 ; Set WR bit to begin write BSF NVMCON1, WR</pre>	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
<pre>; Wait for write to complete BTFSC NVMCON1, WR BRA \$-2 ; Enable INT BSF INTCON, GIE ; Disable writes BCF NVMCON1, WREN</pre>	; ;

12.3.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory must be verified against the original value. This must be used in applications where excessive writes can stress bits near the specification limit.

12.3.6 Operation During Code-Protect

Data EEPROM Memory has its own code-protect bits in Configuration Words. External read and write operations are disabled if code protection is enabled.

If the Data EEPROM is write-protected or if NVMADR points an invalid address location, the WR bit is cleared without any effect. WRERR is signaled in this scenario.

12.3.7 Protection Against Spurious Write

There are conditions when the user may not want to write to the Data EEPROM Memory. To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (T_{PWRT}).

The unlock sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

12.3.8 Erasing the Data EEPROM Memory

Data EEPROM Memory can be erased by writing 0xFF to all locations in the Data EEPROM Memory that need to be erased.

Example 12-7. Data EEPROM Erase Routine

BCF NVMCON1, NVMREG1 ; Set access for EEPROM
--



PIC18(L)F67K40 NVM - Nonvolatile Memory Control

	SETF	NVMDAT	; Load 0xFF to data register
	BCF	INTCON, GIE	
	BSF	NVMCON1, WREN	; Enable writes
Loop:			; Loop to refresh array
	MOVLW	0x55	; Initiate unlock sequence
	MOVWF	NVMCON2	;
	MOVLW	*	;
	MOVWF		;
	BSF	-	; Set WR bit to begin write
	BTFSC		; Wait for write to complete
	BRA		
	INCFSZ	,	
	BRA	Loop	; Not zero, do it again
			; The following 4 lines of code are not
			needed if the part doesn't have
	INCF	NUMADDU E	NVMADRH register ; Decrement address high byte
		NVMADRH, F 0x03	; Move 0x03 to working register
	CPFSGT		; Compare address high byte with working
	CFF5G1	NVMADRA	register
	BRA	Loop	; Skip if greater than working register
		T	; Else go back to erase loop
	BCF	NVMCON1, WREN	-
	BSF	INTCON, GIE	; Enable interrupts
			-



12.4 Register Summary - NVM Control

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0F73										
0x0F74	NVMADR	7:0				NVMAD	DRL[7:0]			
0,0174	NUMADIX	15:8							NVMA	DRH[1:0]
0x0F76	NVMDAT	7:0				NVMD	AT[7:0]			
0x0F77	NVMCON1	7:0	NVMR	EG[1:0]		FREE	WRERR	WREN	WR	RD
0x0F78	NVMCON2	7:0				NVMCC	N2[7:0]			
0x0F79										
	Reserved									
0x0FF4										
0x0FF5	TABLAT	7:0				TABLA	AT[7:0]			
		7:0				TBLPT	RL[7:0]			
0x0FF6	TBLPTR	15:8				TBLPT	RH[7:0]			
		23:16			TBLPTR21			TBLPTRU[4:0]		

12.5 Register Definitions: Nonvolatile Memory



12.5.1 NVMCON1

Name:	NVMCON1
Offset:	0xF77

Nonvolatile Memory Control 1 Register

Bit	7	6	5	4	3	2	1	0
	NVMR	EG[1:0]		FREE	WRERR	WREN	WR	RD
Access	R/W	R/W	•	R/S/HC	R/W/HS	R/W	R/S/HC	R/S/HC
Reset	0	0		0		0	0	0

Bits 7:6 - NVMREG[1:0] NVM Region Selection bits

Value	Description
10	PFM locations write access
x1	User IDs, Configuration Bits, Rev ID and Device ID locations write access
00	Data EEPROM Memory locations write access

Bit 4 – FREE

Program Flash Memory Erase Enable bit⁽¹⁾

Value	Description
1	Performs an erase operation on the next WR command
0	The next WR command performs a write operation

Bit 3 – WRERR

Write-Reset Error Flag bit^(2,3,4)

Value	Description
1	A write operation was interrupted by a Reset (hardware set), or the WR bit was set during one of the following conditions:
	an invalid address is accessed
	NVMREG and address do not point to the same region
	• a write-protected address is accessed.
0	All write operations have completed normally

Bit 2 – WREN Program/Erase Enable bit

Value	Description
1	Allows program/erase and refresh cycles
0	Inhibits programming/erasing and user refresh of NVM

Bit 1 – WR

Write Control bit^(5,6,7)

Value	Condition	Description
1	NVMREG = 00	Initiates an erase/program cycle at the corresponding Data EEPROM Memory location specified by NVMADR
1	NVMREG = 10 and TBLPTR21 = 0	Initiates the PFM write operation with data from the holding registers
1	NVMREG = x1 and TBLPTR21 = 1	Initiates the User ID write operation with data from the holding registers or single Config byte at TBLPTR
0	NVMREG = xx	NVM program/erase operation is complete and inactive

Bit 0 – RD

Read Control bit⁽⁸⁾



Value	Description
1	Initiates a read at address pointed by NVMREG and NVMADR, and loads data into NVMDAT
0	NVM read operation is complete and inactive

Notes:

- 1. This can only be used with PFM.
- 2. This bit is set when WR = 1 and clears when the internal programming timer expires or the write is completed successfully.
- 3. Bit must be cleared by the user; hardware will not clear this bit.
- 4. Bit may be written to '1' by the user to implement test sequences.
- 5. This bit can only be set by following the sequence described in NVM Unlock Sequence.
- 6. Operations are self-timed and the WR bit is cleared by hardware when complete.
- 7. Once a write operation is initiated, setting this bit to zero will have no effect.
- 8. The bit can only be set in software. The bit is cleared by hardware when the operation is complete.



12.5.2 NVMCON2

Name: NVMCON2 Offset: 0xF78

Nonvolatile Memory Control 2 Register **Note:** This register always reads zeros, regardless of data written. Refer to the NVM Unlock Sequence section

Bit	7	6	5	4	3	2	1	0
				NVMCO	N2[7:0]			
Access	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0

Bits 7:0 - NVMCON2[7:0]



12.5.3 NVMADR

Name: NVMADR Offset: 0xF74

Data EEPROM Memory Address

Bit	15	14	13	12	11	10	9	8
							NVMAD	RH[1:0]
Access				•			R/W	R/W
Reset							0	0
Bit _	7	6	5	4	3	2	1	0
				NVMAD	0RL[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 9:8 – NVMADRH[1:0] EEPROM Most Significant Address bits Note: This register is only implemented in devices with more than 256 bytes of data EEPROM.

Bits 7:0 - NVMADRL[7:0] EEPROM Least Significant Address bits



12.5.4 NVMDAT

Name:	NVMDAT
Offset:	0xF76

Data EEPROM Memory Data

Bit	7	6	5	4	3	2	1	0
	NVMDAT[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 – NVMDAT[7:0] The value of the data memory byte returned from NVMADR after a Read command, or the data written by a Write command.



12.5.5 TBLPTR

Name: TBLPTR Offset: 0xFF6

Program, Configuration, Device ID and User ID Memory Address

Bit	23	22	21	20	19	18	17	16
			TBLPTR21			TBLPTRU[4:0]		
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				TBLPT	RH[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				TBLPT	RL[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 21 – TBLPTR21 NVM Most Significant Address bit

Value	Description
1	Access Configuration, User ID, Device ID, and Revision ID spaces
0	Access Program Flash Memory space

Bits 20:16 - TBLPTRU[4:0] NVM Upper Address bits

Bits 15:8 – TBLPTRH[7:0] High Byte of NVM Address bits

Bits 7:0 – TBLPTRL[7:0] Low Byte of NVM Address bits



12.5.6 TABLAT

Name:	TABLAT
Offset:	0xFF5

Program, Configuration, Device ID, and User ID Memory Data

Bit	7	6	5	4	3	2	1	0
	TABLAT[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 – TABLAT[7:0] The value of the NVM memory byte returned from the address contained in TBLPTR after a TBLRD command, or the data written to the latch by a TBLWT command.



13. 8x8 Hardware Multiplier

13.1 Introduction

All PIC18 devices include an 8x8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 13-1.

13.2 Operation

Example 13-1 shows the instruction sequence for an 8x8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 13-2 shows the sequence to do an 8x8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

Example 13-1. 8x8 Unsigned Multiply Routine

MOVF ARG1, W ; MULWF ARG2 ; ARG1 * ARG2 -> PRODH:PRODL

Example 13-2. 8x8 Signed Multiply Routine

MOVF	ARG1, W	
MULWF	ARG2	; ARG1 * ARG2 -> PRODH:PRODI
BTFSC	ARG2, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH - ARG1
MOVF	ARG2, W	
BTFSC	ARG1, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH - ARG2

		Program	Cycles	Time				
Routine	Multiply Method	Memory (Words)	(Max)	@ 64 MHz	@ 40 MHz	@ 10 MHz	@ 4 MHz	
ave unsigned	Without hardware multiply	13	69	4.3 µs	6.9 µs	27.6 µs	69 µs	
8x8 unsigned	Hardware multiply	1	1	62.5 ns	100 ns	400 ns	1 µs	
8x8 signed	Without hardware multiply	33	91	5.7 µs	9.1 µs	36.4 µs	91 µs	
oxo signeu	Hardware multiply	6	6	375 ns	600 ns	2.4 µs	6 µs	
16x16 unsigned	Without hardware multiply	21	242	15.1 µs	24.2 µs	96.8 µs	242 µs	
16x16 unsigned	Hardware multiply	28	28	1.8 µs	2.8 µs	11.2 µs	28 µs	
16x16 signed	Without hardware multiply	52	254	15.9 µs	25.4 µs	102.6 µs	254 µs	
TOX TO SIgned	Hardware multiply	35	40	2.5 µs	4.0 µs	16.0 µs	40 µs	

Example 13-3 shows the sequence to do a 16 x 16 unsigned multiplication. The equation below shows the algorithm that is used. The 32-bit result is stored in four registers (RES[3:0]).



16 x 16 Unsigned Multiplication Algorithm

 $RES3: RES0 = ARG1H: ARG1L \bullet ARG2H: ARG2L = (ARG1H \bullet ARG2H \bullet 2^{16}) + (ARG1H \bullet ARG2L \bullet 2^{8}) + (ARG1L \bullet ARG2H \bullet 2^{8}) + (ARG1L \bullet ARG2L)$

	ARG1L, W	
MULWF	ARG2L	; ARG1L * ARG2L \rightarrow PRODH:PRODL
	PRODH, RES1	
MOV F.F.	PRODL, RESO	;
MOVE	ARG1H, W	;
		, ARG1H * ARG2H → PRODH:PRODL
	PRODH, RES3	
	PRODL, RES2	•
	- , -	
MOVF	ARG1L, W	
MULWF	ARG2H	; ARG1L * ARG2H \rightarrow PRODH:PRODL
MOVF	PRODL, W	;
ADDWF	RES1, F	; Add cross products
	PRODH, W	;
ADDWFC	RES2, F	;
	WREG	;
ADDWFC	RES3, F	;
MOUT	ADC1U M	
MUTWE	ARG1H, W	; ; ARG1H * ARG2L \rightarrow PRODH:PRODL
	PRODL, W	
		, ; Add cross products
	PRODH, W	; Add closs produces
	RES2, F	
CLRF		;
	RES3, F	,

Example 13-4 shows the sequence to do a 16 x 16 signed multiply. The equation below shows the algorithm used. The 32-bit result is stored in four registers (RES[3:0]). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

16 x 16 Signed Multiplication Algorithm

 $\begin{aligned} RES3: RES0 &= ARG1H: ARG1L \bullet ARG2H: ARG2L = \left(ARG1H \bullet ARG2H \bullet 2^{16}\right) + \left(ARG1H \bullet ARG2L \bullet 2^{8}\right) + \\ \left(ARG1L \bullet ARG2H \bullet 2^{8}\right) + \left(ARG1L \bullet ARG2L\right) + \left(-1 \bullet ARG2H[7] \bullet ARG1H: ARG1L \bullet 2^{16}\right) + \left(-1 \bullet ARG1H[7] \bullet ARG2H: ARG2L \bullet 2^{16}\right) \end{aligned}$

Ex	ample 13-4. 16 >	x 16 Signed Multi	ply Routine
;	MOVFF MOVF MULWF	ARG1L, W ARG2L PRODH, RES1 PRODL, RES0 ARG1H, W ARG2H PRODH, RES3 PRODL, RES2	; ARG1L * ARG2L → PRODH:PRODL ; ; ; ARG1H * ARG2H → PRODH:PRODL ; ;
;	MOVF MULWF MOVF ADDWF MOVF ADDWFC CLRF	ARG1L, W ARG2H PRODL, W RES1, F PRODH, W RES2, F WREG	; ARG1L * ARG2H → PRODH:PRODL ; ; Add cross products ; ;



PIC18(L)F67K40 8x8 Hardware Multiplier

;	ADDWFC	RES3, F	;
,	MULWF MOVF ADDWF	ARG2L PRODL, W	; ; ARG1H * ARG2L → PRODH:PRODL ; ; Add cross products ;
;	CLRF	RES2, F WREG RES3, F	; ; ;
,	BRA MOVF SUBWF	SIGN_ARG1 ARG1L, W RES2 ARG1H, W	; ARG2H:ARG2L neg? ; no, check ARG1 ; ;
SIGN AR	G1:		
_	BRA MOVF SUBWF	CONT_CODE ARG2L, W RES2 ARG2H, W	
; cont_co	DE: :		



13.3 Register Summary - 8x8 Hardware Multiplier

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0FF2										
0x0FF3 PROD 7:0 PRODL[7:0]										
UXUFFS	PROD	15:8	PRODH[7:0]							

13.4 Register Definitions: 8x8 Hardware Multiplier



13.4.1 PROD

Name:	PROD
Offset:	0xFF3

Product Register Pair

The PROD register stores the 16-bit result yielded by the unsigned operation performed by the 8x8 hardware multiplier.

Bit	15	14	13	12	11	10	9	8
	PRODH[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	х	х	х	х	х	х	х	х
Bit	7	6	5	4	3	2	1	0
	PRODL[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	х	Х	Х	Х	Х	Х	Х	x

Bits 15:8 - PRODH[7:0]

PROD Most Significant bits.

Bits 7:0 – PRODL[7:0]

PROD Least Significant bits.



14. CRC - Cyclic Redundancy Check Module with Memory Scanner

The Cyclic Redundancy Check (CRC) module provides a software-configurable hardwareimplemented CRC checksum generator. This module includes the following features:

- Any standard CRC up to 16 bits can be used
- Configurable Polynomial
- Any seed value up to 16 bits can be used
- Standard and reversed bit order available
- Augmented zeros can be added automatically or by the user
- · Memory scanner for fast CRC calculations on program memory user data
- Software loadable data registers for communication CRCs

14.1 CRC Module Overview

The CRC module provides a means for calculating a check value of program memory. The CRC module is coupled with a memory scanner for faster CRC calculations. The memory scanner can automatically provide data to the CRC module. The CRC module can also be operated by directly writing data to SFRs, without using a scanner.

14.2 CRC Functional Overview

The CRC module can be used to detect bit errors in the Flash memory using the built-in memory scanner or through user input RAM memory. The CRC module can accept up to a 16-bit polynomial with up to a 16-bit seed value. A CRC calculated check value (or checksum) will then be generated into the CRCACC registers for user storage. The CRC module uses an XOR shift register implementation to perform the polynomial division required for the CRC calculation.



Figure 14-1. CRC Example

Rev. 10-000206A 1/8/2014

CRC-16-ANSI

 $x^{16} + x^{15} + x^2 + 1$ (17 bits)

Standard 16-bit representation = 0x8005

CRCXORH = 0b10000000 CRCXORL = 0b0000010- (1)

Data Sequence:

0x55, 0x66, 0x77, 0x88

DLEN = 0b0111 PLEN = 0b1111

Data entered into the CRC: SHIFTM = 0:

01010101 01100110 01110111 10001000

SHIFTM = 1:

10101010 01100110 11101110 00010001

Check Value (ACCM = 1):

SHIFTM = 0: 0x32D6 CRCACCH = 0b00110010 CRCACCL = 0b11010110 SHIFTM = 1: 0x6BA2

CRCACCH = 0b01101011 CRCACCL = 0b10100010


Note 1: Bit 0 is unimplemented. The LSb of any CRC polynomial is always '1' and will always be treated as a '1' by the CRC for calculating the CRC check value. This bit will be read in software as a '0'.

14.3 CRC Polynomial Implementation

Any polynomial can be used. The polynomial and accumulator sizes are determined by the PLEN bits. For an n-bit accumulator, PLEN = n-1 and the corresponding polynomial is n+1 bits. Therefore, the accumulator can be any size up to 16 bits with a corresponding polynomial up to 17 bits. The MSb and LSb of the polynomial are always '1' which is forced by hardware. However, the LSb of the CRCXORL register is unimplemented and always reads as '0'.

All polynomial bits between the MSb and LSb are specified by the CRCXOR registers. For example, when using CRC16-ANSI, the polynomial is defined as $X^{16}+X^{15}+X^2+1$. The X^{16} and $X^0 = 1$ terms are the MSb and LSb controlled by hardware. The X^{15} and X^2 terms are specified by setting the corresponding CRCXOR[15:0] bits with the value of 0x8004. The actual value is 0x8005 because the hardware sets the LSb to 1. Refer to Figure 14-1.





14.4 CRC Data Sources

Data can be input to the CRC module in two ways:

- User data using the CRCDAT registers
- From Flash memory using the program memory scanner

Up to 16 bits of data per word are specified with the DLEN bits. Only the number of data bits in the CRCDATA registers specified by DLEN will be used, other data bits in CRCDATA registers will be ignored.

Data is moved into the CRCSHIFT as an intermediate to calculate the check value located in the CRCACC registers.

The SHIFTM bit is used to determine the bit order of the data being shifted into the accumulator. If SHIFTM is not set, the data will be shifted in MSb first (Big Endian). The value of DLEN will determine the MSb. If SHIFTM bit is set, the data will be shifted into the accumulator in reversed order, LSb first (Little Endian).

The CRC module can be seeded with an initial value by setting the CRCACC registers to the appropriate value before beginning the CRC.

14.4.1 CRC from User Data

To use the CRC module on data input from the user, the user must write the data to the CRCDAT registers. The data from the CRCDAT registers will be latched onto the shift registers on any write to the CRCDATL register.

14.4.2 CRC from Flash

To use the CRC module on data located in Flash memory, the user can initialize the program memory scanner as defined in the Program Memory Scan Configuration section.

14.5 CRC Check Value

The CRC check value will be located in the CRCACC registers after the CRC calculation has finished. The check value will depend on the ACCM and SHIFTM mode settings.

When the ACCM bit is set, the CRC module augments the data with a number of zeros equal to the length of the polynomial to align the final check value. When the ACCM bit is not set, the CRC will stop at the end of the data. A number of zeros equal to the length of the polynomial can then be entered into CRCDAT to find the same check value as augmented mode. Alternatively, the expected check value can be entered at this point to make the final result equal 0.



When the CRC check value is computed with the SHIFTM bit set, selecting LSb first, and the ACCM bit is set then the final value in the CRCACC registers will be reversed such that the LSb will be in the MSb position and vice versa. This is the expected check value in bit reversed form. When creating a check value to be appended to a data stream, then a bit reversal must be performed on the final value to achieve the correct checksum. CRC can be used to do this reversal by following the steps below:

- 1. Save CRCACC value in user RAM space.
- 2. Clear the CRCACC registers.
- 3. Clear the CRCXOR registers.
- 4. Write the saved CRCACC value to the CRCDAT input.

The properly oriented check value will be in the CRCACC registers as the result.

14.6 CRC Interrupt

The CRC will generate an interrupt when the BUSY bit transitions from 1 to 0. The CRCIF Interrupt Flag bit of the PIRx register is set every time the BUSY bit transitions, regardless of whether or not the CRC interrupt is enabled. The CRCIF bit can only be cleared in software. The CRC interrupt enable is the CRCIE bit of the PIEx register.

14.7 Configuring the CRC

The following steps illustrate how to properly configure the CRC.

- 1. Determine if the automatic program memory scan will be used with the scanner or manual calculation through the SFR interface and perform the actions specified in CRC Data Sources, depending on which decision was made.
- 2. If desired, seed a starting CRC value into the CRCACC registers.
- 3. Program the CRCXOR registers with the desired generator polynomial.
- 4. Program the DLEN bits with the length of the data word 1 (refer to Figure 14-1). This determines how many times the shifter will shift into the accumulator for each data word.
- 5. Program the PLEN bits with the length of the polynomial -2 (refer to Figure 14-1).
- 6. Determine whether shifting in trailing zeros is desired and set the ACCM bit accordingly.
- 7. Likewise, determine whether the MSb or LSb must be shifted first and write the SHIFTM bit accordingly.
- 8. Set the GO bit to begin the shifting process.
- 9. If manual SFR entry is used, monitor the FULL bit. When FULL = 0, another word of data can be written to the CRCDAT registers, keeping in mind that the Most Significant Byte, CRCDATH, must be written first if the data has more than eight bits, as the shifter will begin upon the CRCDATL register being written.
- 10. If the scanner is used, the scanner will automatically stuff words into the CRCDAT registers as needed, as long as the SCANGO bit is set.
- 11. If using the Flash memory scanner, monitor the PIRx SCANIF bit (or the SCANGO bit) for the scanner to finish pushing information into the CRCDATA registers. After the scanner is completed, monitor the BUSY bit to determine that the CRC has been completed and the check value can be read from the CRCACC registers. If both the interrupt flags are set (or both BUSY and SCANGO bits are cleared), the completed CRC calculation can be read from the CRCACC registers.
- 12. If manual entry is used, monitor the BUSY bit to determine when the CRCACC registers hold the valid check value.



14.8 Program Memory Scan Configuration

The program memory scan module may be used in conjunction with the CRC module to perform a CRC calculation over a range of program memory addresses. To set up the scanner to work with the CRC the following steps need to performed:

- 1. Set both the EN and SCANEN bits. If they get disabled, all internal states of the scanner and the CRC are reset. However, the CRC SFR registers are unaffected.
- 2. Choose which memory access mode is to be used (see Scanning Modes) and set the MODE bits accordingly.
- 3. Based on the memory access mode, set the INTM bits to the appropriate Interrupt mode (see Interrupt Interaction).
- 4. Set the SCANLADR and SCANHADR registers with the respective beginning and ending locations in memory that are to be scanned.
- 5. The GO bit must be set before setting the SCANGO bit. Setting the SCANGO bit starts the scan. Both the EN and GO bits must be enabled to use the scanner. When either of these bits are disabled, the scan aborts and the INVALID bit is set. The scanner will wait for the signal from the CRC that it is ready for the first Flash memory location, then begin loading data into the CRC. It will continue to do so until it either hits the configured end address or an address that is unimplemented on the device, at which point the SCANGO bit will clear, Scanner functions will cease, and the SCANIF interrupt will be triggered. Alternately, the SCANGO bit can be cleared in software to terminate the scan early if desired.

14.9 Scanner Interrupt

The scanner will trigger an interrupt when the SCANGO bit transitions from '1' to '0'. The SCANIF interrupt flag of PIRx is set when the last memory location is reached and the data is entered into the CRCDATA registers. The SCANIF bit can only be cleared in software. The SCAN interrupt enable is the SCANIE bit of the PIEx register.

14.10 Scanning Modes

The memory scanner can scan in four modes: Burst, Peek, Concurrent, and Triggered. These modes are controlled by the MODE bits. The four modes are summarized in Table 14-1.

14.10.1 Burst Mode

When MODE = 01, the scanner is in Burst mode. In Burst mode, CPU operation is stalled beginning with the operation after the one that sets the SCANGO bit, and the scan begins, using the instruction clock to execute. The CPU is held in its current state until the scan stops. Note that because the CPU is not executing instructions, the SCANGO bit cannot be cleared in software, so the CPU will remain stalled until one of the hardware end-conditions occurs. Burst mode has the highest throughput for the scanner, but has the cost of stalling other execution while it occurs.

14.10.2 Concurrent Mode

When MODE = 00, the scanner is in Concurrent mode. Concurrent mode, like Burst mode, stalls the CPU while performing accesses of memory. However, while Burst mode stalls until all accesses are complete, Concurrent mode allows the CPU to execute in between access cycles.

14.10.3 Triggered mode

When MODE = 11, the scanner is in Triggered mode. Triggered mode behaves identically to Concurrent mode, except instead of beginning the scan immediately upon the SCANGO bit being set, it waits for a rising edge from a separate trigger source which is determined by the SCANTRIG register.



14.10.4 Peek Mode

When MODE = 10, the scanner is in Peek mode. Peek mode waits for an instruction cycle in which the CPU does not need to access the NVM (such as a branch instruction) and uses that cycle to do its own NVM access. This results in the lowest throughput for the NVM access (and can take a much longer time to complete a scan than the other modes), but does so without any impact on execution times, unlike the other modes.

Table 14-1.	Summary	of Scanner	Modes
	Sammary	or scunner	moucs

	MODE[1:0]	Description						
		First Scan Access	CPU Operation					
11	Triggered	As soon as possible following a trigger	Stalled during NVM access	CPU resumes execution following each access				
10	Peek	At the first dead cycle	Timing is unaffected	CPU continues execution following each access				
01	Burst			CPU suspended until scan completes				
00	Concurrent	As soon as possible	Stalled during NVM access	CPU resumes execution following each access				

14.10.5 Interrupt Interaction

The INTM bit controls the scanner's response to interrupts depending on which mode the NVM scanner is in, as described in the following table.

Table 14-2. Scan Interrupt Modes

INTM	MODE[1:0]						
	MODE == Burst	MODE == CONCURENT or TRIGGERED	MODE == PEEK				
1	Interrupt overrides SCANGO (to zero) to pause the burst and the interrupt handler executes at full speed; Scanner Burst resumes when interrupt completes.	Scanner suspended during interrupt response (SCANGO = 0); interrupt executes at full speed and scan resumes when the interrupt is complete.	This bit is ignored				
0	Interrupts do not override SCANGO, and the scan (burst) operation will continue; interrupt response will be delayed until scan completes (latency will be increased).	Scanner accesses NVM during interrupt response.	This bit is ignored				

In general, if INTM = 0, the scanner will take precedence over the interrupt, resulting in decreased interrupt processing speed and/or increased interrupt response latency. If INTM = 1, the interrupt will take precedence and have a better speed, delaying the memory scan.

14.10.6 WWDT Interaction

Operation of the WWDT is not affected by scanner activity. Hence, it is possible that long scans, particularly in Burst mode, may exceed the WWDT time-out period and result in an undesired device Reset. This may be considered when performing memory scans with an application that also utilizes WWDT.

14.10.7 In-Circuit Debug (ICD) Interaction

The scanner freezes when an ICD halt occurs, and remains frozen until user-mode operation resumes. The debugger may inspect the SCANCON0 and SCANLADR registers to determine the state of the scan.

The ICD interaction with each operating mode is summarized in the following table.



	Scanner Operating Mode							
ICD Halt	Peek	Concurrent Triggered	Burst					
External Halt		If external halt is asserted during a scan cycle, the instruction (delayed by scan) may or may not execute before ICD entry, depending on external halt timing	If external halt is asserted during the BSF(SCANCON.GO), ICD entry occurs, and the burst is delayed until ICD exit. Otherwise, the current NVM-access cycle will complete, and then the scanner will be interrupted for ICD entry.					
		If external halt is asserted during the cycle immediately prior to the scan cycle, both scan and instruction execution happen after the ICD exits	If external halt is asserted during the burst, the burst is suspended and will resume with ICD exit					
PC Breakpoint	If the scanner will peek an instruction that is not executed (because of ICD entry), the	Scan cycle occurs before ICD entry and instruction execution happens after the ICD exits						
Data Breakpoint	peek will occur after ICD exit, when the instruction executes	The instruction with the dataBP executes and ICD entry occurs immediately after. If scan is requested during that cycle, the scan cycle is postponed until the ICD exits.	If PCPB (or single step) is on BSF(SCANCON.GO), the ICD is entered before execution; execution of the burst will occur at ICD exit, and the burst will run to completion. Note that the burst can be interrupted by an external halt.					
Single Step		If a scan cycle is ready after the debug instruction is executed, the scan will read PFM and then the ICD is re- entered						
SWBP and ICDINST		If the scan stalls a SWBP, the scan cycle occurs and the ICD is entered	If SWBP replaces BSF(SCANCON.GO), the ICD will be entered; instruction execution will occur at ICD exit (from ICDINSTR register), and the burst will run to completion					

Table 14-3. ICD and Scanner Interactions

14.10.8 Peripheral Module Disable

Both the CRC and scanner module can be disabled individually by setting the CRCMD and SCANMD bits of the PMD0 register. The SCANMD can be used to enable or disable to the scanner module only if the SCANE bit of Configuration Word 4 is set. If the SCANE bit is cleared, then the scanner module is not available for use and the SCANMD bit is ignored.



14.11 Register Summary - CRC

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0F3E										
0x0F3F	CRCDAT	7:0				CRCDA	TL[7:0]			
0.01.31	CICDAI	15:8				CRCDA	TH[7:0]			
0x0F41	CRCACC	7:0				CRCAC	CL[7:0]			
0X0F41	CREACE	15:8				CRCAC	CH[7:0]			
0x0F43	CDCCLUET	7:0				CRCSH	FTL[7:0]			
0X0F43	CRCSHIFT	15:8				CRCSHI	FTH[7:0]			
0.0545	CRCXOR	7:0				CRCXORL[6:0]				CRCXORL0
0x0F45		15:8				CRCXC	RH[7:0]			
0x0F47	CRCCON0	7:0	EN	GO	BUSY	ACCM			SHIFTM	FULL
0x0F48	CRCCON1	7:0		DLEN	I[3:0]			PLE	V[3:0]	
		7:0				SCANLA	DRL[7:0]			
0x0F49	SCANLADR	15:8				SCANLA	DRH[7:0]			
		23:16					SCANLA	DRU[5:0]		
		7:0				SCANHA	DRL[7:0]			
0x0F4C	SCANHADR 15:8 23:16	SCANHADRH[7:0]								
		23:16					SCANHA	DRU[5:0]		
0x0F4F	SCANCON0	7:0	SCANEN	SCANGO	BUSY	INVALID	INTM		MO	DE[1:0]
0x0F50	SCANTRIG	7:0						TSE	L[3:0]	

14.12 Register Definitions: CRC and Scanner Control

Long bit name prefixes for the CRC are shown in the table below. Refer to the **"Long Bit Names"** section for more information.

Table 14-4. CRC Long Bit Name Prefixes

Peripheral	Bit Name Prefix
CRC	CRC

Related Links

Long Bit Names



14.12.1 CRCCON0

Name:	CRCCON0
Offset:	0xF47
Reset:	0

CRC Control Register 0

Bit	7	6	5	4	3	2	1	0
	EN	GO	BUSY	ACCM			SHIFTM	FULL
Access	R/W	R/W	RO	R/W			R/W	RO
Reset	0	0	0	0			0	0

Bit 7 – EN CRC Enable bit

Value	Description
1	CRC module is released from Reset
0	CRC is disabled and consumes no operating current

Bit 6 – GO CRC Start bit

Value	Description
1	Start CRC serial shifter
0	CRC serial shifter turned off

Bit 5 - BUSY CRC Busy bit

Value	Description
1	Shifting in progress or pending
0	All valid bits in shifter have been shifted into accumulator and EMPTY = 1

Bit 4 – ACCM Accumulator Mode bit

Value	Description
1	Data is augmented with zeros
0	Data is not augmented with zeros

Bit 1 – SHIFTM Shift Mode bit

Value	Description
1	Shift right (LSb)
0	Shift left (MSb)

Bit 0 – FULL Data Path Full Indicator bit

Value	Description
1	CRCDATH/L registers are full
0	CRCDATH/L registers have shifted their data into the shifter



14.12.2 CRCCON1

Name:	CRCCON1			
Offset:	0xF48			
Reset:	0			

CRC Control Register 1

Bit	7	6	5	4	3	2	1	0
Γ	DLEN[3:0]				PLEN[3:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:4 – DLEN[3:0] Data Length bits Denotes the length of the data word -1 (See Figure 14-1)

Bits 3:0 – PLEN[3:0] Polynomial Length bits Denotes the length of the polynomial -1 (See Figure 14-1)



14.12.3 CRCDAT

Name:	CRCDAT
Offset:	0xF3F

CRC Data Register

Bit	15	14	13	12	11	10	9	8
	CRCDATH[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	Х	х	х	x	х	х	х	х
Bit	7	6	5	4	3	2	1	0
	CRCDATL[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	Х	х	х	х	х	х	х	х

Bits 15:8 - CRCDATH[7:0] CRC Input/Output Data Most Significant Byte

Bits 7:0 - CRCDATL[7:0] CRC Input/Output Data Least Significant Byte



14.12.4 CRCACC

Name:	CRCACC
Offset:	0xF41
Reset:	0

CRC Accumulator Register

Bit	15	14	13	12	11	10	9	8
				CRCAC	CH[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				CRCAC	CL[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:8 – CRCACCH[7:0] CRC Accumulator Register Most Significant Byte Writing to this register writes the Most Significant Byte of the CRC accumulator register. Reading from this register reads the Most Significant Byte of the CRC accumulator.

Bits 7:0 – CRCACCL[7:0] CRC Accumulator Register Least Significant Byte Writing to this register writes the Least Significant Byte of the CRC accumulator register. Reading from this register reads the Least Significant Byte of the CRC accumulator.



14.12.5 CRCSHIFT

Name:	CRCSHIFT
Offset:	0xF43
Reset:	0

CRC Shift Register

Bit	15	14	13	12	11	10	9	8
				CRCSHI	FTH[7:0]			
Access	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				CRCSHI	FTL[7:0]			
Access	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0

Bits 15:8 – CRCSHIFTH[7:0] CRC Shifter Register Most Significant Byte Reading from this register reads the Most Significant Byte of the CRC Shifter.

Bits 7:0 – CRCSHIFTL[7:0] CRC Shifter Register Least Significant Byte Reading from this register reads the Least Significant Byte of the CRC Shifter.



14.12.6 CRCXOR

Name:	CRCXOR
Offset:	0xF45

CRC XOR Register

Bit	15	14	13	12	11	10	9	8
				CRCXO	RH[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	х	х	х	х	х	х	х	х
Bit	7	6	5	4	3	2	1	0
				CRCXORL[6:0]				CRCXORLO
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	U
Reset	х	х	х	х	х	х	х	1

Bits 15:8 – CRCXORH[7:0] XOR of Polynomial Term XN Enable Most Significant Byte

Bits 7:1 – CRCXORL[6:0] XOR of Polynomial Term XN Enable Least Significant Byte

Bit 0 – CRCXORL0 LSb is unimplemented. Read as '1'



14.12.7 SCANCON0

Name:	SCANCON0
Offset:	0xF4F

Scanner Access Control Register 0

Bit	7	6	5	4	3	2	1	0
	SCANEN	SCANGO	BUSY	INVALID	INTM		MOD	E[1:0]
Access	R/W	R/W/HC	R	R	R/W		R/W	R/W
Reset	0	0	0	1	0		0	0

Bit 7 – SCANEN Scanner Enable bit⁽¹⁾

Value	Description
1	Scanner is enabled
0	Scanner is disabled, internal states are reset

Bit 6 – SCANGO Scanner GO bit^(2, 3)

Value	Description
1	When the CRC sends a ready signal, NVM will be accessed according to MDx and data passed to the client peripheral.
0	Scanner operations will not occur

Bit 5 – BUSY Scanner Busy Indicator bit⁽⁴⁾

Value	Description
1	Scanner cycle is in process
0	Scanner cycle is complete (or never started)

Bit 4 – INVALID Scanner Abort Signal bit

Value	Description
1	SCANLADRL/H/U has incremented to an invalid address ⁽⁶⁾ or the scanner was not set up correctly ⁽⁷⁾
0	SCANLADRL/H/U points to a valid address

Bit 3 – INTM NVM Scanner Interrupt Management Mode Select bit

Value	Condition	Description
Х	MODE = 10	This bit is ignored
1	MODE = 01	CPU is stalled until all data is transferred. SCANGO is overridden (to zero) during interrupt operation; scanner resumes after returning from interrupt
0	MODE = 01	CPU is stalled until all data is transferred. SCANGO is not affected by interrupts, the interrupt response will be affected
1	MODE = 00 OR 11	SCANGO is overridden (to zero) during interrupt operation; scan operations resume after returning from interrupt
0	MODE = 00 OR 11	Interrupts do not prevent NVM access

Bits 1:0 - MODE[1:0] Memory Access Mode bits⁽⁵⁾

Value	Description
11	Triggered mode
10	Peek mode
01	Burst mode
00	Concurrent mode



- 1. Setting SCANEN = 0 (SCANCON0 register) does not affect any other register content.
- 2. This bit is cleared when LADR > HADR (and a data cycle is not occurring).
- 3. If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response.
- 4. BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal.
- 5. See Table 14-1 for more detailed information.
- 6. An invalid address can occur when the entire range of PFM is scanned and the value of LADR rolls over. An invalid address can also occur if the value in the Scan Low address registers points to a location that is not mapped in the memory map of the device.
- 7. CRCEN and CRCGO bits must be set before setting SCANGO bit. Refer to Program Memory Scan Configuration.



14.12.8 SCANLADR

Name:	SCANLADR
Offset:	0xF49
Reset:	0

Scan Low Address Register

Bit	23	22	21	20	19	18	17	16
					SCANLA	DRU[5:0]		
Access		l l	R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Γ				SCANLA	DRH[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Γ				SCANLA	DRL[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 21:16 – SCANLADRU[5:0] Scan Start/Current Address upper byte Upper bits of the current address to be fetched from, value increments on each fetch of memory.

Bits 15:8 – SCANLADRH[7:0] Scan Start/Current Address high byte High byte of the current address to be fetched from, value increments on each fetch of memory.

Bits 7:0 – SCANLADRL[7:0] Scan Start/Current Address low byte

Low byte of the current address to be fetched from, value increments on each fetch of memory.

- 1. Registers SCANLADRU/H/L form a 22-bit value, but are not guarded for atomic or asynchronous access; registers may only be read or written while SCANGO = 0.
- 2. While SCANGO = 1, writing to this register is ignored.



14.12.9 SCANHADR

Name:	SCANHADR
Offset:	0xF4C
Reset:	0

Scan High Address Register

Bit	23	22	21	20	19	18	17	16
					SCANHA	DRU[5:0]		
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8
				SCANHA	DRH[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1
Bit	7	6	5	4	3	2	1	0
				SCANHA	DRL[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

Bits 21:16 - SCANHADRU[5:0] Scan End Address bits

Upper bits of the address at the end of the designated scan

Bits 15:8 – SCANHADRH[7:0] Scan End Address bits

High byte of the address at the end of the designated scan

Bits 7:0 – SCANHADRL[7:0] Scan End Address bits

Low byte of the address at the end of the designated scan

- 1. Registers SCANHADRU/H/L form a 22-bit value but are not guarded for atomic or asynchronous access; registers may only be read or written while SCANGO = 0.
- 2. While SCANGO = 1, writing to this register is ignored.



14.12.10 SCANTRIG

Name:	SCANTRIG
Offset:	0xF50
Reset:	0

SCAN Trigger Selection Register

Bit	7	6	5	4	3	2	1	0
						TSEL	[3:0]	
Access		•		•	R/W	R/W	R/W	R/W
Reset					0	0	0	0

Bits 3:0 - TSEL[3:0] Scanner Data Trigger Input Selection bits

Table	14-5.	SCAN	Trigger Sour	ces
TUNIC	TT D	20,414	Ingger Jour	200

TSEL	Trigger Source
1111	Reserved
1110	Reserved
1101	Reserved
1100	SMT2OUT
1011	SMT1OUT
1010	TMR8_postscaled
1001	TMR7_output
1000	TMR6_postscaled
0111	TMR5_output
0110	TMR4_postscaled
0101	TMR3_output
0100	TMR2_postscaled
0011	TMR1_output
0010	TMR0_output
0001	CLKREF_output
0000	LFINTOSC



15. Interrupts

The PIC18(L)F67K40 devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high or low-priority level. The high-priority interrupt vector is at 0008h and the low-priority interrupt vector is at 0018h. A high-priority interrupt event will interrupt a low-priority interrupt that may be in progress.

The registers for controlling interrupt operation are:

- INTCON
- PIRx (Interrupt flags)
- PIEx (Interrupt enables)
- IPRx (High/Low interrupt priority)

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- **Enable bit** that allows program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** to select high priority or low priority

15.1 Midrange Compatibility

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC^{*} microcontroller midrange devices. In Compatibility mode, the interrupt priority bits of the IPRx registers have no effect. The PEIE/GIEL bit is the global interrupt enable for the peripherals. The PEIE/GIEL bit disables only the peripheral interrupt sources and enables the peripheral interrupt sources when the GIE/GIEH bit is also set. The GIE/GIEH bit is the global interrupt sources, including the peripherals. All interrupts branch to address 0008h in Compatibility mode.

15.2 Interrupt Priority

The interrupt priority feature is enabled by setting the IPEN bit. When interrupt priority is enabled the GIE/GIEH and PEIE/GIEL Global Interrupt Enable bits of Compatibility mode are replaced by the GIEH high priority, and GIEL low priority, global interrupt enables. When the IPEN bit is set, the GIEH bit enables all interrupts which have their associated bit in the IPRx register set. When the GIEH bit is cleared, then all interrupt sources including those selected as low priority in the IPRx register are disabled.

When both GIEH and GIEL bits are set, all interrupts selected as low priority sources are enabled.

A high-priority interrupt will vector immediately to address 00 0008h and a low-priority interrupt will vector to address 00 0018h.

15.3 Interrupt Response

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. The GIE/GIEH bit is the Global Interrupt Enable when the IPEN bit is cleared. When the IPEN bit is set, enabling interrupt priority levels, the GIEH bit is the high priority Global Interrupt Enable and the GIEL bit is the low priority Global Interrupt Enable. High-priority interrupt sources can interrupt a low-priority interrupt. Low-priority interrupts are not processed while high-priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be




determined by polling the interrupt flag bits in the INTCONx and PIRx registers. The interrupt flag bits must be cleared by software before re-enabling interrupts to avoid repeating the same interrupt.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE/GIEH bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the interrupt-on-change pins, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one-cycle or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bits or the Global Interrupt Enable bit.

Important: Do not use the MOVFF instruction to modify any of the interrupt control registers while any interrupt is enabled. Doing so may cause erratic microcontroller behavior.

Figure 15-1. PIC18 Interrupt Logic



15.4 INTCON Registers

The INTCON registers are readable and writable registers, which contain various enable and priority bits.



15.5 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are 9 PIR registers.

15.6 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are 9 Peripheral Interrupt Enable registers. When IPEN = 0, the PEIE/GIEL bit must be set to enable any of these peripheral interrupts.

15.7 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are 9 Peripheral Interrupt Priority registers. Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

15.8 INTn Pin Interrupts

PIC18(L)F67K40 devices have 4 external interrupt sources which can be assigned to any pin on PORTA and PORTB using PPS. The external interrupt sources are edge-triggered. If the corresponding INTxEDG bit in the INTCON register is set (= 1), the interrupt is triggered by a rising edge. It the bit is clear, the trigger is on the falling edge.

All external interrupts (INT0, INT1, INT2, INT3) can wake up the processor from Idle or Sleep modes if bit INTxE was set prior to going into those modes. If the Global Interrupt Enable bit (GIE/GIEH) is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority is determined by the value contained in the corresponding interrupt priority bit (INT0P, INT1P, INT2P, INT3) of the IPR0 register.

15.9 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFh \rightarrow 0000h) will set TMR0IF. The interrupt can be enabled or disabled by setting or clearing the enable bit, TMR0IE. Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP. See **"TMR0 - Timer0 Module"** chapter for further details on the Timer0 module.

Related Links

TMR0 - Timer0 Module

15.10 Interrupt-on-Change

An input change on any port pins that support IOC sets Flag bit, IOCIF. The interrupt can be enabled/ disabled by setting/clearing the enable bit, IOCIE. Pins must also be individually enabled in the IOCxP and IOCxN register. IOCIF is a read-only bit and the flag can be cleared by clearing the corresponding IOCxF registers. For more information, refer to the **"Interrupt-on-Change"** chapter.

Related Links

Interrupt-on-Change

15.11 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Saving Status, WREG and BSR Registers in RAM saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.



Example 15-1. Saving Status, WREG and BSR Registers in RAM MOVWF W_TEMP ; W_TEMP is in virtual bank MOVFF STATUS, STATUS_TEMP ; STATUS_TEMP located anywhere ; USER ISR CODE MOVFF BSR_TEMP, BSR ; Restore BSR MOVF W_TEMP, W ; Restore BSR MOVFF STATUS_TEMP, STATUS ; Restore STATUS

Related Links

Fast Register Stack



15.12 Register Summary - Interrupt Control

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0E1E										
0x0E1F	IPR0	7:0			TMR0IP	IOCIP	INT3IP	INT2IP	INT1IP	INTOIP
0x0E20	IPR1	7:0	OSCFIP	CSWIP					ADTIP	ADIP
0x0E21	IPR2	7:0	HLVDIP	ZCDIP				C3 IP	C2IP	C 1IP
0x0E22	IPR3	7:0	RC2 IP	TX2 IP	RC 1IP	TX 1IP	BCL2 IP	SSP2 IP	BCL 1IP	SSP 1IP
0x0E23	IPR4	7:0			RC5IP	TX5IP	RC4IP	TX4IP	RC3IP	TX3IP
0x0E24	IPR5	7:0	TMR8IP	TMR7IP	TMR6IP	TMR5IP	TMR4IP	TMR3IP	TMR2IP	TMR1IP
0x0E25	IPR6	7:0					TMR7GIP	TMR5GIP	TMR3GIP	TMR1GIP
0x0E26	IPR7	7:0				CCP5IP	CCP4IP	CCP3IP	CCP2IP	CCP1IP
0x0E27	IPR8	7:0	SCANIP	CRCIP	NVMIP					CWG1IP
0x0E28	IPR9	7:0			SMT2PWAIP	SMT2PRAIP	SMT2IP	SMT1PWAIP	SMT1PRAIP	SMT1IP
0x0E29	PIE0	7:0			TMROIE	IOCIE	INT3 IE	INT2IE	INT1IE	INT OIE
0x0E2A	PIE1	7:0	OSCFIE	CSWIE					ADTIE	ADIE
0x0E2B	PIE2	7:0	HLVDIE	ZCDIE				C3 IE	C2IE	C 1IE
0x0E2C	PIE3	7:0	RC2 IE	TX2 IE	RC 1IE	TX 1IE	BCL2 IE	SSP2 IE	BCL 1IE	SSP 1IE
0x0E2D	PIE4	7:0			RC5IE	TX5IE	RC4IE	TX4IE	RC3IE	TX3IE
0x0E2E	PIE5	7:0	TMR8IE	TMR7IE	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE
0x0E2F	PIE6	7:0					TMR7GIE	TMR5GIE	TMR3GIE	TMR1GIE
0x0E30	PIE7	7:0				CCP5IE	CCP4IE	CCP3IE	CCP2IE	CCP1IE
0x0E31	PIE8	7:0	SCANIE	CRCIE	NVMIE					CWG1IE
0x0E32	PIE9	7:0			SMT2PWAIE	SMT2PRAIE	SMT2IE	SMT1PWAIE	SMT1PRAIE	SMT1IE
0x0E33	PIRO	7:0			TMR0IF	IOCIF	INT3IF	INT2IF	INT1IF	INTOIF
0x0E34	PIR1	7:0	OSCFIF	CSWIF					ADTIF	ADIF
0x0E35	PIR2	7:0	HLVDIF	ZCDIF				C3IF	C2IF	C1IF
0x0E36	PIR3	7:0	RC2IF	TX2IF	RC1IF	TX1IF	BCL2IF	SSP2IF	BCL1IF	SSP1IF
0x0E37	PIR4	7:0			RC5IF	TX5IF	RC4IF	TX4IF	RC3IF	TX3IF
0x0E38	PIR5	7:0	TMR8IF	TMR7IF	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF
0x0E39	PIR6	7:0					TMR7GIF	TMR5GIF	TMR3GIF	TMR1GIF
0x0E3A	PIR7	7:0				CCP5IF	CCP4IF	CCP3IF	CCP2IF	CCP1IF
0x0E3B	PIR8	7:0	SCANIF	CRCIF	NVMIF					CWG1IF
0x0E3C	PIR9	7:0			SMT2PWAIF	SMT2PRAIF	SMT2IF	SMT1PWAIF	SMT1PRAIF	SMT1IF
0x0E3D										
	Reserved									
0x0FF1										
0x0FF2	INTCON	7:0	GIE/GIEH	PEIE/GIEL	IPEN		INT3EDG	INT2EDG	INT1EDG	INT0EDG

15.13 Register Definitions: Interrupt Control



15.13.1 INTCON

Name:	INTCON
Offset:	0xFF2

Interrupt Control Register

Bit	7	6	5	4	3	2	1	0
Γ	GIE/GIEH	PEIE/GIEL	IPEN		INT3EDG	INT2EDG	INT1EDG	INTOEDG
Access	R/W	R/W	R/W		R/W	R/W	R/W	R/W
Reset	0	0	0		1	1	1	1

Bit 7 – GIE/GIEH Global Interrupt Enable bit

Value	Condition	Description
1	If IPEN = 1	Enables all unmasked interrupts and cleared by hardware for high-priority interrupts only
0	If IPEN = 1	Disables all interrupts
1	If IPEN = 0	Enables all unmasked interrupts and cleared by hardware for all interrupts
0	If IPEN = 0	Disables all interrupts

Bit 6 – PEIE/GIEL Peripheral Interrupt Enable bit

Value	Condition	Description
1	If IPEN = 1	Enables all low-priority interrupts and cleared by hardware for low-priority interrupts only
0	If IPEN = 1	Disables all low-priority interrupts
1	If IPEN = 0	Enables all unmasked peripheral interrupts
0	If IPEN = 0	Disables all peripheral interrupts

Bit 5 – IPEN Interrupt Priority Enable bit

Value	Description
1	Enable priority levels on interrupts
0	Disable priority levels on interrupts

Bits 0, 1, 2, 3 – INTxEDG External Interrupt 'x' Edge Select bit

Value	Description
1	Interrupt on rising edge of INTx pin
0	Interrupt on falling edge of INTx pin

Important: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software must ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt. This feature allows for software polling.



15.13.2 PIRO

Name: PIR0 Offset: 0xE33

Peripheral Interrupt Request (Flag) Register 0

Bit	7	6	5	4	3	2	1	0
			TMR0IF	IOCIF	INT3IF	INT2IF	INT1IF	INTOIF
Access			R/W	R	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0

Bit 5 – TMR0IF Timer0 Interrupt Flag bit⁽¹⁾

Value	Description
1	TMR0 register has overflowed (must be cleared by software)
0	TMR0 register has not overflowed

Bit 4 – IOCIF Interrupt-on-Change Flag bit^(1,2)

Value	Description
1	IOC event has occurred (must be cleared by software)
0	IOC event has not occurred

Bits 0, 1, 2, 3 – INTxIF External Interrupt 'x' Flag bit^(1,3)

Value	Description
1	External Interrupt 'x' has occurred
0	External Interrupt 'x' has not occurred

- 1. Interrupts are not disabled by the PEIE bit.
- 2. IOCIF is a read-only bit; to clear the interrupt condition, all bits in the IOCF register must be cleared.
- 3. The external interrupt GPIO pin is selected by the INTPPS register.



15.13.3 PIR1

Name: PIR1 Offset: 0xE34

Peripheral Interrupt Request (Flag) Register 1



Bit 7 – OSCFIF Oscillator Fail Interrupt Flag bit

Value	Description
1	Device oscillator failed, clock input has changed to HFINTOSC (must be cleared by software)
0	Device clock operating

Bit 6 – CSWIF Clock-Switch Interrupt Flag bit⁽¹⁾

Value	Description
1	New oscillator is ready for switch (must be cleared by software)
0	New oscillator is not ready for switch or has not been started

Bit 1 – ADTIF ADC Threshold Interrupt Flag bit

Value	Description
1	ADC Threshold interrupt has occurred (must be cleared by software)
0	ADC Threshold event is not complete or has not been started

Bit 0 – ADIF ADC Interrupt Flag bit

Value	Description
1	An A/D conversion completed (must be cleared by software)
0	The A/D conversion is not complete or has not been started

Note:


1. The CSWIF interrupt will not wake the system from Sleep. The system will sleep until another interrupt causes the wake-up.



15.13.4 PIR2

Name: PIR2 Offset: 0xE35

Peripheral Interrupt Request (Flag) Register 2



Bit 7 – HLVDIF HLVD Interrupt Flag bit

Value	Description
1	HLVD interrupt event has occurred
0	HLVD interrupt event has not occurred or has not been set up

Bit 6 – ZCDIF Zero-Cross Detect Interrupt Flag bit

Value	Description
1	ZCD Output has changed (must be cleared in software)
0	ZCD Output has not changed

Bits 0, 1, 2 – CxIF Comparator 'x' Interrupt Flag bit

Value	Description
1	Comparator Cx output has changed (must be cleared by software)
0	Comparator Cx output has not changed



15.13.5 PIR3

Name:	PIR3
Offset:	0xE36

Peripheral Interrupt Request (Flag) Register 3

Bit	7	6	5	4	3	2	1	0
	RC2IF	TX2IF	RC1IF	TX1IF	BCL2IF	SSP2IF	BCL1IF	SSP1IF
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 5, 7 – RCxIF EUSARTx Receive Interrupt Flag bit

Value	Description
1	The EUSARTx receive buffer, RCxREG, is full (cleared by reading RCxREG)
0	The EUSARTx receive buffer is empty

Bits 4, 6 – TXxIF EUSARTx Transmit Interrupt Flag bit

Value	Description
1	The EUSARTx transmit buffer, TXxREG, is empty (cleared by writing TXxREG)
0	The EUSARTx transmit buffer is full

Bits 1, 3 – BCLxIF MSSPx Bus Collision Interrupt Flag bit

Value	Description
1	A bus collision has occurred while the MSSPx module configured in I ² C host was transmitting (must be cleared in software)
0	No bus collision occurred

Bits 0, 2 – SSPxIF Synchronous Serial Port 'x' Interrupt Flag bit

Value	Description
1	The transmission/reception is complete (must be cleared in software)
0	Waiting to transmit/receive



15.13.6 PIR4

Name: PIR4 Offset: 0xE37

Peripheral Interrupt Request (Flag) Register 4

Bit	7	6	5	4	3	2	1	0
			RC5IF	TX5IF	RC4IF	TX4IF	RC3IF	TX3IF
Access			R	R	R	R	R	R
Reset			0	0	0	0	0	0

Bit 5 – RC5IF EUSART5 Receive Interrupt Flag bit

Value	Description
1	The EUSART5 receive buffer, RC5REG, is full (cleared by reading RC5REG)
0	The EUSART5 receive buffer is empty

Bit 4 – TX5IF EUSART5 Transmit Interrupt Flag bit

Value	Description
1	The EUSART5 transmit buffer, TX5REG, is empty (cleared by writing TX5REG)
0	The EUSART5 transmit buffer is full

Bit 3 – RC4IF EUSART4 Receive Interrupt Flag bit

Value	Description
1	The EUSART4 receive buffer, RC4REG, is full (cleared by reading RC4REG)
0	The EUSART4 receive buffer is empty

Bit 2 – TX4IF EUSART4 Transmit Interrupt Flag bit

Value	Description
1	The EUSART4 transmit buffer, TX4REG, is empty (cleared by writing TX4REG)
0	The EUSART4 transmit buffer is full

Bit 1 – RC3IF EUSART3 Receive Interrupt Flag bit

Value	Description
1	The EUSART3 receive buffer, RC3REG, is full (cleared by reading RC3REG)
0	The EUSART3 receive buffer is empty

Bit 0 – TX3IF EUSART3 Transmit Interrupt Flag bit

Value	Description
1	The EUSART3 transmit buffer, TX3REG, is empty (cleared by writing TX3REG)
0	The EUSART3 transmit buffer is full



15.13.7 PIR5

Name:	PIR5
Offset:	0xE38

Peripheral Interrupt Request (Flag) Register 5

Bit	7	6	5	4	3	2	1	0
	TMR8IF	TMR7IF	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bit 7 – TMR8IF TMR8 to PR8 Match Interrupt Flag bit

Value	Description
1	TMR8 to PR8 match occurred (must be cleared in software)
0	No TMR8 to PR8 match occurred

Bit 6 – TMR7IF TMR7 to PR7 Match Interrupt Flag bit

Value	Description
1	TMR7 to PR7 match occurred (must be cleared in software)
0	No TMR7 to PR7 match occurred

Bit 5 – TMR6IF TMR6 to PR6 Match Interrupt Flag bit

Value	Description
1	TMR6 to PR6 match occurred (must be cleared in software)
0	No TMR6 to PR6 match occurred

Bit 4 – TMR5IF TMR5 to PR5 Match Interrupt Flag bit

Value	Description
1	TMR5 to PR5 match occurred (must be cleared in software)
0	No TMR5 to PR5 match occurred

Bit 3 – TMR4IF TMR4 to PR4 Match Interrupt Flag bit

Value	Description
1	TMR4 to PR4 match occurred (must be cleared in software)
0	No TMR4 to PR4 match occurred

Bit 2 – TMR3IF TMR3 to PR3 Match Interrupt Flag bit

Value	Description
1	TMR3 to PR3 match occurred (must be cleared in software)
0	No TMR3 to PR3 match occurred

Bit 1 – TMR2IF TMR2 to PR2 Match Interrupt Flag bit

Value	Description
1	TMR2 to PR2 match occurred (must be cleared in software)
0	No TMR2 to PR2 match occurred

Bit 0 – TMR1IF TMR1 to PR1 Match Interrupt Flag bit

Value	Description
1	TMR1 to PR1 match occurred (must be cleared in software)
0	No TMR1 to PR1 match occurred



15.13.8 PIR6

Name: PIR6 Offset: 0xE39

PIR6 Peripheral Interrupt Request (Flag) Register 6

Bit	7	6	5	4	3	2	1	0
					TMR7GIF	TMR5GIF	TMR3GIF	TMR1GIF
Access				•	R/W	R/W	R/W	R/W
Reset					0	0	0	0

Bit 3 – TMR7GIF TMR7 Gate Interrupt Flag bit

Value	Description
1	TMR7 gate interrupt occurred (must be cleared in software)
0	No TMR7 gate occurred

Bit 2 – TMR5GIF TMR5 Gate Interrupt Flag bit

Value	Description
1	TMR5 gate interrupt occurred (must be cleared in software)
0	No TMR5 gate occurred

Bit 1 – TMR3GIF TMR3 Gate Interrupt Flag bit

Value	Description
1	TMR3 gate interrupt occurred (must be cleared in software)
0	No TMR3 gate occurred

Bit 0 – TMR1GIF TMR1 Gate Interrupt Flag bit

Value	Description
1	TMR1 gate interrupt occurred (must be cleared in software)
0	No TMR1 gate occurred



15.13.9 PIR7

Name:	PIR7
Offset:	0xE3A

Peripheral Interrupt Request (Flag) Register 7

Bit	7	6	5	4	3	2	1	0
				CCP5IF	CCP4IF	CCP3IF	CCP2IF	CCP1IF
Access			•	R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

Bit 4 – CCP5IF ECCP5 Interrupt Flag bit

Value	Condition	Description
1	Capture mode	A TMR register capture occurred (must be cleared in software)
0	Capture mode	No TMR register capture occurred
1	Compare mode	A TMR register compare match occurred (must be cleared in software)
0	Compare mode	No TMR register compare match occurred
-	PWM mode	Unused in PWM mode.

Bit 3 – CCP4IF ECCP4 Interrupt Flag bit

Value	Condition	Description
1	Capture mode	A TMR register capture occurred (must be cleared in software)
0	Capture mode	No TMR register capture occurred
1	Compare mode	A TMR register compare match occurred (must be cleared in software)
0	Compare mode	No TMR register compare match occurred
_	PWM mode	Unused in PWM mode.

Bit 2 – CCP3IF ECCP3 Interrupt Flag bit

Value	Condition	Description
1	Capture mode	A TMR register capture occurred (must be cleared in software)
0	Capture mode	No TMR register capture occurred
1	Compare mode	A TMR register compare match occurred (must be cleared in software)
0	Compare mode	No TMR register compare match occurred
-	PWM mode	Unused in PWM mode.

Bit 1 – CCP2IF ECCP2 Interrupt Flag bit

Value	Condition	Description
1	Capture mode	A TMR register capture occurred (must be cleared in software)
0	Capture mode	No TMR register capture occurred
1	Compare mode	A TMR register compare match occurred (must be cleared in software)
0	Compare mode	No TMR register compare match occurred
-	PWM mode	Unused in PWM mode.

Bit 0 – CCP1IF ECCP1 Interrupt Flag bit


Value	Condition	Description
1	Capture mode	A TMR register capture occurred (must be cleared in software)
0	Capture mode	No TMR register capture occurred
1	Compare mode	A TMR register compare match occurred (must be cleared in software)
0	Compare mode	No TMR register compare match occurred
-	PWM mode	Unused in PWM mode.



15.13.10 PIR8

Name:	PIR8
Offset:	0xE3B

Peripheral Interrupt Request (Flag) Register 8



Bit 7 – SCANIF Memory Scanner Interrupt Flag bit

Value	Description
1	Interrupt has occurred (must be cleared by software)
0	Interrupt event has not occurred

Bit 6 – CRCIF CRC Interrupt Flag bit

Value	Description
1	Interrupt has occurred (must be cleared by software)
0	Interrupt event has not occurred

Bit 5 – NVMIF NVM Interrupt Flag bit

Value	Description
1	Interrupt has occurred (must be cleared by software)
0	Interrupt event has not occurred

Bit 0 – CWG1IF CWG1 Interrupt Flag bit

Value	Description
1	Interrupt has occurred (must be cleared by software)
0	Interrupt event has not occurred



15.13.11 PIR9

Name: PIR9 Offset: 0xE3C

Peripheral Interrupt Request (Flag) Register 9

Bit	7	6	5	4	3	2	1	0
			SMT2PWAIF	SMT2PRAIF	SMT2IF	SMT1PWAIF	SMT1PRAIF	SMT1IF
Access			R/W/HS	R/W/HS	R/W/HS	R/W/HS	R/W/HS	R/W/HS
Reset			0	0	0	0	0	0

Bit 5 – SMT2PWAIF SMT2 Pulse Width Acquisition Interrupt Flag bit

Value	Description
1	Interrupt has occurred (must be cleared by software)
0	Interrupt event has not occurred

Bit 4 – SMT2PRAIF SMT2 Period Acquisition Interrupt Flag bit

Value	Description
1	Interrupt has occurred (must be cleared by software)
0	Interrupt event has not occurred

Bit 3 – SMT2IF SMT2 Interrupt Flag bit

Value	Description
1	Interrupt has occurred (must be cleared by software)
0	Interrupt event has not occurred

Bit 2 – SMT1PWAIF SMT1 Pulse Width Acquisition Interrupt Flag bit

Value	Description
1	Interrupt has occurred (must be cleared by software)
0	Interrupt event has not occurred

Bit 1 – SMT1PRAIF SMT1 Period Acquisition Interrupt Flag bit

Value	Description
1	Interrupt has occurred (must be cleared by software)
0	Interrupt event has not occurred

Bit 0 – SMT1IF SMT1 Interrupt Flag bit

Value	Description
1	Interrupt has occurred (must be cleared by software)
0	Interrupt event has not occurred



15.13.12 PIE0

Name: PIE0 Offset: 0xE29

Peripheral Interrupt Enable Register 0

Bit	7	6	5	4	3	2	1	0
			TMROIE	IOCIE	INT3 IE	INT2IE	INT1IE	INT OIE
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0

Bit 5 – TMROIE Timer0 Interrupt Enable bit⁽¹⁾

Value	Description
1	Enabled
0	Disabled

Bit 4 – IOCIE Interrupt-on-Change Enable bit⁽¹⁾

Value	Description
1	Enabled
0	Disabled

Bits 0, 1, 2, 3 – INTxIE External Interrupt 'x' Enable bit⁽¹⁾

Value	Description
1	Enabled
0	Disabled

Note:


1. PIRO interrupts are not disabled by the PEIE bit in the INTCON register.



15.13.13 PIE1

Name: PIE1 Offset: 0xE2A

Peripheral Interrupt Enable Register 1



Bit 7 – OSCFIE Oscillator Fail Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 6 – CSWIE Clock-Switch Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 1 – ADTIE ADC Threshold Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 0 – ADIE ADC Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled



15.13.14 PIE2

Name: PIE2 Offset: 0xE2B

Peripheral Interrupt Enable Register 2

Bit	7	6	5	4	3	2	1	0
	HLVDIE	ZCDIE				C3 IE	C2IE	C 1IE
Access	R/W	R/W				R/W	R/W	R/W
Reset	0	0				0	0	0

Bit 7 – HLVDIE HLVD Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 6 – ZCDIE Zero-Cross Detect Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bits 0, 1, 2 – CxIE Comparator 'x' Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled



15.13.15 PIE3

Name:	PIE3
Offset:	0xE2C

Peripheral Interrupt Enable Register 3

Bit	7	6	5	4	3	2	1	0
	RC2 IE	TX2 IE	RC 1IE	TX 1IE	BCL2 IE	SSP2 IE	BCL 1IE	SSP 1IE
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 5, 7 – RCxIE EUSARTx Receive Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bits 4, 6 – TXxIE EUSARTx Transmit Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bits 1, 3 – BCLxIE MSSPx Bus Collision Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bits 0, 2 – SSPxIE Synchronous Serial Port 'x' Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled



15.13.16 PIE4

Name: PIE4 Offset: 0xE2D

Peripheral Interrupt Enable Register 4

Bit	7	6	5	4	3	2	1	0
			RC5IE	TX5IE	RC4IE	TX4IE	RC3IE	TX3IE
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0

Bit 5 – RC5IE EUSART5 Receive Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 4 – TX5IE EUSART5 Transmit Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 3 – RC4IE EUSART4 Receive Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 2 – TX4IE EUSART4 Transmit Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 1 – RC3IE EUSART3 Receive Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 0 – TX3IE EUSART3 Transmit Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled



15.13.17 PIE5

Name:	PIE5
Offset:	0xE2E

Peripheral Interrupt Enable Register 5

Bit	7	6	5	4	3	2	1	0
Γ	TMR8IE	TMR7IE	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bit 7 – TMR8IE TMR8 to PR8 Match Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 6 – TMR7IE TMR7 to PR7 Match Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 5 – TMR6IE TMR6 to PR6 Match Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 4 – TMR5IE TMR5 to PR5 Match Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 3 – TMR4IE TMR4 to PR4 Match Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 2 – TMR3IE TMR3 to PR3 Match Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 1 – TMR2IE TMR2 to PR2 Match Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 0 – TMR1IE TMR1 to PR1 Match Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled



15.13.18 PIE6

Name: PIE6 Offset: 0xE2F

Peripheral Interrupt Enable Register 6

Bit	7	6	5	4	3	2	1	0
					TMR7GIE	TMR5GIE	TMR3GIE	TMR1GIE
Access		•	•		R/W	R/W	R/W	R/W
Reset					0	0	0	0

Bit 3 – TMR7GIE TMR7 Gate Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 2 – TMR5GIE TMR5 Gate Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 1 – TMR3GIE TMR3 Gate Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 0 – TMR1GIE TMR1 Gate Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled



15.13.19 PIE7

Name: PIE7 Offset: 0xE30

Peripheral Interrupt Enable Register 7

Bit	7	6	5	4	3	2	1	0
[CCP5IE	CCP4IE	CCP3IE	CCP2IE	CCP1IE
Access				R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

Bit 4 – CCP5IE ECCP5 Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 3 – CCP4IE ECCP4 Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 2 – CCP3IE ECCP3 Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 1 – CCP2IE ECCP2 Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 0 – CCP1IE ECCP1 Interrupt Enable bit


Value	Description
1	Enabled
0	Disabled



15.13.20 PIE8

Name:	PIE8
Offset:	0xE31

Peripheral Interrupt Enable Register 8



Bit 7 – SCANIE Memory Scanner Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 6 – CRCIE CRC Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 5 – NVMIE NVM Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 0 – CWG1IE CWG1 Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled



15.13.21 PIE9

Name: PIE9 Offset: 0xE32

Peripheral Interrupt Enable Register 9

Bit	7	6	5	4	3	2	1	0
			SMT2PWAIE	SMT2PRAIE	SMT2IE	SMT1PWAIE	SMT1PRAIE	SMT1IE
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0

Bit 5 – SMT2PWAIE SMT2 Pulse-Width Acquisition Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 4 – SMT2PRAIE SMT2 Period Acquisition Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 3 – SMT2IE SMT2 Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 2 – SMT1PWAIE SMT1 Pulse-Width Acquisition Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 1 – SMT1PRAIE SMT1 Period Acquisition Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 0 – SMT1IE SMT1 Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled



15.13.22 IPR0

Name: IPR0 Offset: 0xE1F

Peripheral Interrupt Priority Register 0

Bit	7	6	5	4	3	2	1	0
			TMR0IP	IOCIP	INT3IP	INT2IP	INT1IP	INTOIP
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			1	1	1	1	1	1

Bit 5 – TMROIP Timer0 Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 4 – IOCIP Interrupt-on-Change Priority bit

Value	Description
1	High priority
0	Low priority

Bits 0, 1, 2, 3 – INTxIP External Interrupt 'x' Priority bit


Value	Description
1	High priority
0	Low priority



15.13.23 IPR1

Name: IPR1 Offset: 0xE20

Peripheral Interrupt Priority Register 1



Bit 7 – OSCFIP Oscillator Fail Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 6 – CSWIP Clock-Switch Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 1 – ADTIP ADC Threshold Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 0 – ADIP ADC Interrupt Priority bit


Value	Description
1	High priority
0	Low priority



15.13.24 IPR2

Name: IPR2 Offset: 0xE21

Peripheral Interrupt Priority Register 2



Bit 7 – HLVDIP HLVD Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 6 – ZCDIP Zero-Cross Detect Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bits 0, 1, 2 – CxIP Comparator 'x' Interrupt Priority bit

Value	Description
1	High priority
0	Low priority



15.13.25 IPR3

Name:	IPR3
Offset:	0xE22

Peripheral Interrupt Priority Register 3

Bit	7	6	5	4	3	2	1	0
	RC2 IP	TX2 IP	RC 1IP	TX 1IP	BCL2 IP	SSP2 IP	BCL 1IP	SSP 1IP
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

Bits 5, 7 – RCxIP EUSARTx Receive Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bits 4, 6 – TXxIP EUSARTx Transmit Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bits 1, 3 – BCLxIP MSSPx Bus Collision Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bits 0, 2 – SSPxIP Synchronous Serial Port 'x' Interrupt Priority bit

Value	Description
1	High priority
0	Low priority



15.13.26 IPR4

Name: IPR4 Offset: 0xE23

Peripheral Interrupt Priority Register 4

Bit	7	6	5	4	3	2	1	0
			RC5IP	TX5IP	RC4IP	TX4IP	RC3IP	TX3IP
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			1	1	1	1	1	1

Bit 5 – RC5IP EUSART5 Receive Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 4 – TX5IP EUSART5 Transmit Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 3 – RC4IP EUSART4 Receive Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 2 – TX4IP EUSART4 Transmit Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 1 – RC3IP EUSART3 Receive Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 0 – TX3IP EUSART3 Transmit Interrupt Priority bit

Value	Description
1	High priority
0	Low priority



15.13.27 IPR5

Name: IPR5 Offset: 0xE24

Peripheral Interrupt Priority Register 5

Bit	7	6	5	4	3	2	1	0
	TMR8IP	TMR7IP	TMR6IP	TMR5IP	TMR4IP	TMR3IP	TMR2IP	TMR1IP
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bit 7 – TMR8IP TMR8 to PR8 Match Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 6 – TMR7IP TMR7 to PR7 Match Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 5 – TMR6IP TMR6 to PR6 Match Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 4 – TMR5IP TMR5 to PR5 Match Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 3 – TMR4IP TMR4 to PR4 Match Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 2 – TMR3IP TMR3 to PR3 Match Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 1 – TMR2IP TMR2 to PR2 Match Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 0 – TMR1IP TMR1 to PR1 Match Interrupt Priority bit

Value	Description
1	High priority
0	Low priority



15.13.28 IPR6

Name: IPR6 Offset: 0xE25

Peripheral Interrupt Priority Register

Bit	7	6	5	4	3	2	1	0
					TMR7GIP	TMR5GIP	TMR3GIP	TMR1GIP
Access			•	•	R/W	R/W	R/W	R/W
Reset					1	1	1	1

Bit 3 – TMR7GIP TMR7 Gate Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 2 – TMR5GIP TMR5 Gate Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 1 – TMR3GIP TMR3 Gate Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 0 – TMR1GIP TMR1 Gate Interrupt Priority bit

Value	Description
1	High priority
0	Low priority



15.13.29 IPR7

Name: IPR7 Offset: 0xE26

Peripheral Interrupt Priority Register

Bit	7	6	5	4	3	2	1	0
				CCP5IP	CCP4IP	CCP3IP	CCP2IP	CCP1IP
Access		•		R/W	R/W	R/W	R/W	R/W
Reset				1	1	1	1	1

Bit 4 – CCP5IP ECCP5 Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 3 – CCP4IP ECCP4 Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 2 – CCP3IP ECCP3 Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 1 – CCP2IP ECCP2 Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 0 – CCP1IP ECCP1 Interrupt Priority bit


Value	Description
1	High priority
0	Low priority



15.13.30 IPR8

Name: IPR8 Offset: 0xE27

Peripheral Interrupt Priority Register 8



Bit 7 – SCANIP Memory Scanner Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 6 – CRCIP CRC Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 5 – NVMIP NVM Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 0 – CWG1IP CWG1 Interrupt Priority bit

Value	Description
1	High priority
0	Low priority



15.13.31 IPR9

Name: IPR9 Offset: 0xE28

Peripheral Interrupt Priority Register 9

Bit	7	6	5 4		3 2		1	0
			SMT2PWAIP	SMT2PRAIP	SMT2IP	SMT1PWAIP	SMT1PRAIP	SMT1IP
Access		•	R/W	R/W	R/W	R/W	R/W	R/W
Reset			1	1	1	1	1	1

Bit 5 – SMT2PWAIP SMT2 Pulse Width Acquisition Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 4 – SMT2PRAIP SMT2 Period Acquisition Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 3 – SMT2IP SMT2 Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 2 – SMT1PWAIP SMT1 Pulse Width Acquisition Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 1 – SMT1PRAIP SMT1 Period Acquisition Interrupt Priority bit

Value	Description
1	High priority
0	Low priority

Bit 0 – SMT1IP SMT1 Interrupt Priority bit

Value	Description
1	High priority
0	Low priority



16. I/O Ports

Table 16-1. Port Availability per Device

Device	PORTA	PORTB	PORTC	PORTD	PORTE	PORTF	PORTG	PORTH
PIC18(L)F6xK40	•	•	•	•	•	•	•	•

Each port has eight registers to control the operation. These registers are:

- PORTx registers (reads the levels on the pins of the device)
- LATx registers (output latch)
- TRISx registers (data direction)
- ANSELx registers (analog select)
- WPUx registers (weak pull-up)
- INLVLx (input level control)
- SLRCONx registers (slew rate control)
- ODCONx registers (open-drain control)

Most port pins share functions with device peripherals, both analog and digital. In general, when a peripheral is enabled on a port pin, that pin cannot be used as a general purpose output; however, the pin can still be read.

The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.


A write operation to the LATx register has the same effect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports that support analog inputs have an associated ANSELx register. When an ANSELx bit is set, the digital input buffer associated with that bit is disabled.

Disabling the input buffer prevents analog signal levels on the pin between a logic high and low from causing excessive current in the logic input circuitry. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in the following figure:



Figure 16-1. Generic I/O Port Operation



16.1 I/O Priorities

Each pin defaults to the PORT data latch after Reset. Other functions are selected with the peripheral pin select logic. See the **"PPS - Peripheral Pin Select Module"** chapter for more information.

Analog input functions, such as ADC and comparator inputs, are not shown in the peripheral pin select lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx register. Digital output functions may continue to control the pin when it is in Analog mode.

Analog outputs, when enabled, take priority over digital outputs and force the digital output driver into a High-Impedance state.

The pin function priorities are as follows:

- 1. Configuration bits
- 2. Analog outputs (disable the input buffers)
- 3. Analog inputs
- 4. Port inputs and outputs from PPS

Related Links

PPS - Peripheral Pin Select Module

16.2 PORTx Registers

In this section the generic names such as PORTx, LATx, TRISx, etc. can be associated with all ports.

16.2.1 Data Register

PORTx is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISx. Setting a TRISx bit ('1') will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISx bit ('0') will make the corresponding PORTx pin an output (i.e., it enables output driver and puts the contents of the output latch on the selected pin). Example 16-1 shows how to initialize PORTA.



Reading the PORTx register reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATx).

The PORT data latch LATx holds the output port data and contains the latest value of a LATx or PORTx write.

Example 16-1. Initializing PORTA

```
; This code example illustrates initializing the PORTA register.
; The other ports are initialized in the same manner.
        CLRF LATA ; Set all output bits to zero
        MOVLW B'1111000' ; Set RA<7:3> as inputs and RA<2:0> as outputs
        MOVWF TRISA ;
        BANKSEL ANSELA
        CLRF ANSELA ; All pins are digital I/O
```

16.2.2 Direction Control

The TRISx register controls the PORTx pin output drivers, even when they are being used as analog inputs. The user must ensure the bits in the TRISx register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read as '0'.

Related Links

TRISA

- TRISB
- TRISC
- TRISD
- TRISE
- TRISF
- TRISG
- TRISH

16.2.3 Analog Control

The ANSELx register is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELx bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELx bits has no effect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing READ-MODIFY-WRITE instructions on the affected port.

Important: The ANSELx bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

Related Links ANSELA ANSELB ANSELD ANSELE ANSELF ANSELG



16.2.4 Open-Drain Control

The ODCONx register controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCONx bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCONx bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

Important: It is not necessary to set open-drain control when using the pin for I^2C ; the I^2C module controls the pin and makes the pin open-drain.

Related Links

ODCONA ODCONB ODCOND ODCONB ODCONF ODCONG ODCONH

16.2.5 Slew Rate Control

The SLRCONx register controls the slew rate option for each PORT pin. Slew rate for each port pin can be controlled independently. When an SLRCONx bit is set, the corresponding PORT pin drive is slew rate limited. When an SLRCONx bit is cleared, The corresponding PORT pin drive slews at the maximum rate possible.

Related Links

SLRCONA SLRCONB SLRCOND SLRCOND SLRCONF SLRCONG SLRCONH

16.2.6 Input Threshold Control

The INLVLx register controls the input voltage threshold for each of the available PORTx input pins. A selection between the Schmitt Trigger CMOS or the TTL compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTx register and also the level at which an interrupt-on-change occurs, if that feature is enabled.

Important: Changing the input threshold selection may be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.



PIC18(L)F67K40 I/O Ports

Related Links INLVLA INLVLB INLVLC INLVLC INLVLE INLVLF INLVLG INLVLH

16.2.7 Weak Pull-up Control

The WPUx register controls the individual weak pull-ups for each PORT pin.

Related Links

WPUA WPUB WPUC WPUD WPUE WPUF WPUG WPUH

16.2.8 Edge Selectable Interrupt-on-Change

An interrupt can be generated by detecting a signal at the port pin that has either a rising edge or a falling edge. Individual pins can be independently configured to generate an interrupt. The Interrupt-on-Change module is present on all the pins of Ports B, C, E and on pin RG5. For further details about the IOC module, refer to the "**Interrupt-on-Change**" chapter.

Related Links

Interrupt-on-Change



16.3 Register Summary - Input/Output

0x00 0x0E8D 0x0E8E 0x0E90 0x0E91 0x0E92 0x0E93 0x0E95 0x0E96 0x0E97 0x0E98 0x0E97 0x0E98 0x0E99 0x0E98 0x0E98 0x0E98 0x0E98 0x0E98 0x0E98 0x0E98 0x0E98 0x0E91 0x0E92 0x0E93 0x0E94 0x0E95 0x0E95 0x0E96 0x0E97 0x0E98 0x0E94 0x0E95 0x0E40 0x0E41 0x0E43	Reserved INLVLA SLRCONA ODCONA WPUA ANSELA Reserved INLVLB SLRCONB ODCONB WPUB ANSELB Reserved INLVLC SLRCONC ODCONC WPUC Reserved	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	INLVLA7 SLRA7 ODCA7 WPUA7 ANSELA7 INLVLB7 SLRB7 ODCB7 WPUB7 ANSELB7 ANSELB7 INLVLC7 SLRC7	INLVLA6 SLRA6 ODCA6 WPUA6 ANSELA6 INLVLB6 SLRB6 ODCB6 WPUB6 ANSELB6	INLVLA5 SLRA5 ODCA5 WPUA5 ANSELA5 INLVLB5 SLRB5 ODCB5 WPUB5 ANSELB5	INLVLA4 SLRA4 ODCA4 WPUA4 ANSELA4 INLVLB4 SLRB4 ODCB4 WPUB4 ANSELB4	INLVLA3 SLRA3 ODCA3 WPUA3 ANSELA3 INLVLB3 SLRB3 ODCB3 WPUB3 ANSELB3	INLVLA2 SLRA2 ODCA2 WPUA2 ANSELA2 INLVLB2 SLRB2 ODCB2 WPUB2 ANSELB2	INLVLA1 SLRA1 ODCA1 WPUA1 ANSELA1 INLVLB1 SLRB1 ODCB1 WPUB1 ANSELB1	INLVLA0 SLRA0 ODCA0 WPUA0 ANSELA0 INLVLB0 SLRB0 ODCB0 WPUB0 ANSELB0
0x0E8D 0x0E8E 0x0E91 0x0E91 0x0E92 0x0E93 0x0E95 0x0E95 0x0E96 0x0E97 0x0E98 0x0E99 0x0E98 0x0E99 0x0E98 0x0E99 0x0E98 0x0E98	INLVLA SLRCONA ODCONA WPUA ANSELA ANSELA INLVLB SLRCONB ODCONB WPUB ANSELB Reserved INLVLC SLRCONC SLRCONC ODCONC WPUC	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	SLRA7 ODCA7 WPUA7 ANSELA7 INLVLB7 SLRB7 ODCB7 WPUB7 ANSELB7 ANSELB7	SLRA6 ODCA6 WPUA6 ANSELA6 INLVLB6 SLRB6 ODCB6 WPUB6 ANSELB6	SLRA5 ODCA5 WPUA5 ANSELA5 INLVLB5 SLRB5 ODCB5 WPUB5	SLRA4 ODCA4 WPUA4 ANSELA4 INLVLB4 SLRB4 ODCB4 WPUB4	SLRA3 ODCA3 WPUA3 ANSELA3 INLVLB3 SLRB3 ODCB3 WPUB3	SLRA2 ODCA2 WPUA2 ANSELA2 INLVLB2 SLRB2 ODCB2 WPUB2	SLRA1 ODCA1 WPUA1 ANSELA1 INLVLB1 SLRB1 ODCB1 WPUB1	SLRA0 ODCA0 WPUA0 ANSELA0 INLVLB0 SLRB0 ODCB0 WPUB0
0x0E8E 0x0E8F 0x0E91 0x0E92 0x0E93 0x0E95 0x0E95 0x0E96 0x0E97 0x0E98 0x0E99 0x0E98 0x0E99 0x0E98 0x0E99 0x0E98	SLRCONA ODCONA WPUA ANSELA Reserved INLVLB SLRCONB ODCONB WPUB ANSELB Reserved INLVLC SLRCONC SLRCONC ODCONC WPUC	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	SLRA7 ODCA7 WPUA7 ANSELA7 INLVLB7 SLRB7 ODCB7 WPUB7 ANSELB7 ANSELB7	SLRA6 ODCA6 WPUA6 ANSELA6 INLVLB6 SLRB6 ODCB6 WPUB6 ANSELB6	SLRA5 ODCA5 WPUA5 ANSELA5 INLVLB5 SLRB5 ODCB5 WPUB5	SLRA4 ODCA4 WPUA4 ANSELA4 INLVLB4 SLRB4 ODCB4 WPUB4	SLRA3 ODCA3 WPUA3 ANSELA3 INLVLB3 SLRB3 ODCB3 WPUB3	SLRA2 ODCA2 WPUA2 ANSELA2 INLVLB2 SLRB2 ODCB2 WPUB2	SLRA1 ODCA1 WPUA1 ANSELA1 INLVLB1 SLRB1 ODCB1 WPUB1	SLRA0 ODCA0 WPUA0 ANSELA0 INLVLB0 SLRB0 ODCB0 WPUB0
0x0E8F 0x0E90 0x0E91 0x0E92 0x0E93 0x0E95 0x0E96 0x0E97 0x0E98 0x0E99 0x0E98 0x0E99 0x0E99 0x0E98 0x0E99 0x0E98 0x0E41 0x0E42	SLRCONA ODCONA WPUA ANSELA Reserved INLVLB SLRCONB ODCONB WPUB ANSELB Reserved INLVLC SLRCONC SLRCONC ODCONC WPUC	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	SLRA7 ODCA7 WPUA7 ANSELA7 INLVLB7 SLRB7 ODCB7 WPUB7 ANSELB7 ANSELB7	SLRA6 ODCA6 WPUA6 ANSELA6 INLVLB6 SLRB6 ODCB6 WPUB6 ANSELB6	SLRA5 ODCA5 WPUA5 ANSELA5 INLVLB5 SLRB5 ODCB5 WPUB5	SLRA4 ODCA4 WPUA4 ANSELA4 INLVLB4 SLRB4 ODCB4 WPUB4	SLRA3 ODCA3 WPUA3 ANSELA3 INLVLB3 SLRB3 ODCB3 WPUB3	SLRA2 ODCA2 WPUA2 ANSELA2 INLVLB2 SLRB2 ODCB2 WPUB2	SLRA1 ODCA1 WPUA1 ANSELA1 INLVLB1 SLRB1 ODCB1 WPUB1	SLRA0 ODCA0 WPUA0 ANSELA0 INLVLB0 SLRB0 ODCB0 WPUB0
0x0E90 0x0E91 0x0E92 0x0E93 0x0E95 0x0E96 0x0E97 0x0E98 0x0E99 0x0E98 0x0E99 0x0E98 0x0E99 0x0E98 0x0E98 0x0E99 0x0E98 0x0E41 0x0EA2	ODCONA WPUA ANSELA Reserved INLVLB SLRCONB ODCONB WPUB ANSELB Reserved INLVLC SLRCONC ODCONC WPUC	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	ODCA7 WPUA7 ANSELA7 INLVLB7 SLRB7 ODCB7 WPUB7 ANSELB7 INLVLC7	ODCA6 WPUA6 ANSELA6 INLVLB6 SLRB6 ODCB6 WPUB6 ANSELB6	ODCA5 WPUA5 ANSELA5 INLVLB5 SLRB5 ODCB5 WPUB5	ODCA4 WPUA4 ANSELA4 INLVLB4 SLRB4 ODCB4 WPUB4	ODCA3 WPUA3 ANSELA3 INLVLB3 SLRB3 ODCB3 WPUB3	ODCA2 WPUA2 ANSELA2 INLVLB2 SLRB2 ODCB2 WPUB2	ODCA1 WPUA1 ANSELA1 INLVLB1 SLRB1 ODCB1 WPUB1	ODCA0 WPUA0 ANSELA0 INLVLB0 SLRB0 ODCB0 WPUB0
0x0E91 0x0E92 0x0E93 0x0E95 0x0E96 0x0E97 0x0E98 0x0E99 0x0E98 0x0E9B 0x0E9D 0x0E9D 0x0E9E 0x0E9F 0x0E9F 0x0E9F 0x0E9F 0x0E9F	WPUA ANSELA Reserved INLVLB SLRCONB ODCONB WPUB ANSELB Reserved INLVLC SLRCONC ODCONC WPUC	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	WPUA7 ANSELA7 INLVLB7 SLRB7 ODCB7 WPUB7 ANSELB7 INLVLC7	WPUA6 ANSELA6 INLVLB6 SLRB6 ODCB6 WPUB6 ANSELB6	WPUA5 ANSELA5 INLVLB5 SLRB5 ODCB5 WPUB5	WPUA4 ANSELA4 INLVLB4 SLRB4 ODCB4 WPUB4	WPUA3 ANSELA3 INLVLB3 SLRB3 ODCB3 WPUB3	WPUA2 ANSELA2 INLVLB2 SLRB2 ODCB2 WPUB2	WPUA1 ANSELA1 INLVLB1 SLRB1 ODCB1 WPUB1	WPUA0 ANSELA0 INLVLB0 SLRB0 ODCB0 WPUB0
0x0E92 0x0E93 0x0E95 0x0E96 0x0E97 0x0E98 0x0E99 0x0E98 0x0E9B 0x0E9B 0x0E9B 0x0E9D 0x0E9E 0x0E9F 0x0E9F 0x0E9F 0x0E9F 0x0E9A 0x0E9A	ANSELA Reserved INLVLB SLRCONB ODCONB WPUB ANSELB Reserved INLVLC SLRCONC ODCONC WPUC	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	ANSELA7 INLVLB7 SLRB7 ODCB7 WPUB7 ANSELB7 INLVLC7	ANSELA6 INLVLB6 SLRB6 ODCB6 WPUB6 ANSELB6	ANSELA5 INLVLB5 SLRB5 ODCB5 WPUB5	ANSELA4 INLVLB4 SLRB4 ODCB4 WPUB4	ANSELA3 INLVLB3 SLRB3 ODCB3 WPUB3	ANSELA2 INLVLB2 SLRB2 ODCB2 WPUB2	ANSELA1 INLVLB1 SLRB1 ODCB1 WPUB1	ANSELAO INLVLBO SLRBO ODCBO WPUBO
0x0E93 0x0E95 0x0E97 0x0E97 0x0E98 0x0E99 0x0E90 0x0E9B 0x0E9D 0x0E9D 0x0E9E 0x0E9F 0x0EA1 0x0EA1	Reserved INLVLB SLRCONB ODCONB WPUB ANSELB Reserved INLVLC SLRCONC ODCONC WPUC	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	INLVLB7 SLRB7 ODCB7 WPUB7 ANSELB7 INLVLC7	INLVLB6 SLRB6 ODCB6 WPUB6 ANSELB6	INLVLB5 SLRB5 ODCB5 WPUB5	INLVLB4 SLRB4 ODCB4 WPUB4	INLVLB3 SLRB3 ODCB3 WPUB3	INLVLB2 SLRB2 ODCB2 WPUB2	INLVLB1 SLRB1 ODCB1 WPUB1	INLVLB0 SLRB0 ODCB0 WPUB0
 0x0E95 0x0E97 0x0E97 0x0E98 0x0E99 0x0E9A 0x0E9D 0x0E9D 0x0E9D 0x0E9F 0x0E9F 0x0E9F 0x0E9A 0x0EA1 0x0EA2	INLVLB SLRCONB ODCONB WPUB ANSELB Reserved INLVLC SLRCONC ODCONC WPUC	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	SLRB7 ODCB7 WPUB7 ANSELB7 INLVLC7	SLRB6 ODCB6 WPUB6 ANSELB6	SLRB5 ODCB5 WPUB5	SLRB4 ODCB4 WPUB4	SLRB3 ODCB3 WPUB3	SLRB2 ODCB2 WPUB2	SLRB1 ODCB1 WPUB1	SLRB0 ODCB0 WPUB0
0x0E95 0x0E96 0x0E97 0x0E98 0x0E99 0x0E9A 0x0E9B 0x0E9D 0x0E9D 0x0E9F 0x0E9F 0x0EA1 0x0EA1	INLVLB SLRCONB ODCONB WPUB ANSELB Reserved INLVLC SLRCONC ODCONC WPUC	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	SLRB7 ODCB7 WPUB7 ANSELB7 INLVLC7	SLRB6 ODCB6 WPUB6 ANSELB6	SLRB5 ODCB5 WPUB5	SLRB4 ODCB4 WPUB4	SLRB3 ODCB3 WPUB3	SLRB2 ODCB2 WPUB2	SLRB1 ODCB1 WPUB1	SLRB0 ODCB0 WPUB0
0x0E96 0x0E97 0x0E98 0x0E99 0x0E9A 0x0E9B 0x0E9D 0x0E9D 0x0E9F 0x0E9F 0x0EA1 0x0EA2	SLRCONB ODCONB WPUB ANSELB Reserved INLVLC SLRCONC ODCONC WPUC	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	SLRB7 ODCB7 WPUB7 ANSELB7 INLVLC7	SLRB6 ODCB6 WPUB6 ANSELB6	SLRB5 ODCB5 WPUB5	SLRB4 ODCB4 WPUB4	SLRB3 ODCB3 WPUB3	SLRB2 ODCB2 WPUB2	SLRB1 ODCB1 WPUB1	SLRB0 ODCB0 WPUB0
0x0E97 0x0E98 0x0E99 0x0E9A 0x0E9A 0x0E9D 0x0E9D 0x0E9D 0x0E9F 0x0EA0 0x0EA1 0x0EA2	SLRCONB ODCONB WPUB ANSELB Reserved INLVLC SLRCONC ODCONC WPUC	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	SLRB7 ODCB7 WPUB7 ANSELB7 INLVLC7	SLRB6 ODCB6 WPUB6 ANSELB6	SLRB5 ODCB5 WPUB5	SLRB4 ODCB4 WPUB4	SLRB3 ODCB3 WPUB3	SLRB2 ODCB2 WPUB2	SLRB1 ODCB1 WPUB1	SLRB0 ODCB0 WPUB0
0x0E98 0x0E99 0x0E9A 0x0E9B 0x0E9D 0x0E9D 0x0E9F 0x0EA1 0x0EA1 0x0EA2	ODCONB WPUB ANSELB Reserved INLVLC SLRCONC ODCONC WPUC	7:0 7:0 7:0 7:0 7:0 7:0 7:0	ODCB7 WPUB7 ANSELB7 INLVLC7	ODCB6 WPUB6 ANSELB6	ODCB5 WPUB5	ODCB4 WPUB4	ODCB3 WPUB3	ODCB2 WPUB2	ODCB1 WPUB1	ODCB0 WPUB0
0x0E99 0x0E9A 0x0E9A 0x0E9D 0x0E9D 0x0E9F 0x0EA0 0x0EA1 0x0EA2	WPUB ANSELB Reserved INLVLC SLRCONC ODCONC WPUC	7:0 7:0 7:0 7:0 7:0 7:0	WPUB7 ANSELB7 INLVLC7	WPUB6 ANSELB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0
0x0E9A 0x0E9B 0x0E9D 0x0E9D 0x0E9F 0x0EA0 0x0EA1 0x0EA2	ANSELB Reserved INLVLC SLRCONC ODCONC WPUC	7:0 7:0 7:0 7:0	ANSELB7	ANSELB6						
0x0E9B 0x0E9D 0x0E9E 0x0E9F 0x0EA0 0x0EA1 0x0EA2	Reserved INLVLC SLRCONC ODCONC WPUC	7:0 7:0 7:0	INLVLC7		ANJEEDJ	ANJELD	ANJEEDS	ANJEEDZ	ANGLEDT	ANGELDO
 0x0E9D 0x0E9E 0x0E9F 0x0EA0 0x0EA1 0x0EA2	INLVLC SLRCONC ODCONC WPUC	7:0 7:0		INLVLC6						
0x0E9E 0x0E9F 0x0EA0 0x0EA1 0x0EA2	INLVLC SLRCONC ODCONC WPUC	7:0 7:0		INLVLC6						
0x0E9E 0x0E9F 0x0EA0 0x0EA1 0x0EA2	SLRCONC ODCONC WPUC	7:0 7:0		INLVLC6						
0x0E9F 0x0EA0 0x0EA1 0x0EA2	SLRCONC ODCONC WPUC	7:0 7:0			INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0
0x0EA0 0x0EA1 0x0EA2	ODCONC WPUC	7:0		SLRC6	SLRC5	SLRC4	SLRC3	SLRC2	SLRC1	SLRC0
0x0EA1 0x0EA2	WPUC		ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0
0x0EA2	Reserved	7:0	WPUC7	WPUC6	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0
	INLVLD	7:0	INLVLD7	INLVLD6	INLVLD5	INLVLD4	INLVLD3	INLVLD2	INLVLD1	INLVLD0
0x0EA4	SLRCOND	7:0	SLRD7	SLRD6	SLRD5	SLRD4	SLRD3	SLRD2	SLRD1	SLRD0
0x0EA5	ODCOND	7:0	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0
0x0EA6	WPUD	7:0	WPUD7	WPUD6	WPUD5	WPUD4	WPUD3	WPUD2	WPUD1	WPUD0
0x0EA7	ANSELD	7:0	ANSELD7	ANSELD6	ANSELD5	ANSELD4	ANSELD3	ANSELD2	ANSELD1	ANSELD0
0x0EA8										
	Reserved									
0x0EAA										
0x0EAB	INLVLE	7:0	INLVLE7	INLVLE6	INLVLE5	INLVLE4	INLVLE3	INLVLE2	INLVLE1	INLVLE0
0x0EAC	SLRCONE	7:0	SLRE7	SLRE6	SLRE5	SLRE4	SLRE3	SLRE2	SLRE1	SLRE0
0x0EAD	ODCONE	7:0	ODCE7	ODCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0
0x0EAE	WPUE	7:0	WPUE7	WPUE6	WPUE5	WPUE4	WPUE3	WPUE2	WPUE1	WPUE0
0x0EAF	ANSELE	7:0	ANSELE7	ANSELE6	ANSELE5	ANSELE4	ANSELE3	ANSELE2	ANSELE1	ANSELE0
0x0EB0	INLVLF	7:0	INLVLF7	INLVLF6	INLVLF5	INLVLF4	INLVLF3	INLVLF2	INLVLF1	INLVLF0
0x0EB1	SLRCONF	7:0	SLRF7	SLRF6	SLRF5	SLRF4	SLRF3	SLRF2	SLRF1	SLRF0
0x0EB2	ODCONF	7:0	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0
0x0EB3	WPUF	7:0	WPUF7	WPUF6	WPUF5	WPUF4	WPUF3	WPUF2	WPUF1	WPUF0
0x0EB4	ANSELF	7:0	ANSELF7	ANSELF6	ANSELF5	ANSELF4	ANSELF3	ANSELF2	ANSELF1	ANSELF0
0x0EB5										
	Reserved									
0x0EB7		7.0					1111/1 62			
0x0EB8	INLVLG	7:0	INLVLG7	INLVLG6	INLVLG5	INLVLG4	INLVLG3	INLVLG2	INLVLG1	INLVLG0
0x0EB9	SLRCONG	7:0	SLRG7	SLRG6		SLRG4	SLRG3	SLRG2	SLRG1	SLRG0
0x0EBA	ODCONG	7:0	ODCG7	ODCG6	WDUCE	ODCG4	ODCG3	ODCG2	ODCG1	ODCG0
0x0EBB	WPUG	7:0	WPUG7 ANSELG7	WPUG6	WPUG5	WPUG4	WPUG3	WPUG2	WPUG1	WPUG0
0x0EBC	ANSELG	7:0	AINSELG/	ANSELG6		ANSELG4	ANSELG3	ANSELG2 INLVLH2	ANSELG1	ANSELG0
0x0EBD	INLVLH SLRCONH	7:0					INLVLH3		INLVLH1	INLVLH0
0x0EBE		7:0 7:0					SLRH3	SLRH2	SLRH1	SLRH0
0x0EBF	ODCONH						ODCH3	ODCH2	ODCH1	ODCH0
0x0EC0	WPUH	7:0					WPUH3	WPUH2	WPUH1	WPUH0
0x0EC1	Reserved									
 0x0F78	Reserved									
0x0F78 0x0F79	LATA	7:0	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0
0x0F7A	LATA	7:0	LATA7	LATA6	LATA5	LATA4 LATB4	LATAS LATB3	LATA2 LATB2	LATA1	LATRO



continu	led									
Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x0F7B	LATC	7:0	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0
0x0F7C	LATD	7:0	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0
0x0F7D	LATE	7:0	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0
0x0F7E	LATF	7:0	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0
0x0F7F	LATG	7:0	LATG7	LATG6		LATG4	LATG3	LATG2	LATG1	LATG0
0x0F80	LATH	7:0					LATH3	LATH2	LATH1	LATH0
0x0F81	TRISA	7:0	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
0x0F82	TRISB	7:0	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0
0x0F83	TRISC	7:0	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
0x0F84	TRISD	7:0	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0
0x0F85	TRISE	7:0	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0
0x0F86	TRISF	7:0	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0
0x0F87	TRISG	7:0	TRISG7	TRISG6		TRISG4	TRISG3	TRISG2	TRISG1	TRISG0
0x0F88	TRISH	7:0					TRISH3	TRISH2	TRISH1	TRISH0
0x0F89	PORTA	7:0	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0
0x0F8A	PORTB	7:0	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
0x0F8B	PORTC	7:0	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0
0x0F8C	PORTD	7:0	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0
0x0F8D	PORTE	7:0	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0
0x0F8E	PORTF	7:0	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0
0x0F8F	PORTG	7:0	RG7	RG6	RG5	RG4	RG3	RG2	RG1	RG0
0x0F90	PORTH	7:0					RH3	RH2	RH1	RH0

16.4 Register Definitions: Port Control



16.4.1 PORTA

Name:PORTAOffset:0xF89

PORTA Register

Note: Writes to PORTA are actually written to the corresponding LATA register. Reads from PORTA register return actual I/O pin values.

Bit	7	6	5	4	3	2	1	0
	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0
Access	R/W							
Reset	х	х	х	х	х	х	х	х

Bits 0, 1, 2, 3, 4, 5, 6, 7 - RAn Port I/O Value bits

Reset States: POR/BOR = xxxxxxxx

All Other Resets = u	่นนนนนนน
----------------------	----------

Value	Description
1	PORT pin is \geq V _{IH}
0	PORT pin is $\leq V_{IL}$



16.4.2 PORTB

Name:	PORTB
Offset:	0xF8A

PORTB Register

Bit	7	6	5	4	3	2	1	0
	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
Access	R/W							
Reset	х	х	х	х	х	х	х	х

Bits 0, 1, 2, 3, 4, 5, 6, 7 - RBn Port I/O Value bits

Note: Bits RB6 and RB7 read '1' while in Debug mode.

Reset States: POR/BOR = xxxxxxx

All	Other	Resets =	uuuuuuu	
•				

Value	Description
1	PORT pin is \geq V _{IH}
0	PORT pin is $\leq V_{IL}$

Note: Writes to PORTB are actually written to the corresponding LATB register. Reads from PORTB register return actual I/O pin values.



16.4.3 PORTC

Name:	PORTC
Offset:	0xF8B

PORTC Register

Bit	7	6	5	4	3	2	1	0
	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RCO
Access	R/W							
Reset	х	х	х	х	х	х	х	х

Bits 0, 1, 2, 3, 4, 5, 6, 7 – RCn Port I/O Value bits

Reset States: POR/BOR = xxxxxxxx

All Other Resets = uuuuuuuu

Value	Description
1	PORT pin is ≥ V _{IH}
0	PORT pin is $\leq V_{IL}$

Note: Writes to PORTC are actually written to the corresponding LATC register. Reads from PORTC register return actual I/O pin values.



16.4.4 PORTD

Name:	PORTD
Offset:	0xF8C

PORTD Register

Bit	7	6	5	4	3	2	1	0
	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0
Access	R/W							
Reset	х	х	х	х	х	х	х	х

Bits 0, 1, 2, 3, 4, 5, 6, 7 – RDn Port I/O Value bits

Reset States: POR/BOR = xxxxxxxx

All Other Resets = uuuuuuuu

Value	Description
1	Port pin is $\geq V_{IH}$
0	Port pin is $\leq V_{IL}$

Note: Writes to PORTD are actually written to the corresponding LATD register. Reads from PORTD register return actual I/O pin values.



16.4.5 PORTE

Name:	PORTE
Offset:	0xF8D

PORTE Register

Bit	7	6	5	4	3	2	1	0
	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0
Access Reset	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit 7 – RE	7 PORTE I/O	Value bit						
Bit 6 – RE	6 PORTE I/O	Value bit						
Bit 5 – RE	5 PORTE I/O	Value bit						
Bit 4 – RE	4 PORTE I/O	Value bit						
Bit 3 – RE	3 PORTE I/O	Value bits						
Bit 2 – RE	2 PORTE I/O	Value bit						
Bit 1 – RE	1 PORTE I/O	Value bit						
Bit 0 – RE	0 PORTE I/O	Value bit						
Bits 7:0 –	REn[7:0] PO	RTE I/O Value	bits					
	Pocot Statos		~~~~~					

Reset States: POR/BOR = xxxxxxxx

	All Other Resets – uuuuuuuu
Value	Description
1	PORT pin is ≥ V _{IH}
0	PORT pin is $\leq V_{IL}$

Note:

• Writes to PORTE are actually written to the corresponding LATE register. Reads from PORTE register return actual I/O pin values.



16.4.6 PORTF

Name:	PORTF
Offset:	0xF8E

PORTF Register

Bit	7	6	5	4	3	2	1	0
	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0
Access	R/W							
Reset	х	х	х	х	х	х	х	х

Bits 0, 1, 2, 3, 4, 5, 6, 7 - RFn Port I/O Value bits

Reset States: POR/BOR = xxxxxxxx

All Other Resets = uuuuuuuu

Value	Description
1	Port pin is $\geq V_{IH}$
0	Port pin is ≤ V _{IL}

Note: Writes to PORTF are actually written to the corresponding LATF register. Reads from PORTF register return actual I/O pin values.



16.4.7 PORTG

Name:	PORTG
Offset:	0xF8F

PORTG Register

Bit	7	6	5	4	3	2	1	0
	RG7	RG6	RG5	RG4	RG3	RG2	RG1	RG0
Access	R/W							
Reset	х	х	х	х	х	х	х	х

Bits 0, 1, 2, 3, 4, 5, 6, 7 – RGn Port I/O Value bits

Note: Bit RG5 is read-only, and will read '1' when MCLRE = 1 (Master Clear enabled).

Reset States: POR/BOR = xxxxxxxx

	All Other Resets = uuuuuuuu
Value	Description
1	Port pin is \geq V _{IH}
0	Port pin is $\leq V_{IL}$
	Note: Bit PORTG5 is read-only, and will read '1' when MCLRE = 1 (Master Clear enabled)

Note: Writes to PORTG are actually written to the corresponding LATG register. Reads from PORTG register return actual I/O pin values.



16.4.8 PORTH

Name:	PORTH
Offset:	0xF90

PORTH Register

Bit	7	6	5	4	3	2	1	0
					RH3	RH2	RH1	RH0
Access					R/W	R/W	R/W	R/W
Reset					х	х	х	х

Bits 0, 1, 2, 3 - RHn Port I/O Value bits

Reset Sta	Reset States: POR/BOR = xxxx					
	All Other Resets = uuuu					
Value	Description					
1	Port pin is $\ge V_{H}$					
0	Port pin is ≤ V _{IL}					

Note: Writes to PORTH are actually written to the corresponding LATH register. Reads from PORTH register return actual I/O pin values.



16.4.9 TRISA

Name:	TRISA
Offset:	0xF81

Tri-State Control Register

Bit	7	6	5	4	3	2	1	0
	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 - TRISAn TRISA Port I/O Tri-state Control bits

Value	Description
1	Port output driver is disabled
0	Port output driver is enabled



16.4.10 TRISB

Name:	TRISB
Offset:	0xF82

Tri-State Control Register

Bit	7	6	5	4	3	2	1	0
Γ	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 – TRISBn TRISB Port I/O Tri-state Control bits Note: Bits TRISB6 and TRISB7 read '1' while in Debug mode.

Value	Description
1	Port output driver is disabled
0	Port output driver is enabled



16.4.11 TRISC

Name:	TRISC
Offset:	0xF83

Tri-State Control Register

Bit	7	6	5	4	3	2	1	0
Γ	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 – TRISCn TRISC Port I/O Tri-state Control bits

Value	Description
1	Port output driver is disabled
0	Port output driver is enabled



16.4.12 TRISD

Name:	TRISD
Offset:	0xF84

Tri-State Control Register

Bit	7	6	5	4	3	2	1	0
Γ	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 - TRISDn TRISD Port I/O Tri-state Control bits

Value	Description
1	Port output driver is disabled
0	Port output driver is enabled



16.4.13 TRISE

Name:	TRISE
Offset:	0xF85

Tri-State Control Register

Bit	7	6	5	4	3	2	1	0
	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 - TRISEn PortE I/O Tri-state Control bits

Value	Description
1	Port output driver is disabled
0	Port output driver is enabled



16.4.14 TRISF

Name:	TRISF
Offset:	0xF86

Tri-State Control Register

Bit	7	6	5	4	3	2	1	0
Γ	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISFO
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 - TRISFn TRISF Port I/O Tri-state Control bits

Value	Description
1	Port output driver is disabled
0	Port output driver is enabled



16.4.15 TRISG

Name:	TRISG
Offset:	0xF87

Tri-State Control Register

Bit	7	6	5	4	3	2	1	0
	TRISG7	TRISG6		TRISG4	TRISG3	TRISG2	TRISG1	TRISG0
Access	R/W	R/W		R/W	R/W	R/W	R/W	R/W
Reset	1	1		1	1	1	1	1

Bits 6, 7 – TRISGn TRISG Port I/O Tri-state Control bits

Value	Description
1	Port output driver is disabled
0	Port output driver is enabled

Bits 0, 1, 2, 3, 4 – TRISGn TRISG Port I/O Tri-state Control bits Note: Bit TRISG5 is read-only, and will read '1' always

Value	Description
1	Port output driver is disabled
0	Port output driver is enabled



16.4.16 TRISH

Name:	TRISH
Offset:	0xF88

Tri-State Control Register

Bit	7	6	5	4	3	2	1	0
					TRISH3	TRISH2	TRISH1	TRISH0
Access					R/W	R/W	R/W	R/W
Reset					1	1	1	1

Bits 0, 1, 2, 3 - TRISHn TRISH Port I/O Tri-state Control bits

Value	Description
1	Port output driver is disabled
0	Port output driver is enabled



16.4.17 LATA

Name:	LATA
Offset:	0xF79

Output Latch Register

Bit	7	6	5	4	3	2	1	0
	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0
Access	R/W							
Reset	х	х	х	х	х	х	х	х

Bits 0, 1, 2, 3, 4, 5, 6, 7 – LATAn Output Latch A Value bits

Reset States: POR/BOR = xxxxxxxx All Other Resets = uuuuuuuu

Note: Writes to LATA are equivalent with writes to the corresponding PORTA register. Reads from LATA register return register values, not I/O pin values.



16.4.18 LATB

Name:	LATB
Offset:	0xF7A

Output Latch Register

Bit	7	6	5	4	3	2	1	0
	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0
Access	R/W							
Reset	х	х	х	х	х	х	х	х

Bits 0, 1, 2, 3, 4, 5, 6, 7 – LATBn Output Latch B Value bits

Reset States: POR/BOR = xxxxxxxx All Other Resets = uuuuuuuuu

Note: Writes to LATB are equivalent with writes to the corresponding PORTB register. Reads from LATB register return register values, not I/O pin values.



16.4.19 LATC

Name:	LATC
Offset:	0xF7B

Output Latch Register

Bit	7	6	5	4	3	2	1	0
	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0
Access	R/W							
Reset	х	х	х	х	х	х	х	х

Bits 0, 1, 2, 3, 4, 5, 6, 7 – LATCn Output Latch C Value bits

Reset States: POR/BOR = xxxxxxxx All Other Resets = uuuuuuuu

Note: Writes to LATC are equivalent with writes to the corresponding PORTC register. Reads from LATC register return register values, not I/O pin values.



16.4.20 LATD

Name:	LATD
Offset:	0xF7C

Output Latch Register

Bit	7	6	5	4	3	2	1	0
	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0
Access	R/W							
Reset	х	Х	х	х	х	х	х	Х

Bits 0, 1, 2, 3, 4, 5, 6, 7 – LATDn Output Latch D Value bits

Reset States: POR/BOR = xxxxxxxx All Other Resets = uuuuuuuu

Note: Writes to LATD are equivalent with writes to the corresponding PORTD register. Reads from LATD register return register values, not I/O pin values.



16.4.21 LATE

Name:	LATE
Offset:	0xF7D

Output Latch Register

Bit	7	6	5	4	3	2	1	0
	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0
Access	R/W							
Reset	х	х	х	х	х	х	х	х

Bits 0, 1, 2, 3, 4, 5, 6, 7 – LATEn Output Latch E Value bits

Reset States: POR/BOR = xxxxxxxx All Other Resets = uuuuuuuu

Note: Writes to LATE are equivalent with writes to the corresponding PORTE register. Reads from LATE register return register values, not I/O pin values.



16.4.22 LATF

Name:	LATF
Offset:	0xF7E

Output Latch Register

Bit	7	6	5	4	3	2	1	0
	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0
Access	R/W							
Reset	х	х	х	х	х	х	х	х

Bits 0, 1, 2, 3, 4, 5, 6, 7 – LATFn Output Latch F Value bits

Reset States: POR/BOR = xxxxxxxx All Other Resets = uuuuuuuuu

Note: Writes to LATF are equivalent with writes to the corresponding PORTF register. Reads from LATF register return register values, not I/O pin values.



16.4.23 LATG

Name: LATG Offset: 0xF7F

Output Latch Register

Bit	7	6	5	4	3	2	1	0
	LATG7	LATG6		LATG4	LATG3	LATG2	LATG1	LATG0
Access	R/W	R/W		R/W	R/W	R/W	R/W	R/W
Reset	х	х		х	х	х	х	х

Bits 6, 7 – LATGn Output Latch G Value bits

Reset States: POR = xx BOR = uu

Bits 0, 1, 2, 3, 4 – LATGn Output Latch G Value bits

Reset States: POR/BOR = xxxxx All Other Resets = uuuuu

Note: Writes to LATG are equivalent with writes to the corresponding PORTG register. Reads from LATG register return register values, not I/O pin values.



16.4.24 LATH

Name:	LATH
Offset:	0xF80

Output Latch Register

Bit	7	6	5	4	3	2	1	0
					LATH3	LATH2	LATH1	LATH0
Access					R/W	R/W	R/W	R/W
Reset					Х	х	Х	х

Bits 0, 1, 2, 3 – LATHn Output Latch H Value bits

Reset States: POR/BOR = xxxx All Other Resets = uuuu

Note: Writes to LATH are equivalent with writes to the corresponding PORTH register. Reads from LATH register return register values, not I/O pin values.



16.4.25 ANSELA

Name:	ANSELA
Offset:	0xE92

Analog Select Register

Bit	7	6	5	4	3	2	1	0
	ANSELA7	ANSELA6	ANSELA5	ANSELA4	ANSELA3	ANSELA2	ANSELA1	ANSELA0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 - ANSELAn Analog Select on Pins RA[7:0]

Value	Description
1	Digital Input buffers are disabled
0	ST and TTL input buffers are enabled



16.4.26 ANSELB

Name:	ANSELB
Offset:	0xE9A
Reset:	0x00

Analog Select Register

Bit	7	6	5	4	3	2	1	0
Γ	ANSELB7	ANSELB6	ANSELB5	ANSELB4	ANSELB3	ANSELB2	ANSELB1	ANSELB0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 – ANSELBn Analog Select on Pins RB[7:0]

Value	Description
1	Digital Input buffers are disabled
0	ST and TTL input buffers are enabled



16.4.27 ANSELD

Name:	ANSELD
Offset:	0xEA7

Analog Select Register

Bit	7	6	5	4	3	2	1	0
	ANSELD7	ANSELD6	ANSELD5	ANSELD4	ANSELD3	ANSELD2	ANSELD1	ANSELD0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 - ANSELDn Analog Select on Pins RD[7:0]

Value	Description
1	Digital Input buffers are disabled
0	ST and TTL input buffers are enabled



16.4.28 ANSELE

Name:	ANSELE
Offset:	0xEAF

Analog Select Register

Bit	7	6	5	4	3	2	1	0
Γ	ANSELE7	ANSELE6	ANSELE5	ANSELE4	ANSELE3	ANSELE2	ANSELE1	ANSELE0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 – ANSELEn Analog Select on Pins RE[7:0]

Value	Description
1	Digital Input buffers are disabled
0	ST and TTL input buffers are enabled



16.4.29 ANSELF

Name:	ANSELF
Offset:	0xEB4

Analog Select Register

Bit	7	6	5	4	3	2	1	0
Γ	ANSELF7	ANSELF6	ANSELF5	ANSELF4	ANSELF3	ANSELF2	ANSELF1	ANSELF0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 - ANSELFn Analog Select on Pins RF<7:0>

Value	Description
1	Digital Input buffers are disabled.
0	ST and TTL input buffers are enabled



16.4.30 ANSELG

Name:	ANSELG
Offset:	0xEBC

Analog Select Register

Bit	7	6	5	4	3	2	1	0
	ANSELG7	ANSELG6		ANSELG4	ANSELG3	ANSELG2	ANSELG1	ANSELG0
Access	R/W	R/W		R/W	R/W	R/W	R/W	R/W
Reset	1	1		1	1	1	1	1

Bits 6, 7 – ANSELGn Analog Select on Pins RG[6:7]

Value	Description
1	Digital Input buffers are disabled.
0	ST and TTL input buffers are enabled

Bits 0, 1, 2, 3, 4 - ANSELGn Analog Select on Pins RG[4:0]

Value	Description
1	Digital Input buffers are disabled.
0	ST and TTL input buffers are enabled



16.4.31 WPUA

Name:	WPUA
Offset:	0xE91

Weak Pull-up Register

Bit	7	6	5	4	3	2	1	0
	WPUA7	WPUA6	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 - WPUAn Weak Pull-up PORTA Control bits

Value	Description
1	Weak Pull-up enabled
0	Weak Pull-up disabled



16.4.32 WPUB

Name:	WPUB
Offset:	0xE99

Weak Pull-up Register

Bit	7	6	5	4	3	2	1	0
Γ	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 - WPUBn Weak Pull-up PORTA Control bits

Value	Description
1	Weak Pull-up enabled
0	Weak Pull-up disabled



16.4.33 WPUC

Name:	WPUC
Offset:	0xEA1

Weak Pull-up Register

Bit	7	6	5	4	3	2	1	0
	WPUC7	WPUC6	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 - WPUCn Weak Pull-up PORTC Control bits

Value	Description
1	Weak Pull-up enabled
0	Weak Pull-up disabled



16.4.34 WPUD

Name:	WPUD
Offset:	0xEA6

Weak Pull-up Register

Bit	7	6	5	4	3	2	1	0
	WPUD7	WPUD6	WPUD5	WPUD4	WPUD3	WPUD2	WPUD1	WPUD0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 - WPUDn Weak Pull-up PORTD Control bits

Value	Description
1	Weak Pull-up enabled
0	Weak Pull-up disabled



16.4.35 WPUE

Name:	WPUE
Offset:	0xEAE

Weak Pull-up Register

Bit	7	6	5	4	3	2	1	0
Γ	WPUE7	WPUE6	WPUE5	WPUE4	WPUE3	WPUE2	WPUE1	WPUE0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 - WPUEn Weak Pull-up PORTE Control bits

Value	Description
1	Weak Pull-up enabled
0	Weak Pull-up disabled



16.4.36 WPUF

Name:	WPUF
Offset:	0xEB3

Weak Pull-up Register

Bit	7	6	5	4	3	2	1	0
	WPUF7	WPUF6	WPUF5	WPUF4	WPUF3	WPUF2	WPUF1	WPUF0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 - WPUFn Weak Pull-up PORTF Control bits

Value	Description
1	Weak Pull-up enabled
0	Weak Pull-up disabled



16.4.37 WPUG

Name:	WPUG
Offset:	0xEBB

Weak Pull-up Register

Bit	7	6	5	4	3	2	1	0
	WPUG7	WPUG6	WPUG5	WPUG4	WPUG3	WPUG2	WPUG1	WPUG0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 - WPUGn Weak Pull-up PORTG Control bits

Value	Description
1	Weak Pull-up enabled
0	Weak Pull-up disabled
	Note: If MCLRE = 1, the weak pull-up in RG5 is always enabled; bit WPUG5 is not affected and ignored.



16.4.38 WPUH

Name:	WPUH
Offset:	0xEC0

Weak Pull-up Register

Bit	7	6	5	4	3	2	1	0
[WPUH3	WPUH2	WPUH1	WPUH0
Access					R/W	R/W	R/W	R/W
Reset					0	0	0	0

Bits 0, 1, 2, 3 - WPUHn Weak Pull-up PORTH Control bits

Value	Description
1	Weak Pull-up enabled
0	Weak Pull-up disabled



16.4.39 ODCONA

Name:	ODCONA
Offset:	0xE90

Open-Drain Control Register

Bit	7	6	5	4	3	2	1	0
	ODCA7	ODCA6	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 – ODCAn Open-Drain Configuration on Pins Rx[7:0]

Value	Description
1	Output drives only low-going signals (sink current only)
0	Output drives both high-going and low-going signals (source and sink current)



16.4.40 ODCONB

Name:	ODCONB
Offset:	0xE98

Open-Drain Control Register

Bit	7	6	5	4	3	2	1	0
	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 – ODCBn Open-Drain Configuration on Pins Rx[7:0]

Value	Description
1	Output drives only low-going signals (sink current only)
0	Output drives both high-going and low-going signals (source and sink current)



16.4.41 ODCONC

Name:	ODCONC
Offset:	0xEA0

Open-Drain Control Register

Bit	7	6	5	4	3	2	1	0
	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 – ODCCn Open-Drain Configuration on Pins Rx[7:0]

Value	Description
1	Output drives only low-going signals (sink current only)
0	Output drives both high-going and low-going signals (source and sink current)



16.4.42 ODCOND

Name:	ODCOND
Offset:	0xEA5

Open-Drain Control Register

Bit	7	6	5	4	3	2	1	0
	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 – ODCDn Open-Drain Configuration on Pins Rx[7:0]

Value	Description
1	Output drives only low-going signals (sink current only)
0	Output drives both high-going and low-going signals (source and sink current)



16.4.43 ODCONE

Name:	ODCONE
Offset:	0xEAD

Open-Drain Control Register

Bit	7	6	5	4	3	2	1	0
	ODCE7	ODCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 – ODCEn Open-Drain Configuration on Pins Rx[7:0]

Value	Description
1	Output drives only low-going signals (sink current only)
0	Output drives both high-going and low-going signals (source and sink current)



16.4.44 ODCONF

Name:	ODCONF
Offset:	0xEB2

Open-Drain Control Register

Bit	7	6	5	4	3	2	1	0
	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 – ODCFn Open-Drain Configuration on Pins Rx[7:0]

Value	Description
1	Output drives only low-going signals (sink current only)
0	Output drives both high-going and low-going signals (source and sink current)



16.4.45 ODCONG

Name: ODCONG Offset: 0xEBA

Open-Drain Control Register

Bit	7	6	5	4	3	2	1	0
	ODCG7	ODCG6		ODCG4	ODCG3	ODCG2	ODCG1	ODCG0
Access	R/W	R/W		R/W	R/W	R/W	R/W	R/W
Reset	0	0		0	0	0	0	0

Bits 6, 7 – ODCGn Open-Drain Configuration on Pins Rx[6:7]

Value	Description
1	Output drives only low-going signals (sink current only)
0	Output drives both high-going and low-going signals (source and sink current)

Bits 0, 1, 2, 3, 4 – ODCGn Open-Drain Configuration on Pins Rx[4:0]

Value	Description
1	Output drives only low-going signals (sink current only)
0	Output drives both high-going and low-going signals (source and sink current)



16.4.46 ODCONH

Name: ODCONH Offset: 0xEBF

Open-Drain Control Register

Bit	7	6	5	4	3	2	1	0
					ODCH3	ODCH2	ODCH1	ODCH0
Access				•	R/W	R/W	R/W	R/W
Reset					0	0	0	0

Bits 0, 1, 2, 3 – ODCHn Open-Drain Configuration on Pins Rx[7:0]

Value	Description
1	Output drives only low-going signals (sink current only)
0	Output drives both high-going and low-going signals (source and sink current)



16.4.47 SLRCONA

Name:	SLRCONA
Offset:	0xE8F

Slew Rate Control Register

Bit	7	6	5	4	3	2	1	0
	SLRA7	SLRA6	SLRA5	SLRA4	SLRA3	SLRA2	SLRA1	SLRA0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 – SLRAn Slew Rate Control on Pins Rx[7:0], respectively

Value	Description
1	PORT pin slew rate is limited
0	PORT pin slews at maximum rate



16.4.48 SLRCONB

Name:	SLRCONB
Offset:	0xE97

Slew Rate Control Register

Bit	7	6	5	4	3	2	1	0
	SLRB7	SLRB6	SLRB5	SLRB4	SLRB3	SLRB2	SLRB1	SLRB0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 – SLRBn Slew Rate Control on Pins Rx[7:0], respectively

Value	Description
1	PORT pin slew rate is limited
0	PORT pin slews at maximum rate



16.4.49 SLRCONC

Name:	SLRCONC
Offset:	0xE9F

Slew Rate Control Register

Bit	7	6	5	4	3	2	1	0
	SLRC7	SLRC6	SLRC5	SLRC4	SLRC3	SLRC2	SLRC1	SLRCO
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 – SLRCn Slew Rate Control on Pins Rx[7:0], respectively

Value	Description
1	PORT pin slew rate is limited
0	PORT pin slews at maximum rate



16.4.50 SLRCOND

Name:	SLRCOND
Offset:	0xEA4

Slew Rate Control Register

Bit	7	6	5	4	3	2	1	0
	SLRD7	SLRD6	SLRD5	SLRD4	SLRD3	SLRD2	SLRD1	SLRD0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 – SLRDn Slew Rate Control on Pins Rx[7:0], respectively

Value	Description
1	Port pin slew rate is limited
0	Port pin slews at maximum rate



16.4.51 SLRCONE

Name:	SLRCONE
Offset:	0xEAC

Slew Rate Control Register

Bit	7	6	5	4	3	2	1	0
	SLRE7	SLRE6	SLRE5	SLRE4	SLRE3	SLRE2	SLRE1	SLREO
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 - SLREn Slew Rate Control on Pins Rx[7:0], respectively

Value	Description
1	Port pin slew rate is limited
0	Port pin slews at maximum rate



16.4.52 SLRCONF

Name:	SLRCONF
Offset:	0xEB1

Slew Rate Control Register

Bit	7	6	5	4	3	2	1	0
	SLRF7	SLRF6	SLRF5	SLRF4	SLRF3	SLRF2	SLRF1	SLRFO
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 – SLRFn Slew Rate Control on Pins Rx<7:0>, respectively

Value	Description
1	Port pin slew rate is limited
0	Port pin slews at maximum rate



16.4.53 SLRCONG

Name: SLRCONG Offset: 0xEB9

Slew Rate Control Register

Bit	7	6	5	4	3	2	1	0
	SLRG7	SLRG6		SLRG4	SLRG3	SLRG2	SLRG1	SLRG0
Access	R/W	R/W		R/W	R/W	R/W	R/W	R/W
Reset	1	1		1	1	1	1	1

Bits 6, 7 – SLRGn Slew Rate Control on Pins Rx[6:7], respectively

Value	Description
1	Port pin slew rate is limited
0	Port pin slews at maximum rate

Bits 0, 1, 2, 3, 4 – SLRGn Slew Rate Control on Pins Rx[4:0], respectively

Value	Description
1	Port pin slew rate is limited
0	Port pin slews at maximum rate



16.4.54 SLRCONH

Name:	SLRCONH
Offset:	0xEBE

Slew Rate Control Register

Bit	7	6	5	4	3	2	1	0
					SLRH3	SLRH2	SLRH1	SLRH0
Access					R/W	R/W	R/W	R/W
Reset					1	1	1	1

Bits 0, 1, 2, 3 – SLRHn Slew Rate Control on Pins Rx[3:0], respectively

Value	Description
1	Port pin slew rate is limited
0	Port pin slews at maximum rate



16.4.55 INLVLA

Name:	INLVLA
Offset:	0xE8E

Input Level Control Register

Bit	7	6	5	4	3	2	1	0
	INLVLA7	INLVLA6	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 – INLVLAn Input Level Select on Pins Rx[7:0], respectively

Value	Description
1	ST input used for port reads and interrupt-on-change
0	TTL input used for port reads and interrupt-on-change



16.4.56 INLVLB

Name:	INLVLB
Offset:	0xE96

Input Level Control Register

Bit	7	6	5	4	3	2	1	0
	INLVLB7	INLVLB6	INLVLB5	INLVLB4	INLVLB3	INLVLB2	INLVLB1	INLVLB0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 – INLVLBn Input Level Select on Pins Rx[7:0], respectively

Note: INLVLB2 / INLVLB1: Pins read the I²C ST inputs when MSSP inputs select these pins, and I²C mode is enabled.

Value	Description
1	ST input used for port reads and interrupt-on-change
0	TTL input used for port reads and interrupt-on-change



16.4.57 INLVLC

Name:	INLVLC
Offset:	0xE9E

Input Level Control Register

Bit	7	6	5	4	3	2	1	0
Γ	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 – INLVLCn Input Level Select on Pins Rx[7:0], respectively

Note: INLVLC4 / INLVLC3: Pins read the I²C ST inputs when MSSP inputs select these pins, and I²C mode is enabled.

Value	Description
1	ST input used for port reads and interrupt-on-change
0	TTL input used for port reads and interrupt-on-change



16.4.58 INLVLD

Name:	INLVLD
Offset:	0xEA3

Input Level Control Register

Bit	7	6	5	4	3	2	1	0
	INLVLD7	INLVLD6	INLVLD5	INLVLD4	INLVLD3	INLVLD2	INLVLD1	INLVLD0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 – INLVLDn Input Level Select on Pins Rx[7:0], respectively

Value	Description
1	ST input used for port reads and interrupt-on-change
0	TTL input used for port reads and interrupt-on-change



16.4.59 INLVLE

Name:	INLVLE
Offset:	0xEAB

Input Level Control Register

Bit	7	6	5	4	3	2	1	0
	INLVLE7	INLVLE6	INLVLE5	INLVLE4	INLVLE3	INLVLE2	INLVLE1	INLVLE0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 - INLVLEn Input Level Select on Pins Rx[7:0], respectively

Value	Description
1	ST input used for port reads and interrupt-on-change
0	TTL input used for port reads and interrupt-on-change



16.4.60 INLVLF

Name:	INLVLF
Offset:	0xEB0

Input Level Control Register

Bit	7	6	5	4	3	2	1	0
	INLVLF7	INLVLF6	INLVLF5	INLVLF4	INLVLF3	INLVLF2	INLVLF1	INLVLF0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 – INLVLFn Input Level Select on Pins Rx[7:0], respectively

Value	Description
1	ST input used for port reads and interrupt-on-change
0	TTL input used for port reads and interrupt-on-change



16.4.61 INLVLG

Name:	INLVLG
Offset:	0xEB8

Input Level Control Register

Bit	7	6	5	4	3	2	1	0
Γ	INLVLG7	INLVLG6	INLVLG5	INLVLG4	INLVLG3	INLVLG2	INLVLG1	INLVLG0
Access	R/W							
Reset	1	1	1	1	1	1	1	1

Bits 0, 1, 2, 3, 4, 5, 6, 7 – INLVLGn Input Level Select on Pins Rx[7:0], respectively Note: The state of INLVLG5 is ignored when MCLRE = 1.

Value	Description
1	ST input used for port reads and interrupt-on-change
0	TTL input used for port reads and interrupt-on-change



16.4.62 INLVLH

Name:	INLVLH
Offset:	0xEBD

Input Level Control Register

Bit	7	6	5	4	3	2	1	0
					INLVLH3	INLVLH2	INLVLH1	INLVLH0
Access				•	R/W	R/W	R/W	R/W
Reset					1	1	1	1

Bits 0, 1, 2, 3 – INLVLHn Input Level Select on Pins Rx[7:0], respectively

Value	Description
1	ST input used for port reads and interrupt-on-change
0	TTL input used for port reads and interrupt-on-change



17. Interrupt-on-Change

17.1 Features


- Interrupt-on-Change Enable
- Individual Pin Configuration
- Rising and Falling Edge Detection
- Individual Pin Interrupt Flags

17.2 Overview

All the pins of PORTB, PORTC, PORTE, and pin RG5 of PORTG can be configured to operate as Interrupt-on-Change (IOC) pins on PIC18(L)F67K40 family devices. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual port pin, or combination of port pins, can be configured to generate an interrupt.

17.3 Block Diagram







17.4 Enabling the Module

To allow individual port pins to generate an interrupt, the IOCIE bit of the PIE0 register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

17.5 Individual Pin Configuration

For each PORT pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated bit of the IOCxP register is set. To enable a pin to detect a falling edge, the associated bit of the IOCxN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both associated bits of the IOCxP and IOCxN registers, respectively.

17.6 Interrupt Flags

The IOCBFx, IOCCFx, IOCEFx and IOCGF5 bits located in the IOCBF, IOCCF, IOCEF and IOCGF registers respectively, are status flags that correspond to the interrupt-on-change pins of the associated port. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the PIRO register reflects the status of all IOCBFx, IOCCFx, IOCEFx and IOCGF5 bits.

17.7 Clearing Interrupt Flags

The individual status flag bits (IOCBFx, IOCCFx, IOCEFx and IOCGF5) can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

To ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits must be performed. The following sequence is an example of what must be performed.

Example 17-1. Clearing Interrupt Flags (PORTB Example)

```
MOVLW 0xff
XORWF IOCBF, W
ANDWF IOCBF, F
```

17.8 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCxF register will be updated prior to the first instruction executed out of Sleep.



17.9 Register Summary - Interrupt-on-Change

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0E92										
0x0E93	IOCBF	7:0	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0
0x0E94	IOCBN	7:0	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0
0x0E95	IOCBP	7:0	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0
0x0E96										
	Reserved									
0x0E9A										
0x0E9B	IOCCF	7:0	IOCCF7	IOCCF6	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0
0x0E9C	IOCCN	7:0	IOCCN7	IOCCN6	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0
0x0E9D	IOCCP	7:0	IOCCP7	IOCCP6	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0
0x0E9E										
	Reserved									
0x0EA7										
0x0EA8	IOCEF	7:0	IOCEF7	IOCEF6	IOCEF5	IOCEF4	IOCEF3	IOCEF2	IOCEF1	IOCEF0
0x0EA9	IOCEN	7:0	IOCEN7	IOCEN6	IOCEN5	IOCEN4	IOCEN3	IOCEN2	IOCEN1	IOCEN0
0x0EAA	IOCEP	7:0	IOCEP7	IOCEP6	IOCEP5	IOCEP4	IOCEP3	IOCEP2	IOCEP1	IOCEP0
0x0EAB										
	Reserved									
0x0EB4										
0x0EB5	IOCGF	7:0			IOCGF5					
0x0EB6	IOCGN	7:0			IOCGN5					
0x0EB7	IOCGP	7:0			IOCGP5					

17.10 Register Definitions: Interrupt-on-Change Control



17.10.1 IOCBF

Name:	IOCBF
Offset:	0xE93

PORTB Interrupt-on-Change Flag Register Example

Bit	7	6	5	4	3	2	1	0
	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0
Access	R/W/HS							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 – IOCBFn Interrupt-on-Change Flag bits

Value	Condition	Description
1	IOCBP[n] = 1	A positive edge was detected on the RB[n] pin
1	IOCBN[n] = 1	A negative edge was detected on the RB[n] pin
0	$IOCBP[n]$ = \mathbf{x} and $IOCBN[n]$ = \mathbf{x}	No change was detected, or the user cleared the detected change



17.10.2 IOCCF

Name:	IOCCF
Offset:	0xE9B

PORTC Interrupt-on-Change Flag Register

Bit	7	6	5	4	3	2	1	0
	IOCCF7	IOCCF6	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0
Access	R/W/HS							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 – IOCCFn Interrupt-on-Change Flag bits

Value	Condition	Description
1	IOCCP[n] = 1	A positive edge was detected on the RC[n] pin
1	IOCCN[n] = 1	A negative edge was detected on the RC[n] pin
0	IOCCP[n] = x and IOCCN[n] = x	No change was detected, or the user cleared the detected change



17.10.3 IOCEF

Name:	IOCEF
Offset:	0xEA8

PORTE Interrupt-on-Change Flag Register

Bit	7	6	5	4	3	2	1	0
	IOCEF7	IOCEF6	IOCEF5	IOCEF4	IOCEF3	IOCEF2	IOCEF1	IOCEF0
Access	R/W/HS							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 - IOCEFn Interrupt-on-Change Flag bits

Value	Condition	Description
1	IOCEP[n] = 1	A positive edge was detected on the RE[n] pin
1	IOCEN[n] = 1	A negative edge was detected on the RE[n] pin
0	IOCEP[n] = x and IOCEN[n] = x	No change was detected, or the user cleared the detected change



17.10.4 IOCGF

Name:	IOCGF
Offset:	0xEB5

PORTG Interrupt-on-Change Flag Register

Bit	7	6	5	4	3	2	1	0
			IOCGF5					
Access		•	R/W	•		•		
Reset			0					

Bit 5 – IOCGF5 RG5 Interrupt-on-Change Flag bit

Value	Condition	Description
1	IOCGP5 = 1	A positive edge was detected on the RG5 pin
1	IOCGN5 = 1	A negative edge was detected on the RG5 pin
0	IOCGP5 = x and IOCGN5 = x	No change was detected, or the user cleared the detected change

Note:

1. If MCLRE = 1 or LVP = 1, RG5 port functionality is disabled and IOC on RG5 is not available.



17.10.5 IOCBN

Name:	IOCBN
Offset:	0xE94

Interrupt-on-Change Negative Edge Register Example

Bit	7	6	5	4	3	2	1	0
	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 – IOCBNn Interrupt-on-Change Negative Edge Enable bits

Value	Description
1	Interrupt-on-Change enabled on the IOCA pin for a negative-going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
0	Interrupt-on-Change disabled for the associated pin



17.10.6 IOCCN

Name:	IOCCN
Offset:	0xE9C

Interrupt-on-Change Negative Edge Register Example

Bit	7	6	5	4	3	2	1	0
	IOCCN7	IOCCN6	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 – IOCCNn Interrupt-on-Change Negative Edge Enable bits

Value	Description
1	Interrupt-on-Change enabled on the IOCA pin for a negative-going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
0	Interrupt-on-Change disabled for the associated pin



17.10.7 IOCEN

Name:	IOCEN
Offset:	0xEA9

Interrupt-on-Change Negative Edge Register Example

Bit	7	6	5	4	3	2	1	0
	IOCEN7	IOCEN6	IOCEN5	IOCEN4	IOCEN3	IOCEN2	IOCEN1	IOCEN0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 – IOCENn Interrupt-on-Change Negative Edge Enable bits

Value	Description
1	Interrupt-on-Change enabled on the IOCE pin for a negative-going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
0	Interrupt-on-Change disabled for the associated pin



17.10.8 IOCGN

Name:	IOCGN
Offset:	0xEB6

Interrupt-on-Change Negative Edge Register Example

Bit	7	6	5	4	3	2	1	0
			IOCGN5					
Access		•	R/W	•				
Reset			0					

Bit 5 – IOCGN5 Interrupt-on-Change Negative Edge Enable bits⁽¹⁾

Value	Description
1	Interrupt-on-Change enabled on the IOCA pin for a negative-going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
0	Interrupt-on-Change disabled for the associated pin

Note:

1. If MCLRE = 1 or LVP = 1, RG5 port functionality is disabled and IOC on RG5 is not available.



17.10.9 IOCBP

Name:	IOCBP
Offset:	0xE95

Interrupt-on-Change Positive Edge Register

Bit	7	6	5	4	3	2	1	0
Γ	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 – IOCBPn Interrupt-on-Change Positive Edge Enable bits

Value	Description
1	Interrupt-on-Change enabled on the IOCB pin for a positive-going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
0	Interrupt-on-Change disabled for the associated pin



17.10.10 IOCCP

Name:	IOCCP
Offset:	0xE9D

Interrupt-on-Change Positive Edge Register

Bit	7	6	5	4	3	2	1	0
	IOCCP7	IOCCP6	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 – IOCCPn Interrupt-on-Change Positive Edge Enable bits

Value	Description
1	Interrupt-on-Change enabled on the IOCC pin for a positive-going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
0	Interrupt-on-Change disabled for the associated pin



17.10.11 IOCEP

Name:	IOCEP
Offset:	0xEAA

Interrupt-on-Change Positive Edge Register

Bit	7	6	5	4	3	2	1	0
	IOCEP7	IOCEP6	IOCEP5	IOCEP4	IOCEP3	IOCEP2	IOCEP1	IOCEP0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 – IOCEPn Interrupt-on-Change Positive Edge Enable bits

Value	Description
1	Interrupt-on-Change enabled on the IOCE pin for a positive-going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
0	Interrupt-on-Change disabled for the associated pin



17.10.12 IOCGP

Name:	IOCGP
Offset:	0xEB7

Interrupt-on-Change Positive Edge Register

Bit	7	6	5	4	3	2	1	0
			IOCGP5					
Access		•	R/W	•		•		
Reset			1					

Bit 5 – IOCGP5 Interrupt-on-Change Positive Edge Enable bit⁽¹⁾

Value	Description
1	Interrupt-on-Change enabled on the IOCE pin for a positive-going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
0	Interrupt-on-Change disabled for the associated pin

Note:

1. If MCLRE = 1 or LVP = 1, RG5 port functionality is disabled and IOC on RG5 is not available.



18. PPS - Peripheral Pin Select Module

The Peripheral Pin Select (PPS) module connects peripheral inputs and outputs to the device I/O pins. Only digital signals are included in the selections. All analog inputs and outputs remain fixed to their assigned pins. Input and output selections are independent as shown in the figure below.

The peripheral input is selected with the peripheral xxxPPS register, and the peripheral output is selected with the PORT RxyPPS register. For example, to select PORTC[7] as the EUSART RX input, set RXxPPS to 0x17 as shown in the input table, and to select PORTC[6] as the EUSART TX output set RC6PPS to 0x0C as shown in the output table.




Figure 18-1. Simplified PPS Block Diagram

18.1 PPS Inputs

Each peripheral has a PPS register with which the input pin to the peripheral is selected. Although each peripheral has its own PPS input selection register, the selections are identical for every peripheral, as shown in xxxPPS. Not all ports are available for input, as shown in the *"PPS Input Selection Register Details"* table.

Multiple peripherals can operate from the same source simultaneously. Port reads always return the pin level regardless of peripheral PPS selection. If a pin also has analog functions associated, the ANSEL bit for that pin must be cleared to enable the digital input buffer.

Important: The notation "xxx" in the generic register name is a placeholder for the peripheral identifier. For example, xxx = INT for the INTPPS register.

Peripheral	PPS Input Register PPS Input Register Reset Value at POR at POR		ue PORT From Which I				n Inp	ut Is .	Availa	able	
Interrupt 0	INTOPPS	RB0	0x08	А	В	_	-	-	_	_	-
Interrupt 1	INT1PPS	RB1	0x09	—	В	С	—	—	—	—	—
Interrupt 2	INT2PPS	RB2	0x0A	—	В	_	D	—	—	—	—

Table 18-1. PPS Input Selection Register Details



continued											
Peripheral	PPS Input Register	Default Pin Selection at POR	Register Reset Value at POR	PO	۲۲ Fr	om V	Vhich	Inp	ut Is ,	Avail	able
Interrupt 3	INT3PPS	RB3	0x0B	—	В	—	—	Е	—	—	_
Timer0 Clock	TOCKIPPS	RA4	0x04	А	В	—	—	—	—	—	—
Timer1 Clock	T1CKIPPS	RCO	0x10	А	—	С	D	—	—	—	—
Timer1 Gate	T1GPPS	RB5	0x0D	—	В	С	—	—	—	—	—
Timer3 Clock	T3CKIPPS	RB5	0x0D	—	В	С	—	—	—	—	—
Timer3 Gate	T3GPPS	RA5	0x05	А	—	С	—	—	—	—	_
Timer5 Clock	T5CKIPPS	RD1	0x19	А	—	—	D	Е	—	—	—
Timer5 Gate	T5GPPS	RG4	0x34	—	В	—	—	Е	—	G	—
Timer7 Clock	T7CKIPPS	RG4	0x34	А	—	—	—	Е	—	G	
Timer7 Gate	T7GPPS	RD1	0x19	—	В	—	D	Е	—	—	—
Timer2 Clock	T2INPPS	RA1	0x01	А	—	С	—	—	—	—	—
Timer4 Clock	T4INPPS	RE4	0x24	_	В	_	-	Е	—	-	—
Timer6 Clock	T6INPPS	RC1	0x11	—	В	С	—	—	—	—	—
Timer8 Clock	T8INPPS	RAO	0x00	А	_	_	—	Е	—	—	_
ADC Conversion Trigger	ADACTPPS	RH1	0x39	—	В	С	—	—	—	—	Н
CCP1	CCP1PPS	RE5	0x25	_	В	С	-	Е	—	-	_
CCP2	CCP2PPS	RE4	0x24	_	В	С	_	Е	_	—	_
CCP3	CCP3PPS	RE6	0x26	_	В	С	-	Е	_	_	_
CCP4	CCP4PPS	RG3	0x33	—	В	_	—	Е	—	G	_
CCP5	CCP5PPS	RG4	0x34	—	В	—	—	Е	—	G	—
SMT1 Window	SMT1WINPPS	RE6	0x26	А	_	С	—	Е	—	—	_
SMT1 Signal	SMT1SIGPPS	RE7	0x27	_	В	С	-	Е	-	-	—
SMT2 Window	SMT2WINPPS	RG6	0x36	А	—	С	—	—	—	G	_
SMT2 Signal	SMT2SIGPPS	RG7	0x37	_	В	С	-	-	-	G	—
CWG	CWG1PPS	RC2	0x12	А	—	С	—	—	—	—	—
DSM Carrier Low	MDCARLPPS	RD3	0x1B	А	_	_	D	—	—	—	Н
DSM Carrier High	MDCARHPPS	RD4	0x1C	А	_	_	D	—	—	—	Н
DSM Source	MDSRCPPS	RD5	0x1D	А	_	_	D	_	_	—	Н
MSSP1 Clock	SSP1CLKPPS	RC3	0x13	_	В	С	_	—	_	—	_
MSSP1 Data	SSP1DATPPS	RC4	0x14	_	В	С	-	_	_	_	_
MSSP1 Client Select	SSP1SSPPS	RF7	0x2F	—	В	—	—	—	—	F	—
MSSP2 Clock	SSP2CLKPPS	RD6	0x1E	—	В	—	D	—	—	—	_
MSSP2 Data	SSP2DATPPS	RD5	0x1D	—	В	—	D	—	—	—	—
MSSP2 Client Select	SSP2SSPPS	RD7	0x1F	—	В	—	D	—	—	—	_
EUSART1 Receive	RX1PPS	RC7	0x17	—	В	С	D	—	—	—	—
EUSART1 Clock	CK1PPS	RC6	0x16	—	В	С	D	—	—	—	_
EUSART2 Receive	RX2PPS	RG2	0x32	—	В	—	D	—	—	G	—
EUSART2 Clock	CK2PPS	RG1	0x31	—	В	—	D	—	—	G	—
EUSART3 Receive	RX3PPS	RE1	0x21	—	В	—	—	Е	—	—	—
EUSART3 Clock	CK3PPS	REO	0x20	—	В	—	-	Е	-	-	_
EUSART4 Receive	RX4PPS	RC1	0x11	—	В	С	—	—	—	—	—
EUSART4 Clock	CK4PPS	RC0	0x10	—	В	С	—	_	_	_	
EUSART5 Receive	RX5PPS	RE3	0x23	—	В	—	—	Е	—	G	—
EUSART5 Clock	CK5PPS	RE2	0x22	—	В	_	—	Е	_	G	_



Note:

 Some pads are configured for I²C logic levels; clock and data signals may be assigned to any of these pins. Assignments to other pins (e.g., RA5) will operate, but logic levels will be standard TTL/ST as selected by the INLVL register.

Table 18-2. PPS input Register Values	
Desired Input Pin	Value to Write to Register
RH3	11 1011
RH2	11 1010
RH1	11 1001
RHO	11 1000
RG7	11 0111
RG6	11 0110
RG5	11 0101
RG4	11 0100
RG3	11 0011
RG2	11 0010
RG1	11 0001
RGO	11 0000
RF7	10 1111
RF6	10 1110
RF5	10 1101
RF4	10 1100
RF3	10 1011
RF2	10 1010
RF1	10 1001
RFO	10 1000
RE7	10 0111
RE6	10 0110
RE5	10 0101
RE4	10 0100
RE3	10 0011
RE2	10 0010
RE1	10 0001
REO	10 0000
RD7	01 1111
RD6	01 1110
RD5	01 1101
RD4	01 1100
RD3	01 1011
RD2	01 1010
RD1	01 1001
RD0	01 1000
RC7	01 0111
RC6	01 0110
RC5	01 0101
RC4	01 0100
RC3	01 0011

Table 18-2. PPS Input Register Values



continued	
Desired Input Pin	Value to Write to Register
RC2	01 0010
RC1	01 0001
RCO	01 0000
RB7	00 1111
RB6	00 1110
RB5	00 1101
RB4	00 1100
RB3	00 1011
RB2	00 1010
RB1	00 1001
RBO	00 1000
RA7	00 0111
RA6	00 0110
RA5	00 0101
RA4	00 0100
RA3	00 0011
RA2	00 0010
RA1	00 0001
RAO	00 0000

18.2 PPS Outputs

Each I/O pin has a PPS register with which the pin output source is selected. With few exceptions, the port TRIS control associated with that pin retains control over the pin output driver. Peripherals that control the pin output driver as part of the peripheral operation will override the TRIS control as needed. These peripherals include:

- EUSART (synchronous operation)
- MSSP (I²C)

Although every pin has its own PPS peripheral selection register, the selections are identical for every pin as shown in RxyPPS.

Important: The notation "Rxy" is a placeholder for the pin identifier. The 'x' holds the place of the PORT letter and the 'y' holds the place of the bit number. For example, Rxy = RA0 for the RA0PPS register.

The table below shows detailed output routing options for each peripheral.

RxyPPS	Pin Rxy Output Source		P	ORT To W	/hich Out	put Can	Be Direct	ted	
0x21	ADGRDB	А	_	С	_	_	_	-	Н
0x20	ADGRDA	А	—	С	—	—	—	—	Н
0x1F	DSM1	А	—	С	—	—	—	—	Н
0x1E	CLKR	—	В	С	—	—	—	—	Н
0x1D	TMR0	_	В	С	_	—	—	—	_
0x1C	MSSP2 (SDO/SDA)	—	В	—	D	—	—	—	—
0x1B	MSSP2 (SCK/SCL)	_	В	_	D	_	_	_	_

Table 18-3. Peripheral PPS Output Selection Codes



contii	nued								
RxyPPS	Pin Rxy Output Source		P	ORT To W	'hich Out	put Can	Be Direct	ed	
0x1A	MSSP1 (SDO/SDA)	—	В	С	—	—	—	—	—
0x19	MSSP1 (SCK/SCL)	—	В	С	—	—	—	—	—
0x18	CMP3	А	—	—	—	—	F	G	—
0x17	CMP2	А	—	—	—	—	F	G	—
0x16	CMP1	А	—	—	—	—	F	G	—
0x15	EUSART5 (DT)	—	В	—	—	E	—	G	_
0x14	EUSART5 (TX/CK)	—	В	—	—	E	—	G	—
0X13	EUSART4 (DT)	—	В	С	—	—	—	—	—
0x12	EUSART4 (TX/CK)	—	В	С	—	—	—	—	—
0x11	EUSART3 (DT)	—	В	—	—	E	—	—	_
0x10	EUSART3 (TX/CK)	—	В	—	—	Е	—	—	—
0x0F	EUSART2 (DT)	—	В	—	D	—	—	G	—
0x0E	EUSART2 (TX/CK)	—	В	—	D	—	—	G	—
0x0D	EUSART1 (DT)	—	В	С	D	—	—	—	—
0x0C	EUSART1(TX/CK)	—	В	С	D	—	—	—	—
0x0B	PWM7	А	—	С	—	Е	—	—	—
0x0A	PWM6	А	—	С	—	Е	—	—	—
0x09	CCP5	—	В	—	—	Е	—	G	—
0x08	CCP4	—	В	—	—	Е	—	G	—
0x07	CCP3	—	В	С	—	Е	—	—	—
0x06	CCP2	—	В	С	—	Е	—	—	—
0x05	CCP1	—	В	С	—	Е	—	—	—
0x04	CWG1D	—	В	—	—	Е	—	G	—
0x03	CWG1C	—	В	С	—	E	—	—	
0x02	CWG1B	—	В	—	—	Е	—	G	—
0x01	CWG1A	—	В	С	—	Е	—	—	—
0x00	LATxy	А	В	С	D	Е	F	G	Н

18.3 Bidirectional Pins

PPS selections for peripherals with bidirectional signals on a single pin must be made so that the PPS input and PPS output select the same pin. Peripherals that have bidirectional signals include:

- EUSART (DT/RXxPPS and TX/CKxPPS pins for synchronous operation)
- MSSP (I²C SDA/SSPxDATPPS and SCL/SSPxCLKPPS)

Important: The I²C default inputs, and a limited number of other alternate pins, are I²C and SMBus compatible. Clock and data signals can be routed to any pin, however pins without I²C compatibility will operate at standard TTL/ST logic levels as selected by the INLVL register. See the INLVL register for each port to determine which pins are I²C and SMBus compatible.

18.4 PPS Lock

The PPS includes a mode in which all input and output selections can be locked to prevent inadvertent changes. PPS selections are locked by setting the PPSLOCKED bit of the PPSLOCK register. Setting and clearing this bit requires a special sequence as an extra precaution against



inadvertent changes. Examples of setting and clearing the PPSLOCKED bit are shown in the following examples.

Example 18-1. PPS Lock Sequence

```
; Disable interrupts:
    BCF INTCON,GIE
; Bank to PPSLOCK register
    BANKSEL PPSLOCK
    MOVLW 55h
; Required sequence, next 4 instructions
    MOVWF PPSLOCK
    MOVLW AAh
    MOVWF PPSLOCK
; Set PPSLOCKED bit to disable writes
; Only a BSF instruction will work
    BSF PPSLOCK,PPSLOCKED
; Enable Interrupts
    BSF INTCON,GIE
```

Example 18-2. PPS Unlock Sequence

```
; Disable interrupts:
    BCF INTCON,GIE
; Bank to PPSLOCK register
    BANKSEL PPSLOCK
    MOVLW 55h
; Required sequence, next 4 instructions
    MOVWF PPSLOCK
    MOVUW AAh
    MOVWF PPSLOCK
; Clear PPSLOCKED bit to enable writes
; Only a BCF instruction will work
    BCF PPSLOCK,PPSLOCKED
; Enable Interrupts
    BSF INTCON,GIE
```

18.5 PPS One-Way Lock

Using the PPS1WAY Configuration bit, the PPS settings can be locked in. When this bit is set, the PPSLOCKED bit can only be cleared and set one time after a device Reset. This allows for clearing the PPSLOCKED bit so that the input and output selections can be made during initialization. When the PPSLOCKED bit is set after all selections have been made, it will remain set and cannot be cleared until after the next device Reset event.

18.6 Operation During Sleep

PPS input and output selections are unaffected by Sleep.

18.7 Effects of a Reset

A device Power-on-Reset (POR) clears all PPS input and output selections to their default values. All other Resets leave the selections unchanged. The default input selections are shown in the *"PPS Input Selection Register Details"* table. The PPS1WAY is also removed.

18.8 Register Definitions: PPS Input and Output Selection



18.8.1 Register Summary - PPS

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0DEE										
0x0DEF	PPSLOCK	7:0								PPSLOCKED
0x0DF0	INTOPPS	7:0					PORT		PIN[2:0]	
0x0DF1	INT1PPS	7:0				PORT[PIN[2:0]	
0x0DF2	INT2PPS	7:0				PORT[1:0]		PIN[2:0]	
0x0DF3	INT3PPS	7:0				PORT[2:0]	DODT		PIN[2:0]	
0x0DF4	TOCKIPPS	7:0				DODT	PORT		PIN[2:0]	
0x0DF5	T1CKIPPS	7:0				PORT			PIN[2:0]	
0x0DF6	T1GPPS	7:0				PORT			PIN[2:0]	
0x0DF7	T3CKIPPS	7:0				PORT			PIN[2:0]	
0x0DF8	T3GPPS	7:0				PORT[1:0]		PIN[2:0]	
0x0DF9	T5CKIPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0DFA	T5GPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0DFB	T7CKIPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0DFC	T7GPPS	7:0				PORT[2:0]	1.01		PIN[2:0]	
0x0DFD 0x0DFE	T2INPPS T4INPPS	7:0 7:0				PORT[PORT[2:0]	1.0]		PIN[2:0]	
0x0DFE 0x0DFF	T6INPPS	7:0					1.01		PIN[2:0]	
0x0DFF 0x0E00	T8INPPS	7:0				PORT[PORT[2:0]	1.0]		PIN[2:0] PIN[2:0]	
0x0E00	ADACTPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E02	CCP1PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E03	CCP2PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E04	CCP3PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E05	CCP4PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E06	CCP5PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E07	SMT1WINPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E08	SMT1SIGPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E09	SMT2WINPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E0A	SMT2SIGPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E0B	CWG1PPS	7:0				PORT[1:0]		PIN[2:0]	
0x0E0C	MDCARLPPS	7:0				PORT[2:0]	_		PIN[2:0]	
0x0E0D	MDCARHPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E0E	MDSRCPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E0F	RX1PPS	7:0				PORT[1:0]		PIN[2:0]	
0x0E10	CK1PPS	7:0				PORT	1:0]		PIN[2:0]	
0x0E11	RX2PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E12	CK2PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E13	RX3PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E14	CK3PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E15	RX4PPS	7:0				PORT	1:0]		PIN[2:0]	
0x0E16	CK4PPS	7:0				PORT	1:0]		PIN[2:0]	
0x0E17	RX5PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E18	CK5PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E19	SSP1CLKPPS	7:0				PORT			PIN[2:0]	
0x0E1A	SSP1DATPPS	7:0				PORT	1:0]		PIN[2:0]	
0x0E1B	SSP1SSPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E1C	SSP2CLKPPS	7:0				PORT	-		PIN[2:0]	
0x0E1D	SSP2DATPPS	7:0				PORT[PIN[2:0]	
0x0E1E	SSP2SSPPS	7:0				PORT[1:0]		PIN[2:0]	
0x0E1F										
	Reserved									
0x0E51								5 01		
0x0E52	RAOPPS	7:0					PPS[
0x0E53	RA1PPS	7:0					PPS[-		
0x0E54	RA2PPS	7:0					PPS[-		
0x0E55	RA3PPS	7:0					PPS[
0x0E56	RA4PPS	7:0					PPS[5:0]		



contin	ued				
Offset	Name	Bit Pos.	7	6	5 4 3 2 1 0
0x0E57	RA5PPS	7:0			PPS[5:0]
0x0E58	RA6PPS	7:0			PPS[5:0]
0x0E59	RA7PPS	7:0			PPS[5:0]
0x0E5A	RB0PPS	7:0			PPS[5:0]
0x0E5B	RB1PPS	7:0			PPS[5:0]
0x0E5C	RB2PPS	7:0			PPS[5:0]
0x0E5D	RB3PPS	7:0			PPS[5:0]
0x0E5E	RB4PPS	7:0			PPS[5:0]
0x0E5F	RB5PPS	7:0			PPS[5:0]
0x0E60	RB6PPS RB7PPS	7:0			PPS[5:0]
0x0E61 0x0E62	RCOPPS	7:0			PPS[5:0] PPS[5:0]
0x0E62 0x0E63	RC1PPS	7:0			PPS[5:0]
0x0E63	RC2PPS	7:0			PPS[5:0]
0x0E65	RC3PPS	7:0			PPS[5:0]
0x0E65	RC4PPS	7:0			PPS[5:0]
0x0E67	RC5PPS	7:0			PPS[5:0]
0x0E68	RC6PPS	7:0			PPS[5:0]
0x0E69	RC7PPS	7:0			PPS[5:0]
0x0E6A	RD0PPS	7:0			PPS[5:0]
0x0E6B	RD1PPS	7:0			PPS[5:0]
0x0E6C	RD2PPS	7:0			PPS[5:0]
0x0E6D	RD3PPS	7:0			PPS[5:0]
0x0E6E	RD4PPS	7:0			PPS[5:0]
0x0E6F	RD5PPS	7:0			PPS[5:0]
0x0E70	RD6PPS	7:0			PPS[5:0]
0x0E71	RD7PPS	7:0			PPS[5:0]
0x0E72	REOPPS	7:0			PPS[5:0]
0x0E73	RE1PPS	7:0			PPS[5:0]
0x0E74	RE2PPS	7:0			PPS[5:0]
0x0E75	RE3PPS	7:0			PPS[5:0]
0x0E76	RE4PPS	7:0			PPS[5:0]
0x0E77	RE5PPS	7:0			PPS[5:0]
0x0E78	RE6PPS	7:0			PPS[5:0]
0x0E79 0x0E7A	RE7PPS	7:0			PPS[5:0]
0x0E7A 0x0E7B	RF0PPS RF1PPS	7:0 7:0			PPS[5:0]
0x0E7B 0x0E7C	RF2PPS	7:0			PPS[5:0] PPS[5:0]
0x0E7C	RF3PPS	7:0			PPS[5:0]
0x0E7E	RF4PPS	7:0			PPS[5:0]
0x0E7E 0x0E7F	RF5PPS	7:0			PPS[5:0]
0x0E71	RF6PPS	7:0			PPS[5:0]
0x0E80	RF7PPS	7:0			PPS[5:0]
0x0E82	RG0PPS	7:0			PPS[5:0]
0x0E83	RG1PPS	7:0			PPS[5:0]
0x0E84	RG2PPS	7:0			PPS[5:0]
0x0E85	RG3PPS	7:0			PPS[5:0]
0x0E86	RG4PPS	7:0			PPS[5:0]
0x0E87	Reserved				
0x0E88	RG6PPS	7:0			PPS[5:0]
0x0E89	RG7PPS	7:0			PPS[5:0]
0x0E8A	RHOPPS	7:0			PPS[5:0]
0x0E8B	RH1PPS	7:0			PPS[5:0]
0x0E8C	RH2PPS	7:0			PPS[5:0]
0x0E8D	RH3PPS	7:0			PPS[5:0]



18.8.2 Peripheral xxx Input Selection

Name: xxxPPS		xxxPPS						
Bit	7	6	5	4	3	2	1	0
				PORT[2:0]			PIN[2:0]	
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			х	х	Х	g	g	g

Bits 5:3 – PORT[2:0] Peripheral xxx Input PORT Selection bits

See the *"PPS Input Selection Register Details"* table for a list of available ports and default pin locations.


Value	Description	
111	PORTH	
110	PORTG	
101	PORTF	
100	PORTE	
011	PORTD	
010	PORTC	
001	PORTB	
000	PORTA	

Bits 2:0 – PIN[2:0] Peripheral xxx Input Pin Selection bits

Value	Description
111	Peripheral input is from PORTx Pin 7 (Rx7)
110	Peripheral input is from PORTx Pin 6 (Rx6)
101	Peripheral input is from PORTx Pin 5 (Rx5)
100	Peripheral input is from PORTx Pin 4 (Rx4)
011	Peripheral input is from PORTx Pin 3 (Rx3)
010	Peripheral input is from PORTx Pin 2 (Rx2)
001	Peripheral input is from PORTx Pin 1 (Rx1)
000	Peripheral input is from PORTx Pin 0 (Rx0)



18.8.3 Pin Rxy Output Source Selection Register



Bits 5:0 – RxyPPS[5:0] Pin Rxy Output Source Selection bits See the *"Peripheral PPS Output Selection Codes"* table for details about source selection.



18.8.4 PPS Lock Register

Name: Offset:		PPSLOCK 0xDEF						
Bit	7	6	5	4	3	2	1	0
								PPSLOCKED
Access								R/W
Reset								0
		DDC Laskad bi	_					

Bit 0 – PPSLOCKED PPS Locked bit

Value	Description
1	PPS is locked. PPS selections can not be changed.
0	PPS is not locked. PPS selections can be changed.





19. TMR0 - Timer0 Module


Timer0 module has the following features:

- 8-Bit Timer with Programmable Period
- 16-Bit Timer
- Selectable Clock Sources
- Synchronous and Asynchronous Operation
- Programmable Prescaler and Postscaler
- Interrupt on Match or Overflow
- Output on I/O Pin (via PPS) or to Other Peripherals
- Operation During Sleep

Figure 19-1. TimerO Block Diagram









19.1 Timer0 Operation

Timer0 can operate as either an 8-bit or 16-bit timer. The mode is selected with the T016BIT bit.

19.1.1 8-Bit Mode

In this mode, Timer0 increments on the rising edge of the selected clock source. A prescaler on the clock input gives several prescale options (see prescaler control bits, TOCKPS).

In this mode, as shown in Figure 19-1, a buffered version of TMR0H is maintained. This is compared with the value of TMR0L on each cycle of the selected clock source. When the two values match, the following events occur:

- TMR0L is reset
- The contents of TMR0H are copied to the TMR0H buffer for next comparison

Important:

When PR0 = 0 (i.e., either loaded with 0 or resets to 0, the TMR0 output (TOOUT) remains high.

19.1.2 16-Bit Mode

In this mode, Timer0 increments on the rising edge of the selected clock source. A prescaler on the clock input gives several prescale options (see prescaler control bits, TOCKPS).

In this mode, TMR0H:TMR0L form the 16-bit timer value. As shown in Figure 19-1, read and write of the TMR0H register are buffered. The TMR0H register is updated with the contents of the high byte of Timer0 during a read of the TMR0L register. Similarly, a write to the high byte of Timer0 takes place through the TMR0H buffer register. The high byte is updated with the contents of the TMR0H register when a write occurs to the TMR0L register. This allows all 16 bits of Timer0 to be read and written at the same time.

Timer0 rolls over to 0x0000 on incrementing past 0xFFFF. This makes the timer free-running. The TMR0L/H registers cannot be reloaded in this mode once started.

19.2 Clock Selection

Timer0 has several options for clock source selections, option to operate synchronously/ asynchronously and a programmable prescaler.

19.2.1 Clock Source Selection

The TOCS bits in the TOCON1 register are used to select the clock source for Timer0. Refer to the Timer0 Clock Source Selections table for possible clock sources.

19.2.2 Synchronous Mode

When the TOASYNC bit is clear, Timer0 clock is synchronized to the system clock (F_{OSC} /4). When operating in Synchronous mode, Timer0 clock frequency cannot exceed F_{OSC} /4. During Sleep mode system clock is not available and Timer0 cannot operate.

19.2.3 Asynchronous Mode

When the TOASYNC bit is set, Timer0 increments with each rising edge of the input source (or output of the prescaler, if used). Asynchronous mode allows Timer0 to continue operation during Sleep mode provided the selected clock source is available.

19.2.4 Programmable Prescaler

Timer0 has 16 programmable input prescaler options ranging from 1:1 to 1:32768. The prescaler values are selected using the TOCKPS bits.



The prescaler counter is not directly readable or writable. The prescaler counter is cleared on the following events:

- A write to the TMR0L register
- A write to either the T0CON0 or T0CON1 registers
- Any device Reset

Related Links

Resets

19.3 Timer0 Output and Interrupt

19.3.1 Programmable Postscaler


Timer0 has 16 programmable output postscaler options ranging from 1:1 to 1:16. The postscaler values are selected using the TOOUTPS bits. The postscaler divides the output of Timer0 by the selected ratio.

The postscaler counter is not directly readable or writable. The postscaler counter is cleared on the following events:

- A write to the TMR0L register
- A write to either the T0CON0 or T0CON1 registers
- Any device Reset

19.3.2 Timer0 Output

TMR0_out is the output of the postscaler. TMR0_out toggles on every match between TMR0L and TMR0H in 8-bit mode, or when TMR0H:TMR0L rolls over in 16-bit mode. If the output postscaler is used, the output is scaled by the ratio selected.



The Timer0 output can be routed to an I/O pin via the RxyPPS output selection register. The Timer0 output can be monitored through software via the TOOUT output bit.

Related Links

PPS Outputs

19.3.3 Timer0 Interrupt

The Timer0 Interrupt Flag (TMR0IF) bit is set when the TMR0_out toggles. If the Timer0 interrupt is enabled (TMR0IE), the CPU will be interrupted when the TMR0IF bit is set.

When the postscaler bits (TOOUTPS) are set to 1:1 operation (no division), the TOIF flag bit will be set with every TMR0 match or rollover. In general, the TMR0IF flag bit will be set every TOOUTPS +1 matches or rollovers.

19.3.4 Timer0 Example

Timer0 Configuration:

- Timer0 mode = 16-bit
- Clock Source = F_{OSC}/4 (250 kHz)
- Synchronous operation
- Prescaler = 1:1



• Postscaler = 1:2 (TOOUTPS = 1)

In this case, the TMR0_out toggles every two rollovers of TMR0H:TMR0L. i.e., (0xFFFF)*2*(1/250kHz) = 524.28 ms

19.4 Operation During Sleep

When operating synchronously, Timer0 will halt when the device enters Sleep mode.

When operating asynchronously and selected clock source is active, Timer0 will continue to increment and wake the device from Sleep mode if Timer0 interrupt is enabled.



19.5 Register Summary - Timer0

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0FD2										
0x0FD3	TMROL	7:0		TMR0L[7:0]						
0x0FD4	TMR0H	7:0		TMR0H[7:0]						
0x0FD5	T0CON0	7:0	TOEN	TOEN TOOUT TO16BIT TOOUTPS[3:0]						
0x0FD6	T0CON1	7:0	TOCS[2:0] TOASYNC TOCKPS[3:0]							

19.6 Register Definitions: Timer0 Control



19.6.1 TMROL

Name:	TMROL
Offset:	0xFD3

Timer0 Period/Count Low Register

Bit	7	6	5	4	3	2	1	0	
	TMR0L[7:0]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bits 7:0 - TMR0L[7:0] TMR0 Least Significant Counter

Value	Condition	Description
11111111 to 00000000	T016BIT = 0	8-bit Timer0 Counter bits
11111111 to 00000000	T016BIT = 1	16-bit Timer0 Least Significant Byte



19.6.2 TMR0H

Name:	TMR0H
Offset:	0xFD4

Timer0 Period/Count High Register

Bit	7	6	5	4	3	2	1	0		
	TMR0H[7:0]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	1	1	1	1	1	1	1	1		

Bits 7:0 – TMR0H[7:0] TMR0 Most Significant Counter

Value	Condition	Description
11111111	T016BIT = 0	8-bit Timer0 Period Value. TMR0L continues counting from 0 when this value is reached.
to		
00000000		
11111111	T016BIT = 1	16-bit Timer0 Most Significant Byte
to		
00000000		



19.6.3 T0CON0

Name:T0CON0Offset:0xFD5

Timer0 Control Register 0

Bit	7	6	5	4	3	2	1	0
	TOEN		TOOUT	T016BIT		TOOUT	PS[3:0]	
Access	R/W		R	R/W	R/W	R/W	R/W	R/W
Reset	0		0	0	0	0	0	0

Bit 7 – TOEN TMR0 Enable

Value	Description
1	The module is enabled and operating
0	The module is disabled

Bit 5 - TOOUT TMR0 Output

Bit 4 – T016BIT TMR0 Operating as 16-Bit Timer Select

Value	Description
1	TMR0 is a 16-bit timer
0	TMR0 is an 8-bit timer

Bits 3:0 - TOOUTPS[3:0] TMR0 Output Postscaler (Divider) Select

Value	Description
1111	1:16 Postscaler
1110	1:15 Postscaler
1101	1:14 Postscaler
1100	1:13 Postscaler
1011	1:12 Postscaler
1010	1:11 Postscaler
1001	1:10 Postscaler
1000	1:9 Postscaler
0111	1:8 Postscaler
0110	1:7 Postscaler
0101	1:6 Postscaler
0100	1:5 Postscaler
0011	1:4 Postscaler
0010	1:3 Postscaler
0001	1:2 Postscaler
0000	1:1 Postscaler



19.6.4 T0CON1

Name:	T0CON1
Offset:	0xFD6

Timer0 Control Register 1

Bit	7	6	5	4	3	2	1	0
	T0CS[2:0]			TOASYNC	T0CKPS[3:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:5 – TOCS[2:0] Timer0 Clock Source Select

Table 19-1. Timer 0 Clock Source Selections

TOCS	Clock Source
111	Reserved
110	Reserved
101	SOSC
100	LFINTOSC
011	HFINTOSC
010	Fosc/4
001	Pin selected by T0CKIPPS (Inverted)
000	Pin selected by T0CKIPPS (Noninverted)

Bit 4 – TOASYNC TMR0 Input Asynchronization Enable

Value	Description
1	The input to the TMR0 counter is not synchronized to system clocks
0	The input to the TMR0 counter is synchronized to F _{OSC} /4

Bits 3:0 – TOCKPS[3:0] Prescaler Rate Select

Value	Description
1111	1:32768
1110	1:16384
1101	1:8192
1100	1:4096
1011	1:2048
1010	1:1024
1001	1:512
1000	1:256
0111	1:128
0110	1:64
0101	1:32
0100	1:16
0011	1:8
0010	1:4
0001	1:2
0000	1:1



20. TMR1 - Timer1 Module with Gate Control

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-Bit Timer/Counter Register Pair (TMRxH:TMRxL)
- Programmable Internal or External Clock Source
- 2-Bit Prescaler
- Optionally Synchronized Comparator Out
- Multiple Timer1 Gate (Count Enable) Sources
- Interrupt-on-Overflow
- Wake-Up on Overflow (External Clock, Asynchronous Mode Only)
- 16-Bit Read/Write Operation
- Time Base for the Capture/Compare Function with the CCP Modules
- Special Event Trigger (with CCP)
- Selectable Gate Source Polarity
- Gate Toggle Mode
- Gate Single Pulse Mode
- Gate Value Status
- Gate Event Interrupt

Important: References to the Timer1 module apply to all the odd numbered timers on this device.






Figure 20-1. Timer1 Block Diagram

Notes:

- 1. This signal comes from the pin selected by TxCKIPPS.
- 2. The TMRx register increments on rising edge.
- 3. Synchronize does not operate while in Sleep.
- 4. See the TMRxCLK register for clock source selections.
- 5. See the TMRxGATE register for gate source selection.
- 6. Synchronized comparator output must not be used in conjunction with synchronized input clock.

20.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter that is accessed through the TMRxH:TMRxL register pair. Writes to TMRxH or TMRxL directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the ON and GE bits in the TxCON and TxGCON registers, respectively. The table below displays the Timer1 enable selections.



Table 20-1. Timer1 Enable Selections

ON	GE	Timer1 Operation
1	1	Count Enabled
1	0	Always On
0	1	Off
0	0	Off

20.2 Clock Source Selection

The CS bits select the clock source for Timer1. These bits allow the selection of several possible synchronous and asynchronous clock sources. The possible clock source are listed in TMRxCLK register.

20.2.1 Internal Clock Source


When the internal clock source is selected the TMRxH:TMRxL register pair will increment on multiples of F_{OSC} as determined by the Timer1 prescaler.

When the F_{OSC} internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

Important: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:

- Timer1 enabled after POR
- Write to TMRxH or TMRxL
- Timer1 is disabled
- Timer1 is disabled (TMRxON = 0) when TxCKI is high then Timer1 is enabled (TMRxON = 1) when TxCKI is low. Refer to the figure below.

Figure 20-2. Timer1 Incrementing Edge



Notes:

- 1. Arrows indicate counter increments.
- 2. In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.

20.2.2 External Clock Source

When the external clock source is selected, the Timer1 module may work as a timer or a counter.



When enabled to count, Timer1 is incremented on the rising edge of the external clock input of the TxCKIPPS pin. This external clock source can be synchronized to the system clock or it can run asynchronously.

20.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The CKPS bits control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMRxH or TMRxL.

20.4 Secondary Oscillator

A secondary low-power 32.768 kHz oscillator circuit is built-in between pins SOSCI (input) and SOSCO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal. The secondary oscillator is not dedicated only to Timer1; it can also be used by other modules.

The oscillator circuit is enabled by setting the SOSCEN bit of the OSCEN register. This can be used as one of the Timer1 clock sources selected with the CS bits. The oscillator will continue to run during Sleep.

Important: The oscillator requires a start-up and stabilization time before use. Thus, the SOSCEN bit of the OSCEN register needs to be set and a suitable delay observed prior to enabling Timer1. A software check can be performed to confirm if the secondary oscillator is enabled and ready to use. This is done by polling the SOR bit of the OSCSTAT register.

Related Links

Secondary Oscillator

20.5 Timer1 Operation in Asynchronous Counter Mode

When the SYNC control bit is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If external clock source is selected, then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake up the processor. However, special precautions in software are needed to read/write the timer (see Reading and Writing Timer1 in Asynchronous Counter Mode).

Important: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.

20.5.1 Reading and Writing Timer1 in Asynchronous Counter Mode

Reading TMRxH or TMRxL while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, reading the 16-bit timer in two 8-bit values itself poses certain problems, since the timer may overflow between the reads. For writes, it is recommended that the user simply stops the timer and writes the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMRxH:TMRxL register pair.

20.6 Timer1 16-Bit Read/Write Mode

Timer1 can be configured to read and write all 16 bits of data to and from the 8-bit TMRxL and TMRxH registers, simultaneously. The 16-bit read and write operations are enabled by setting the RD16 bit.



To accomplish this function, the TMRxH register value is mapped to a buffer register called the TMRxH buffer register. While in 16-bit mode, the TMRxH register is not directly readable or writable and all read and write operations take place through the use of this TMRxH buffer register.


When a read from the TMRxL register is requested, the value of the TMRxH register is simultaneously loaded into the TMRxH buffer register. When a read from the TMRxH register is requested, the value is provided from the TMRxH buffer register instead. This provides the user with the ability to accurately read all 16 bits of the Timer1 value from a single instance in time. Refer to the figure below for more details.

In contrast, when not in 16-bit mode, the user must read each register separately and determine if the values have become invalid due to a rollover that may have occurred between the read operations.

When a write request of the TMRxL register is requested, the TMRxH buffer register is simultaneously updated with the contents of the TMRxH register. The value of TMRxH must be preloaded into the TMRxH buffer register prior to the write request for the TMRxL register. This provides the user with the ability to write all 16 bits to the TMRxL:TMRxH register pair at the same time.

Any requests to write to TMRxH directly does not clear the Timer1 prescaler value. The prescaler value is only cleared through write requests to the TMRxL register.

Figure 20-3. Timer1 16-Bit Read/Write Mode Block Diagram



20.7 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 gate enable.

Timer1 gate can also be driven by multiple selectable sources.

20.7.1 Timer1 Gate Enable

The Timer1 Gate Enable mode is enabled by setting the GE bit. The polarity of the Timer1 Gate Enable mode is configured using the GPOL bit.


When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate signal is inactive, the timer will not increment and hold the current count. Enable mode is disabled, no incrementing will occur, and Timer1 will hold the current count. See the figure below for timing details.



Table 20-2. Timer1 Gate Enable Selections

TMRxCLK	GPOL	TxG	Timer1 Operation
\uparrow	1	1	Counts
\uparrow	1	0	Holds Count
\uparrow	0	1	Holds Count
\uparrow	0	0	Counts

Figure 20-4. Timer1 Gate Enable Mode



20.7.2 Timer1 Gate Source Selection

The gate source for Timer1 is selected using the GSS bits. The polarity selection for the gate source is controlled by the GPOL bit. The following gate source are available:

- Signal Measurement Timers
- Configurable Logic Cells
- Comparators
- PWM
- T1CLKIN

For all options for gate source selection refer to section TMRxGATE.

Related Links Comparator Output Synchronization

20.7.3 Timer1 Gate Toggle Mode

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 Gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See the figure below for timing details.

Timer1 Gate Toggle mode is enabled by setting the GTM bit. When the GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary to control which edge is measured.



Important: Enabling Toggle mode at the same time as changing the gate polarity may result in indeterminate operation.




Figure 20-5. Timer1 Gate Toggle Mode

20.7.4 Timer1 Gate Single Pulse Mode


When Timer1 Gate Single Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single Pulse mode is first enabled by setting the GSPM bit in the TxGCON register. Next, the GGO/DONE bit in the TxGCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the GGO/DONE bit is once again set in software.

Clearing the GSPM bit will also clear the GGO/DONE bit. See the figure below for timing details.

Enabling the Toggle mode and the Single Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. See the figure below for timing details.



Rev. 30-000139A 5/25/2017








Figure 20-7. Timer1 Gate Single Pulse and Toggle Combined Mode

20.7.5 Timer1 Gate Value Status

When Timer1 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the GVAL bit in the TxGCON register. The GVAL bit is valid even when the Timer1 gate is not enabled (GE bit is cleared).

20.7.6 Timer1 Gate Event Interrupt

When Timer1 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of GVAL occurs, the TMRxGIF flag bit in the PIR5 register will be set. If the TMRxGIE bit in the PIE5 register is set, then an interrupt will be recognized.

The TMRxGIF flag bit operates even when the Timer1 gate is not enabled (the GE bit is cleared).

For more information on selecting high or low priority status for the Timer1 gate event interrupt, refer to the **"Interrupts"** chapter.

Important: A pulse signal with minimum 100 ns width must be applied to TxGATE for proper operation. Any TxGATE pulse width that is shorter than 100 ns cannot be relied on to trigger an interrupt.

Related Links Interrupt Priority



20.8 Timer1 Interrupt

The Timer1 register pair (TMRxH:TMRxL) increments to 0xFFFF and rolls over to 0x0000. When Timer1 rolls over, the Timer1 Interrupt Flag (TMR1IF) bit of the PIR4 register is set. To enable the interrupt-on-rollover, the following bits must be set:

- The TMRxON bit of the TxCON register
- The TMRxIE bits of the PIE4 register
- The PEIE/GIEL bit of the INTCON register
- The GIE/GIEH bit of the INTCON register

The interrupt is cleared by clearing the TMRxIF bit in the Interrupt Service Routine.

For more information on selecting high or low priority status for the Timer1 overflow interrupt, see the "**Interrupts**" chapter.

Important: The TMRxH:TMRxL register pair and the TMRxIF bit must be cleared before enabling interrupts.

Related Links

Interrupt Priority

20.9 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when configured for Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- The TMRxON bit of the TxCON register must be set
- The TMRxIE bit of the PIEx register must be set
- The PEIE/GIEL bit of the INTCON register must be set
- The TxSYNC bit of the TxCON register must be set
- Configure the TMRxCLK register for using secondary oscillator as the clock source
- Enable the SOSCEN bit of the OSCEN register

The device will wake up on an overflow and execute the next instruction. If the GIE/GIEH bit of the INTCON register is set, the device will call the Interrupt Service Routine.

The secondary oscillator will continue to operate in Sleep regardless of the TxSYNC bit setting.

20.10 CCP Capture/Compare Time Base

The CCP modules use the TMRxH:TMRxL register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMRxH:TMRxL register pair is copied into the CCPRxH:CCPRxL register pair on a configured event.

In Compare mode, an event is triggered when the value in the CCPRxH:CCPRxL register pair matches the value in the TMRxH:TMRxL register pair. This event can be a Special Event Trigger.

For more information, see the "Capture/Compare/PWM Module" chapter.

Related Links

Capture/Compare/PWM Module



20.11 CCP Special Event Trigger

When any of the CCPs are configured to trigger a special event, the trigger will clear the TMRxH:TMRxL register pair. This special event does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.

In this mode of operation, the CCPRxH:CCPRxL register pair becomes the period register for Timer1.

Timer1 must be synchronized and F_{OSC}/4 must be selected as the clock source to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMRxH or TMRxL coincides with a Special Event Trigger from the CCP, the write will take precedence.

20.12 Peripheral Module Disable

When a peripheral is not used or inactive, the module can be disabled by setting the Module Disable bit in the PMD registers. This will reduce power consumption to an absolute minimum. Setting the PMD bits holds the module in Reset and disconnects the module's clock source. The Module Disable bits for Timer1 (TMR1MD) are in the PMD1 register. See the **"PMD - Peripheral Module Disable"** chapter for more information.

Related Links

Register Summary - PMD



20.13 Register Summary - Timer1

Name	Bit Pos.	7	6	5	4	3	2	1	0		
Reserved											
TMR7	7:0	TMRx[7:0]									
	15:8		TMRx[15:8]								
T7CON	7:0			CKPS	5[1:0]		SYNC	RD16	ON		
T7GCON	7:0	GE	GPOL	GTM	GSPM	GGO/DONE	GVAL				
TMR7GATE	7:0						GSS[4:0]				
TMR7CLK	7:0						CS[3:0]			
Reserved											
TMD5	7:0	TMRx[7:0]									
TWING	15:8				TMR	x[15:8]					
T5CON	7:0			CKPS	5[1:0]		SYNC	RD16	ON		
T5GCON	7:0	GE	GPOL	GTM	GSPM	GGO/DONE	GVAL				
TMR5GATE	7:0						GSS[4:0]				
TMR5CLK	7:0						CS[3:0]			
TMDD	7:0				TMF	Rx[7:0]					
TMR3	15:8				TMR	x[15:8]					
T3CON	7:0			CKPS	5[1:0]		SYNC	RD16	ON		
T3GCON	7:0	GE	GPOL	GTM	GSPM	GGO/DONE	GVAL				
TMR3GATE	7:0						GSS[4:0]				
TMR3CLK	7:0						CS[3:0]			
T1404	7:0				TMF	Rx[7:0]					
IMR1	15:8				TMR	x[15:8]					
T1CON	7:0			CKPS	5[1:0]		SYNC	RD16	ON		
T1GCON	7:0	GE	GPOL	GTM	GSPM	GGO/DONE	GVAL				
TMR1GATE	7:0						GSS[4:0]				
TMR1CLK	7:0										
	Reserved TMR7 T7CON T7GCON TMR7GATE TMR7GATE TMR7CLK Reserved TMR5 T5CON T5GCON T5GCON T5GCON T5GCON TMR5GATE TMR3 T3CON T3GCON TMR3GATE TMR3GATE TMR3GATE TMR3GATE TMR3GATE TMR3GATE	Reserved 7:0 TMR7 7:0 15:8 7:0 T7CON 7:0 T7GCON 7:0 TMR7GATE 7:0 TMR7GATE 7:0 TMR7GATE 7:0 TMR7GATE 7:0 Reserved 7:0 TMR5 7:0 TSCON 7:0 TMR5GATE 7:0 TMR5GATE 7:0 TMR5GATE 7:0 TMR3 7:0 TMR3 7:0 TMR3GATE 7:0 TMR3G	Reserved7:0TMR77:015:815:8T7CON7:0T7GCON7:0T7GCON7:0TMR7GATE7:0TMR7CLK7:0Reserved7:0TMR57:015:815:8T5CON7:0TMR5GATE7:0TMR5GATE7:0TMR5GATE7:0TMR5GATE7:0TMR37:0TMR315:8T3CON7:0GE15:8TMR3GATE7:0TMR3GATE7:0TMR3GATE7:0TMR3CLK7:0TMR17:0T1CON7:0T1GCON7:0T11GCON7:0TMR1GATE7:0TMR1GATE7:0	Reserved7:0TMR77:015:8	Reserved7:0	Reserved7:0Image: second	Reserved7.0TTMR77.0TTMR7:0]15:8	Reserved 7:0 TMR7 7:0 TMR7/15:8 TMR/15:8 SYNC T7CON 7:0 GE GPOL GTM GSPM GGO/DONE GVAL TMR7GATE 7:0 GE GPOL GTM GSPM GGO/DONE GSI4:0] TMR7CLK 7:0 GE GPOL GTM GSPM GGO/DONE GSI4:0] TMR7CLK 7:0 GE GPOL GTM GSPM GSSI4:0] GSSI4:0] TMR5 7:0 GE GPOL GTM GSPM GGO/DONE GVAL TMR5 7:0 GE GFOL GSPM GGO/DONE GVAL TMR5GATE 7:0 GE GPOL GTM GSPM	Reserved 7.0 TMR7 7.0 TMR7(15:8) SYNC RD16 T7CON 7.0 GE GPOL GCKPS[1:0] SYNC RD16 T7GCON 7.0 GE GPOL GTM GGO/DONE GVAL TMR76ATE 7.0 SYNC RD16 TMR76ATE 7.0 GE GPOL GTM GGO/DONE GSQ4L TSCN TMR76ATE 7.0 GE GPOL GTM GGO/DONE GSQ4L TSCN CSS[4:0] TSCN SYNC RD16 TMR75 7.0 GE GPOL GTM GGO/DONE GSVNC RD16 TMR5 7.0 TSCN CKPS[1:0] SYNC RD16 RD16 TSGCON 7.0 GE GPOL GTM GGO/DONE GVAL GSSI TMR5GATE 7.0 GE GPOL GTM GSPM GGO/DONE GVAL GSI TMR5GATE 7.0 GE GPOL GTM GSPM </td		

20.14 Register Definitions: Timer1

Long bit name prefixes for the odd numbered timers is shown in the following table. Refer to the "**Long Bit Names**" section for more information.

Peripheral	Bit Name Prefix
Timer1	T1
Timer3	Т3
Timer5	Т5
Timer7	T7

Table 20-3. Timer1 Prefixes



20.14.1 Timer Register

Name:

	ffset:	0xFCD,0xFC7	,0xFC1,0xF2E	E							
Bit	15	14	13	12	11	10	9	8			
				TMRx	[15:8]]		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			
Bit	7	6	5	4	3	2	1	0	_		
		TMRx[7:0]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-		
Reset	0	0	0	0	0	0	0	0			

Bits 15:0 – TMRx[15:0] Timer Register Value

TMRx

Notes: The individual bytes in this multibyte register can be accessed with the following register names:

• TMRxH: Accesses the high byte TMRx[15:8]

• TMRxL: Accesses the low byte TMRx[7:0]

Reset States: POR/BOR = 000000000000000 All Other Resets = uuuuuuuuuuuuu



20.14.2 TxCON

Name:	TxCON
Offset:	0xFCF,0xFC9,0xFC3,0xF30

Timer Control Register

Bit	7	6	5	4	3	2	1	0
			CKPS	5[1:0]		SYNC	RD16	ON
Access			R/W	R/W		R/W	R/W	R/W
Reset			0	0		0	0	0

Bits 5:4 – CKPS[1:0] Timer Input Clock Prescale Select bits

Reset States:	POR/BOR = 00
---------------	--------------

All Other Resets = uu	

Value	Description
11	1:8 Prescale value
10	1:4 Prescale value
01	1:2 Prescale value
00	1:1 Prescale value

Bit 2 – SYNC Timer External Clock Input Synchronization Control bit

```
Reset States: POR/BOR = 0
```

All Other Resets = u

		G
Value	Condition	Description
Х	$CS = F_{OSC}/4 \text{ or } F_{OSC}$	This bit is ignored. Timer uses the incoming clock as is.
1	Else	Do not synchronize external clock input
0	Else	Synchronize external clock input with system clock

Bit 1 – RD16 16-Bit Read/Write Mode Enable bit

Reset States: POR/BOR = 0 All Other Resets = u

Value	Description
1	Enables register read/write of Timer in one 16-bit operation
0	Enables register read/write of Timer in two 8-bit operations

Bit 0 – ON Timer On bit

Reset States: POR/BOR = 0

NCSCI SI			
	All Other Resets = u		
Value	Description		
1	Enables Timer		
0	Disables Timer		



20.14.3 TxGCON

Name:	TxGCON
Offset:	0xFD0,0xFCA,0xFC4,0xF31

Timer Gate Control Register

Bit	7	6	5	4	3	2	1	0
	GE	GPOL	GTM	GSPM	GGO/DONE	GVAL		
Access	R/W	R/W	R/W	R/W	R/W	RO		
Reset	0	0	0	0	0	х		

Bit 7 – GE Timer Gate Enable bit

Reset States: POR/BOR = 0

All Other Resets = u			
Value	Condition	Description	
1	ON = 1	Timer counting is controlled by the Timer gate function	
0	ON = 1	Timer is always counting	
Х	ON = 0	This bit is ignored	

Bit 6 – GPOL Timer Gate Polarity bit

Reset States: POR/BOR = 0

	All Other Resets = u
Value	Description
1	Timer gate is active-high (Timer counts when gate is high)
0	Timer gate is active-low (Timer counts when gate is low)

Bit 5 – GTM Timer Gate Toggle Mode bit

Timer gate flip-flop toggles on every rising edge when Toggle mode is enabled.

Reset States: POR/BOR = 0

	All Other Resets = u
Value	Description
1	Timer Gate Toggle mode is enabled
0	Timer Gate Toggle mode is disabled and toggle flip-flop is cleared

Bit 4 – GSPM Timer Gate Single Pulse Mode bit

Reset States: POR/BOR = 0

	All Other Resets = u
Value	Description
1	Timer Gate Single Pulse mode is enabled and is controlling Timer gate
0	Timer Gate Single Pulse mode is disabled

Bit 3 – GGO/DONE Timer Gate Single Pulse Acquisition Status bit This bit is automatically cleared when TxGSPM is cleared.

Reset States: POR/BOR = 0

	All Other Resets = u
Value	Description
1	Timer Gate Single Pulse Acquisition is ready, waiting for an edge
0	Timer Gate Single Pulse Acquisition has completed or has not been started

Bit 2 – GVAL Timer Gate Current State bit

Indicates the current state of the timer gate that can be provided to TMRxH:TMRxL.



Unaffected by Timer Gate Enable (TMRxGE).



20.14.4 TMRxGATE

Name:	TMRxGATE
Offset:	0xFD1,0xFCB,0xFC5,0xF32

Timer Gate Source Selection Register

Bit	7	6	5	4	3	2	1	0
[GSS[4:0]		
Access				R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

Bits 4:0 – GSS[4:0] Timer Gate Source Selection bits

Table 20-4. Timer Gate Signal Selection

C (C)	Gate Source							
GSS	Timer1	Timer3	Timer5	Timer7				
11111-10111	Reserved	Reserved	Reserved	Reserved				
10110	ZCDOUT	ZCDOUT	ZCDOUT	ZCDOUT				
10101	CMP3OUT	CMP3OUT	CMP3OUT	CMP3OUT				
10100	CMP2OUT	CMP2OUT	CMP2OUT	CMP2OUT				
10011	CMP1OUT	CMP1OUT	CMP1OUT	CMP1OUT				
10010	PWM7OUT	PWM7OUT	PWM7OUT	PWM7OUT				
10001	PWM6OUT	PWM6OUT	PWM6OUT	PWM6OUT				
10000	CCP5OUT	CCP5OUT	CCP5OUT	CCP5OUT				
01111	CCP4OUT	CCP4OUT	CCP4OUT	CCP4OUT				
01110	CCP3OUT	CCP3OUT	CCP3OUT	CCP3OUT				
01101	CCP2OUT	CCP2OUT	CCP2OUT	CCP2OUT				
01100	CCP10UT	CCP1OUT	CCP1OUT	CCP1OUT				
01101	SMT2 overflow	SMT2 overflow	SMT2 overflow	SMT2 overflow				
01010	SMT1 overflow	SMT1 overflow	SMT1 overflow	SMT1 overflow				
01001	TMR8OUT (post-scaled)	TMR8OUT (post-scaled)	TMR8OUT (post-scaled)	TMR8OUT (post-scaled)				
01000	TMR7 overflow	TMR7 overflow	TMR7 overflow	Reserved				
00111	TMR6OUT (post-scaled)	TMR6OUT (post-scaled)	TMR6OUT (post-scaled)	TMR6OUT (post-scaled)				
00110	TMR5 overflow	TMR5 overflow	Reserved	TMR5 overflow				
00101	TMR4OUT (post-scaled)	TMR4OUT (post-scaled)	TMR4OUT (post-scaled)	TMR4OUT (post-scaled)				
00100	TMR3 overflow	Reserved	TMR3 overflow	TMR3 overflow				
00011	TMR2OUT (post-scaled)	TMR2OUT (post-scaled)	TMR2OUT (post-scaled)	TMR2OUT (post-scaled)				
00010	Reserved	TMR1 overflow	TMR1 overflow	TMR1 overflow				
00001	TMR0 overflow	TMR0 overflow	TMR0 overflow	TMR0 overflow				
00000	Pin selected by T1GPPS	Pin selected by T3GPPS	Pin selected by T5GPPS	Pin selected by T7GPPS				

Reset States: POR/BOR = 0000 All Other Resets = uuuu



20.14.5 TMRxCLK

Name:	TMRxCLK
Offset:	0xFD2,0xFCC,0xFC6,0xF33

Timer Clock Source Selection Register



Bits 3:0 – CS[3:0] Timer Clock Source Selection bits

CS	Clock Source						
CS .	Timer1	Timer3	Timer5	Timer7			
1111-1101	Reserved	Reserved	Reserved	Reserved			
1100	TMR7 overflow	TMR7 overflow	TMR7 overflow	Reserved			
1011	TMR5 overflow	TMR5 overflow	Reserved	TMR5 overflow			
1010	TMR3 overflow	Reserved	TMR3 overflow	TMR3 overflow			
1001	Reserved	TMR1 overflow	TMR1 overflow	TMR1 overflow			
1000	TMR0 overflow	TMR0 overflow	TMR0 overflow	TMR0 overflow			
0111	CLKREF	CLKREF	CLKREF	CLKREF			
0110	SOSC	SOSC	SOSC	SOSC			
0101	MFINTOSC (500 kHz)	MFINTOSC (500 kHz)	MFINTOSC (500 kHz)	MFINTOSC (500 kHz)			
0100	LFINTOSC	LFINTOSC	LFINTOSC	LFINTOSC			
0011	HFINTOSC	HFINTOSC	HFINTOSC	HFINTOSC			
0010	Fosc	Fosc	Fosc	Fosc			
0001	Fosc/4	Fosc/4	Fosc/4	Fosc/4			
0000	T1CKIPPS	T3CKIPPS	T5CKIPPS	T7CKIPPS			

Reset States: POR/BOR = 0000 All Other Resets = uuuu




21. TMR2 - Timer2 Module


The Timer2 module is a 8-bit timer that incorporates the following features:

- 8-Bit Timer and Period Registers
- Readable and Writable
- Software Programmable Prescaler (1:1 to 1:128)
- Software Programmable Postscaler (1:1 to 1:16)
- Interrupt on T2TMR Match with T2PR
- One-Shot Operation
- Full Asynchronous Operation
- Includes Hardware Limit Timer (HLT)
- Alternate Clock Sources
- External Timer Reset Signal Sources
- Configurable Timer Reset Operation

See Figure 21-1 for a block diagram of Timer2.

Important: References to module Timer2 apply to all the even numbered timers on this device (Timer2, Timer4, etc.).







Notes:

- 1. Signal to the CCP to trigger the PWM pulse.
- 2. See TxRST for external Reset sources.
- 3. See the Clock Source Selection table for clock source selection.

21.1 Timer2 Operation

Timer2 operates in three major modes:

- Free Running Period
- One Shot
- Monostable

Within each mode there are several options for starting, stopping, and reset. Table 21-1 lists the options.

In all modes, the T2TMR count register is incremented on the rising edge of the clock signal from the programmable prescaler. When T2TMR equals T2PR, a high level is output to the postscaler counter. T2TMR is cleared on the next clock input.

An external signal from hardware can also be configured to gate the timer operation or force a T2TMR count Reset. In Gate modes, the counter stops when the gate is disabled and resumes when the gate is enabled. In Reset modes, the T2TMR count is reset on either the level or edge from the external source.

The T2TMR and T2PR registers are both directly readable and writable. The T2TMR register is cleared and the T2PR register initializes to FFh on any device Reset. Both the prescaler and postscaler counters are cleared on the following events:

- A write to the T2TMR register
- A write to the T2CON register
- Any device Reset
- External Reset Source event that resets the timer



Important: T2TMR is not cleared when T2CON is written.

21.1.1 Free-Running Period Mode

The value of T2TMR is compared to that of the Period register, T2PR, on each clock cycle. When the two values match, the comparator resets the value of T2TMR to 00h on the next cycle and increments the output postscaler counter. When the postscaler count equals the value in the OUTPS bits of the T2CON register then a one clock period wide pulse occurs on the TMR2_postscaled output, and the postscaler count is cleared.

21.1.2 One Shot Mode

The One Shot mode is identical to the Free-Running Period mode, except that the ON bit is cleared and the timer is stopped when T2TMR matches T2PR and will not restart until the ON bit is cycled off and on. Postscaler (OUTPS) values other than zero are ignored in this mode because the timer is stopped at the first period event and the postscaler is reset when the timer is restarted.

21.1.3 Monostable Mode

Monostable modes are similar to One Shot modes except that the ON bit is not cleared and the timer can be restarted by an external Reset event.



21.2 Timer2 Output

The Timer2 module's primary output is TMR2_postscaled, which pulses for a single TMR2_clk period upon each match of the postscaler counter and the OUTPS bits of the T2CON register. The postscaler is incremented each time the T2TMR value matches the T2PR value. This signal can be selected as an input to several other input modules:

- The ADC module, as an auto-conversion trigger
- CWG, as an auto-shutdown source
- The CRC memory scanner, as a trigger for triggered mode
- Gate source for odd numbered timers (Timer1, Timer3, etc.)
- Alternate SPI clock
- Reset signals for other instances of even numbered timers (Timer2, Timer4, etc.)

In addition, the Timer2 is also used by the CCP module for pulse generation in PWM mode. See the **"PWM Overview"** and **"Pulse-Width Modulation"** sections for details on setting up Timer2 for use with the CCP and PWM modules.

Related Links

PWM Overview PWM - Pulse-Width Modulation

21.3 External Reset Sources


In addition to the clock source, the Timer2 also takes in an external Reset source. This external Reset source is selected for each timer with the corresponding TxRST register. This source can control starting and stopping of the timer, as well as resetting the timer, depending on which mode the timer is in. Reset source selections are shown in the following table.

Refer to the External Reset Sources table for further information.

21.4 Timer2 Interrupt

Timer2 can also generate a device interrupt. The interrupt is generated when the postscaler counter matches with the selected postscaler value (OUTPS bits of T2CON register). The interrupt is enabled by setting the TMR2IE interrupt enable bit. Interrupt timing is illustrated in the figure below.

Figure 21-2. Timer2 Prescaler, Postscaler, and Interrupt Timing Diagram



Notes:

- 1. Setting the interrupt flag is synchronized with the instruction clock.
- 2. Cleared by software.



21.5 PSYNC Bit

Setting the PSYNC bit synchronizes the prescaler output to $F_{OSC}/4$. Setting this bit is required for reading the Timer2 counter register while the selected Timer clock is asynchronous to $F_{OSC}/4$.

Note: Setting PSYNC requires that the output of the prescaler is slower than $F_{OSC}/4$. Setting PSYNC when the output of the prescaler is greater than or equal to $F_{OSC}/4$ may cause unexpected results.

21.6 CSYNC Bit

All bits in the Timer2 SFRs are synchronized to $F_{OSC}/4$ by default, not the Timer2 input clock. As such, if the Timer2 input clock is not synchronized to $F_{OSC}/4$, it is possible for the Timer2 input clock to transition at the same time as the ON bit is set in software, which may cause undesirable behavior and glitches in the counter. Setting the CSYNC bit remedies this problem by synchronizing the ON bit to the Timer2 input clock instead of $F_{OSC}/4$. However, as this synchronization uses an edge of the TMR2 input clock, up to one input clock cycle will be consumed and not counted by the Timer2 when CSYNC is set. Conversely, clearing the CSYNC bit synchronizes the ON bit to $F_{OSC}/4$, which does not consume any clock edges, but has the previously stated risk of glitches.

21.7 Operating Modes

The mode of the timer is controlled by the MODE bits of the T2HLT register. Edge-Triggered modes require six Timer clock periods between external triggers. Level-Triggered modes require the triggering level to be at least three Timer clock periods long. External triggers are ignored while in Debug mode.

Mode	MODE[4:0]		Output Operation	Operation	Timer Control		
Mode	[4:3]	[2:0]	Output Operation	Operation	Start	Reset	Stop
		000	Period Pulse	Software gate (Figure 21-3)	ON = 1	—	ON = 0
		001		Hardware gate, active-high (Figure 21-4)	ON = 1 and TMRx_ers = 1	—	ON = 0 or TMRx_ers = 0
		010		Hardware gate, active-low	ON = 1 and TMRx_ers = 0	_	ON = 0 or TMRx_ers = 1
Free-	00	011	Period Pulse with Hardware Reset	Rising or falling edge Reset	ON = 1	TMRx_ers 🗘	ON = 0
Running Period		100		Rising edge Reset (Figure 21-5)		TMRx_ers ↑	
		101		Falling edge Reset		TMRx_ers \downarrow	
		110		Low-level Reset		TMRx_ers = 0	ON = 0 or TMRx_ers = 0
		111		High-level Reset (Figure 21-6)		TMRx_ers = 1	ON = 0 or TMRx_ers = 1

Table 21-1. Operating Modes Table



continu						Timer Control	
Mode	MODE[4:0] [4:3] [2:0]		Output Operation	Operation	Start	Reset	Stop
	01	000	One-shot	Software start (Figure 21-7)	ON = 1	—	•
		001	Edge- Triggered Start (Note 1)	Rising edge start (Figure 21-8)	ON = 1 and TMRx_ers ↑	_	ON = 0 or Next clock after TMRx = PRx (Note 2)
		010		Falling edge start	ON = 1 and TMRx_ers \downarrow	_	
		011		Any edge start	ON = 1 and TMRx_ers \$	_	
One Shot		100	Edge- Triggered Start and Hardware Reset (Note 1)	Rising edge start and Rising edge Reset (Figure 21-9)	ON = 1 and TMRx_ers ↑	TMRx_ers ↑	
		101		Falling edge start and Falling edge Reset	ON = 1 and TMRx_ers ↓	TMRx_ers \downarrow	
		110		Rising edge start and Low-level Reset (Figure 21-10)	ON = 1 and TMRx_ers ↑	TMRx_ers = 0	
		111		Falling edge start and High-level Reset	ON = 1 and TMRx_ers ↓	TMRx_ers = 1	
	10	000	1	Reserv	ved		
		001	Edge- Triggered Start (Note 1)	Rising edge start (Figure 21-11)	ON = 1 and TMRx_ers ↑	_	ON = 0 or Next clock after TMRx = PRx
Monostable		010		Falling edge start	ON = 1 and TMRx_ers ↓	_	
		011		Any edge start	ON = 1 and TMRx_ers \$	_	(Note 3)
Reserved		100		Reserv	ved		
Reserved		101	Reserved				
One Shot	_	110	Level- Triggered Start	High-level start and Low-level Reset (Figure 21-12)	ON = 1 and TMRx_ers = 1	TMRx_ers = 0	ON = 0 or Held in Reset
		111	and Hardware Reset	Low-level start and High-level Reset	ON = 1 and TMRx_ers = 0	TMRx_ers = 1	(Note 2)
Reserved	11	xxx	Reserved				

Notes:

- 1. If ON = 0, then an edge is required to restart the timer after ON = 1.
- 2. When T2TMR = T2PR, then the next clock clears ON and stops T2TMR at 0x00.
- 3. When T2TMR = T2PR, then the next clock stops T2TMR at 0x00 but does not clear ON.

21.8 Operation Examples

Unless otherwise specified, the following notes apply to the following timing diagrams:

- Both the prescaler and postscaler are set to 1:1 (both the CKPS and OUTPS bits in the T2CON register are cleared).
- The diagrams illustrate any clock except F_{OSC}/4 and show clock-sync delays of at least two full cycles for both ON and Timer2_ers. When using F_{OSC}/4, the clock-sync delay is at least one instruction period for Timer2_ers; ON applies in the next instruction period.
- ON and Timer2_ers are somewhat generalized, and clock-sync delays may produce results that are slightly different than illustrated.



 The PWM Duty Cycle and PWM output are illustrated assuming that the timer is used for the PWM function of the CCP module as described in the "**PWM Overview**" section. The signals are not a part of the Timer2 module.


Related Links

PWM Overview PWM - Pulse-Width Modulation

21.8.1 Software Gate Mode

This mode corresponds to legacy Timer2 operation. The timer increments with each clock input when ON = 1 and does not increment when ON = 0. When the TMRx count equals the PRx period count, the timer resets on the next clock and continues counting from 0. Operation with the ON bit software controlled is illustrated in Figure 21-3. With PRx = 5, the counter advances until TMRx = 5, and goes to zero with the next clock.

Figure 21-3. Software Gate Mode Timing Diagram (MODE = 00000)



Note:

1. BSF and BCF represent Bit-Set File and Bit-Clear File instructions executed by the CPU to set or clear the ON bit of TxCON. CPU execution is asynchronous to the timer clock input.

Related Links

PWM Overview PWM - Pulse-Width Modulation

21.8.2 Hardware Gate Mode


The Hardware Gate modes operate the same as the Software Gate mode except the TMRx_ers external signal can also gate the timer. When used with the CCP, the gating extends the PWM period. If the timer is stopped when the PWM output is high, then the duty cycle is also extended.

When MODE[4:0] = 00001 then the timer is stopped when the external signal is high. When MODE[4:0] = 00010, then the timer is stopped when the external signal is low.



Figure 21-4 illustrates the Hardware Gating mode for MODE[4:0] = 00001 in which a high input level starts the counter.

Figure 21-4. Hardware Gate Mode Timing Diagram (MODE = 00001)



Related Links

PWM Overview PWM - Pulse-Width Modulation

21.8.3 Edge-Triggered Hardware Limit Mode


In Hardware Limit mode, the timer can be reset by the TMRx_ers external signal before the timer reaches the period count. Three types of Resets are possible:

- Reset on rising or falling edge (MODE[4:0] = 00011)
- Reset on rising edge (MODE[4:0] = 00100)
- Reset on falling edge (MODE[4:0] = 00101)

When the timer is used in conjunction with the CCP in PWM mode, then an early Reset shortens the period and restarts the PWM pulse after a two clock delay. Refer to Figure 21-5.



Figure 21-5. Edge-Triggered Hardware Limit Mode Timing Diagram (MODE = 00100)



Note:

1. BSF and BCF represent Bit-Set File and Bit-Clear File instructions executed by the CPU to set or clear the ON bit of TxCON. CPU execution is asynchronous to the timer clock input.

Related Links

PWM Overview PWM - Pulse-Width Modulation

21.8.4 Level-Triggered Hardware Limit Mode

In the Level-Triggered Hardware Limit Timer modes, the counter is reset by high or low levels of the external signal TMRx_ers, as shown in Figure 21-6. Selecting MODE[4:0] = 00110 will cause the timer to reset on a low-level external signal. Selecting MODE[4:0] = 00111 will cause the timer to reset on a high level external signal. In the example, the counter is reset while TMRx_ers = 1. ON is controlled by the BSF and BCF instructions. When ON = 0, the external signal is ignored.

When the CCP uses the timer as the PWM time base, then the PWM output will be set high when the timer starts counting and then set low only when the timer count matches the CCPRx value. The timer is reset when either the timer count matches the PRx value or two clock periods after the external Reset signal goes true and stays true.

The timer starts counting, and the PWM output is set high, on either the clock following the PRx match or two clocks after the external Reset signal relinquishes the Reset. The PWM output will remain high until the timer counts up to match the CCPRx pulse-width value. If the external Reset signal goes true while the PWM output is high, then the PWM output will remain high until the Reset signal is released, allowing the timer to count up to match the CCPRx value.



Figure 21-6. Level-Triggered Hardware Limit Mode Timing Diagram (MODE = 00111)

	Rev. 10-0001988 5/30/2014
MODE	0b00111
TMRx_clk	
PRx	5
Instruction ⁽¹⁾ -	BSF BSF
ON	
TMRx_ers_	
TMRx	$0 \ 1 \ 2 \ 0 \ 1 \ 2 \ 3 \ 4 \ 5 \ 0 \ 0 \ 0 \ 1 \ 2 \ 3 \ 4 \ 5 \ 0 \ 0 \ 0 \ 1 \ 2 \ 3 \ 4 \ 5 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1 \ 2 \ 3 \ 4 \ 5 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0$
TMRx_postscaled _	
PWM Duty Cycle	3
PWM Output	

Note:

1. BSF and BCF represent Bit-Set File and Bit-Clear File instructions executed by the CPU to set or clear the ON bit of TxCON. CPU execution is asynchronous to the timer clock input.

Related Links

PWM Overview PWM - Pulse-Width Modulation


21.8.5 Software Start One Shot Mode

In One Shot mode, the timer resets and the ON bit is cleared when the timer value matches the PRx period value. The ON bit must be set by software to start another timer cycle. Setting MODE[4:0] = 01000 selects One Shot mode, which is illustrated in Figure 21-7. In the example, ON is controlled by the BSF and BCF instructions. In the first case, a BSF instruction sets ON and the counter runs to completion and clears ON. In the second case, a BSF instruction starts the cycle, BCF/BSF instructions turn the counter off and on during the cycle, and then it runs to completion.

When One Shot mode is used in conjunction with the CCP PWM operation, the PWM pulse drive starts concurrent with setting the ON bit. Clearing the ON bit while the PWM drive is active will extend the PWM drive. The PWM drive will terminate when the timer value matches the CCPRx pulse-width value. The PWM drive will remain off until software sets the ON bit to start another cycle. If the software clears the ON bit after the CCPRx match, but before the PRx match, then the PWM drive will be extended by the length of time the ON bit remains cleared. Another timing cycle can only be initiated by setting the ON bit after it has been cleared by a PRx period count match.



Figure 21-7. Software Start One Shot Mode Timing Diagram (MODE = 01000)



Note:

1. BSF and BCF represent Bit-Set File and Bit-Clear File instructions executed by the CPU to set or clear the ON bit of TxCON. CPU execution is asynchronous to the timer clock input.

Related Links

PWM Overview PWM - Pulse-Width Modulation

21.8.6 Edge-Triggered One Shot Mode

The Edge-Triggered One Shot modes start the timer on an edge from the external signal input, after the ON bit is set, and clear the ON bit when the timer matches the PRx period value. The following edges will start the timer:

- Rising edge (MODE[4:0] = 01001)
- Falling edge (MODE[4:0] = 01010)
- Rising or Falling edge (MODE[4:0] = 01011)

If the timer is halted by clearing the ON bit, then another TMRx_ers edge is required after the ON bit is set to resume counting. Figure 21-8 illustrates operation in the rising edge One Shot mode.

When Edge-Triggered One Shot mode is used in conjunction with the CCP, the edge-trigger will activate the PWM drive, and the PWM drive will deactivate when the timer matches the CCPRx pulse-width value and stay deactivated when the timer halts at the PRx period count match.



Figure 21-8. Edge-Triggered One Shot Mode Timing Diagram (MODE = 01001)

	ver 10000008 S192016
MODE	0601001
TMRx_clk	
PRx	5
Instruction ⁽¹⁾ -	(BSF) (BCF)
ON	
TMRx_ers	
TMRx	$0 \qquad 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 1 \\ 2 \\ 2 \\ 1 \\ 2 \\ 2 \\ 1 \\ 2 \\ 2$
CCP_pset	
TMRx_postscaled	
PWM Duty Cycle	3
PWM Output	

Note:

1. BSF and BCF represent Bit-Set File and Bit-Clear File instructions executed by the CPU to set or clear the ON bit of TxCON. CPU execution is asynchronous to the timer clock input.

Related Links

PWM Overview PWM - Pulse-Width Modulation

21.8.7 Edge-Triggered Hardware Limit One Shot Mode

In Edge-Triggered Hardware Limit One Shot modes, the timer starts on the first external signal edge after the ON bit is set and resets on all subsequent edges. Only the first edge after the ON bit is set is needed to start the timer. The counter will resume counting automatically two clocks after all subsequent external Reset edges. Edge triggers are as follows:


- Rising edge start and Reset (MODE[4:0] = 01100)
- Falling edge start and Reset (MODE[4:0] = 01101)

The timer resets and clears the ON bit when the timer value matches the PRx period value. External signal edges will have no effect until after software sets the ON bit. Figure 21-9 illustrates the rising edge hardware limit one-shot operation.

When this mode is used in conjunction with the CCP, the first starting edge trigger and all subsequent Reset edges will activate the PWM drive. The PWM drive will deactivate when the timer matches the CCPRx pulse-width value, and stay deactivated until the timer halts at the PRx period match unless an external signal edge resets the timer before the match occurs.



Figure 21-9. Edge-Triggered Hardware Limit One Shot Mode Timing Diagram (MODE = 01100)



Note:

1. BSF and BCF represent Bit-Set File and Bit-Clear File instructions executed by the CPU to set or clear the ON bit of TxCON. CPU execution is asynchronous to the timer clock input.

Related Links

PWM Overview PWM - Pulse-Width Modulation

21.8.8 Level Reset, Edge-Triggered Hardware Limit One Shot Modes

In Level-Triggered One Shot mode, the timer count is reset on the external signal level and starts counting on the rising/falling edge of the transition from the Reset level to the active level while the ON bit is set. Reset levels are selected as follows:


- Low Reset level (MODE[4:0] = 01110)
- High Reset level (MODE[4:0] = 01111)

When the timer count matches the PRx period count, the timer is reset and the ON bit is cleared. When the ON bit is cleared by either a PRx match or by software control, a new external signal edge is required after the ON bit is set to start the counter.

When Level-Triggered Reset One Shot mode is used in conjunction with the CCP PWM operation, the PWM drive goes Active with the external signal edge that starts the timer. The PWM drive goes Inactive when the timer count equals the CCPRx pulse-width count. The PWM drive does not go Active when the timer count clears at the PRx period count match.



Figure 21-10. Low Level Reset, Edge-Triggered Hardware Limit One Shot Mode Timing Diagram (MODE = 01110)



Note:

1. BSF and BCF represent Bit-Set File and Bit-Clear File instructions executed by the CPU to set or clear the ON bit of TxCON. CPU execution is asynchronous to the timer clock input.

Related Links

PWM Overview PWM - Pulse-Width Modulation

21.8.9 Edge-Triggered Monostable Modes


The Edge-Triggered Monostable modes start the timer on an edge from the external Reset signal input, after the ON bit is set, and stop incrementing the timer when the timer matches the PRx period value. The following edges will start the timer:

- Rising edge (MODE[4:0] = 10001)
- Falling edge (MODE[4:0] = 10010)
- Rising or Falling edge (MODE[4:0] = 10011)

When an Edge-Triggered Monostable mode is used in conjunction with the CCP PWM operation, the PWM drive goes active with the external Reset signal edge that starts the timer, but will not go active when the timer matches the PRx value. While the timer is incrementing, additional edges on the external Reset signal will not affect the CCP PWM.



Figure 21-11. Rising Edge-Triggered Monostable Mode Timing Diagram (MODE = 10001)



Note:

1. BSF and BCF represent Bit-Set File and Bit-Clear File instructions executed by the CPU to set or clear the ON bit of TxCON. CPU execution is asynchronous to the timer clock input.

Related Links

PWM Overview PWM - Pulse-Width Modulation

21.8.10 Level-Triggered Hardware Limit One Shot Modes

The Level-Triggered Hardware Limit One Shot modes hold the timer in Reset on an external Reset level, and start counting when both the ON bit is set and the external signal is not at the Reset level. If either the external signal is not in Reset or the ON bit is set, then the other signal being set/made active will start the timer.

Reset levels are selected as follows:


- Low Reset level (MODE[4:0] = 10110)
- High Reset level (MODE[4:0] = 10111)

When the timer count matches the PRx period count, the timer is reset and the ON bit is cleared. When the ON bit is cleared by either a PRx match or by software control, the timer will stay in Reset until both the ON bit is set and the external signal is not at the Reset level.

When Level-Triggered Hardware Limit One Shot modes are used in conjunction with the CCP PWM operation, the PWM drive goes Active with either the external signal edge or the setting of the ON bit, whichever of the two starts the timer.



Figure 21-12. Level-Triggered Hardware Limit One Shot Mode Timing Diagram (MODE = 10110)



Note:

1. BSF and BCF represent Bit-Set File and Bit-Clear File instructions executed by the CPU to set or clear the ON bit of TxCON. CPU execution is asynchronous to the timer clock input.

Related Links

PWM Overview PWM - Pulse-Width Modulation

21.9 Timer2 Operation During Sleep

When **PSYNC** = 1, Timer2 cannot be operated while the processor is in Sleep mode. The contents of the T2TMR and T2PR registers will remain unchanged while processor is in Sleep mode.

When **PSYNC** = 0, Timer2 will operate in Sleep as long as the clock source selected is also still running. If any internal oscillator is selected as the clock source, it will stay active during Sleep mode.



21.10 Register Summary - Timer2

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0F27										
0x0F28	T8TMR	7:0				TxTM	R[7:0]			
0x0F29	T8PR	7:0				TxPF	R[7:0]			
0x0F2A	T8CON	7:0	ON		CKPS[2:0]			OUTF	PS[3:0]	
0x0F2B	T8HLT	7:0	PSYNC	CPOL	CSYNC			MODE[4:0]		
0x0F2C	T8CLKCON	7:0						CS	[3:0]	
0x0F2D	T8RST	7:0						RSEI	_[3:0]	
0x0F2E										
	Reserved									
0x0FAE										
0x0FAF	T6TMR	7:0					MR[7:0]			
0x0FB0	T6PR	7:0				TxPF	R[7:0]			
0x0FB1	T6CON	7:0	ON		CKPS[2:0]		OUTPS[3:0]			
0x0FB2	T6HLT	7:0	PSYNC	CPOL	CSYNC			MODE[4:0]		
0x0FB3	T6CLKCON	7:0						CS	[3:0]	
0x0FB4	T6RST	7:0						RSEI	_[3:0]	
0x0FB5	T4TMR	7:0		TxTMR[7:0]						
0x0FB6	T4PR	7:0				TxPF	R[7:0]			
0x0FB7	T4CON	7:0	ON		CKPS[2:0]			OUTF	PS[3:0]	
0x0FB8	T4HLT	7:0	PSYNC	CPOL	CSYNC			MODE[4:0]		
0x0FB9	T4CLKCON	7:0						CS	[3:0]	
0x0FBA	T4RST	7:0						RSEI	_[3:0]	
0x0FBB	T2TMR	7:0		TxTMR[7:0]						
0x0FBC	T2PR	7:0		TxPR[7:0]						
0x0FBD	T2CON	7:0	ON		CKPS[2:0]		OUTPS[3:0]			
0x0FBE	T2HLT	7:0	PSYNC	CPOL	CSYNC			MODE[4:0]		
0x0FBF	T2CLKCON	7:0						CS	[3:0]	
0x0FC0	T2RST	7:0						RSE	_[3:0]	

21.11 Register Definitions: Timer2 Control

Long bit name prefixes for the Timer2 peripherals are shown in the table below. Refer to the **"Long Bit Names"** section for more information.

Peripheral	Bit Name Prefix
Timer2	T2
Timer4	Τ4
Timer6	T6
Timer 8	Т8

NOTICE

References to module Timer2 apply to all the even numbered timers on this device. (Timer2, Timer4, etc.)

Related Links Long Bit Names



21.11.1 TxTMR

Name:	TxTMR
Offset:	0xFBB,0xFB5,0xFAF,0xF28

Timer Counter Register

Bit	7	6	5	4	3	2	1	0
				TxTM	R[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 – TxTMR[7:0] Timerx Counter bits



21.11.2 TxPR

Name:	TxPR
Offset:	0xFBC,0xFB6,0xFB0,0xF29
The Desi	

Timer Period Register

Bit	7	6	5	4	3	2	1	0
				TxPF	[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

Bits 7:0 – TxPR[7:0] Timer Period Register bits

Value	Description
1111 1111	The timer restarts at '0' when TxTMR reaches the TxPR value
- 0000	
0000	



21.11.3 TxCON

Name:	TxCON
Offset:	0xFBD,0xFB7,0xFB1,0xF2A

Timerx Control Register

Bit	7	6	5	4	3	2	1	0
	ON		CKPS[2:0]			OUTP	S[3:0]	
Access	R/W/HC	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – ON

Timer On bit⁽¹⁾

Value	Description
1	Timer is on
0	Timer is off: all counters and state machines are reset

Bits 6:4 – CKPS[2:0] Timer Clock Prescale Select bits

Value	Description
111	1:128 Prescaler
110	1:64 Prescaler
101	1:32 Prescaler
100	1:16 Prescaler
011	1:8 Prescaler
010	1:4 Prescaler
001	1:2 Prescaler
000	1:1 Prescaler

Bits 3:0 - OUTPS[3:0] Timer Output Postscaler Select bits

Value	Description
1111	1:16 Postscaler
1110	1:15 Postscaler
1101	1:14 Postscaler
1100	1:13 Postscaler
1011	1:12 Postscaler
1010	1:11 Postscaler
1001	1:10 Postscaler
1000	1:9 Postscaler
0111	1:8 Postscaler
0110	1:7 Postscaler
0101	1:6 Postscaler
0100	1:5 Postscaler
0011	1:4 Postscaler
0010	1:3 Postscaler
0001	1:2 Postscaler
0000	1:1 Postscaler

Note:

1. In certain modes, the ON bit will be auto-cleared by hardware. See Table 21-1.



21.11.4 TxHLT

Name:	TxHLT
Offset:	0xFBE,0xFB8,0xFB2,0xF2B

Timer Hardware Limit Control Register

Bit	7	6	5	4	3	2	1	0
	PSYNC	CPOL	CSYNC			MODE[4:0]		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – PSYNC

Timer Prescaler Synchronization Enable bit^(1, 2)

Value	Description
1	Timer Prescaler Output is synchronized to F _{OSC} /4
0	Timer Prescaler Output is not synchronized to F _{OSC} /4

Bit 6 – CPOL

Timer Clock Polarity Selection bit⁽³⁾

Value	Description
1	Falling edge of input clock clocks timer/prescaler
0	Rising edge of input clock clocks timer/prescaler

Bit 5 – CSYNC

Timer Clock Synchronization Enable bit^(4, 5)

Value	Description
1	The ON bit is synchronized to timer clock input
0	The ON bit is not synchronized to timer clock input

Bits 4:0 - MODE[4:0]

Timer Control Mode Selection bits^(6, 7)

Value	Description
00000 to	See Table 21-1
11111	

Notes:

- 1. Setting this bit ensures that reading TxTMR will return a valid data value.
- 2. When this bit is '1', Timer cannot operate in Sleep mode.
- 3. CKPOL must not be changed while ON = 1.
- 4. Setting this bit ensures glitch-free operation when the ON bit is enabled or disabled.
- 5. When this bit is set, the timer operation will be delayed by two input clocks after the ON bit is set.
- 6. Unless otherwise indicated, all modes start upon ON = 1 and stop upon ON = 0 (stops occur without affecting the value of TxTMR).
- 7. When TxTMR = TxPR, the next clock clears TxTMR, regardless of the operating mode.



21.11.5 TxCLKCON

Name:	TxCLKCON
Offset:	0xFBF,0xFB9,0xFB3,0xF2C

Timer Clock Source Selection Register



Bits 3:0 – CS[3:0] Timer Clock Source Selection bits

Table 21-3. Clock Source Selection

CC[2:0]	Clock Source				
CS[3:0]	Timer2	Timer4	Timer6	Timer8	
1111-1001	Reserved	Reserved	Reserved	Reserved	
1000	ZCD_OUT	ZCD_OUT	ZCD_OUT	ZCD_OUT	
0111	CLKREF_OUT	CLKREF_OUT	CLKREF_OUT	CLKREF_OUT	
0110	SOSC	SOSC	SOSC	SOSC	
0101	MFINTOSC (31 kHz)	MFINTOSC (31 kHz)	MFINTOSC (31 kHz)	MFINTOSC (31 kHz)	
0100	LFINTOSC	LFINTOSC	LFINTOSC	LFINTOSC	
0011	HFINTOSC	HFINTOSC	HFINTOSC	HFINTOSC	
0010	Fosc	Fosc	Fosc	Fosc	
0001	Fosc/4	Fosc/4	Fosc/4	Fosc/4	
0000	Pin selected by T2INPPS	Pin selected by T4INPPS	Pin selected by T6INPPS	Pin selected by T8INPPS	


Value	Description
n	See the "Clock Source Selection" table



21.11.6 TxRST

Name:	TxRST
Offset:	0xFC0,0xFBA,0xFB4,0xF2D

Timer External Reset Signal Selection Register



Bits 3:0 - RSEL[3:0]

External Reset Source Selection Bits

Table 21-4.	External	Reset Sources
	External	neset sources

		Reset	Source	
RSEL[3:0]	TMR2	TMR4	TMR6	TMR8
1111	ZCD_OUT	ZCD_OUT	ZCD_OUT	ZCD_OUT
1110	CMP3OUT	CMP3OUT	CMP3OUT	CMP3OUT
1101	CMP2OUT	CMP2OUT	CMP2OUT	CMP2OUT
1100	CMP1OUT	CMP1OUT	CMP1OUT	CMP1OUT
1011	PWM7OUT	PWM7OUT	PWM7OUT	PWM7OUT
1010	PWM6OUT	PWM6OUT	PWM6OUT	PWM6OUT
1001	CCP5OUT	CCP5OUT	CCP5OUT	CCP5OUT
1000	CCP4OUT	CCP4OUT	CCP4OUT	CCP4OUT
0111	CCP3OUT	CCP3OUT	CCP3OUT	CCP3OUT
0110	CCP2OUT	CCP2OUT	CCP2OUT	CCP2OUT
0101	CCP1OUT	CCP1OUT	CCP1OUT	CCP1OUT
0100	TMR8 post-scaled	TMR8 post-scaled	TMR8 post-scaled	Reserved
0011	TMR6 post-scaled	TMR6 post-scaled	Reserved	TMR6 post-scaled
0010	TMR4 post-scaled	Reserved	TMR4 post-scaled	TMR4 post-scaled
0001	Reserved	TMR2 post-scaled	TMR2 post-scaled	TMR2 post-scaled
0000	Pin selected by T2INPPS	Pin selected by T4INPPS	Pin selected by T6INPPS	Pin selected by T8INPPS

Value Description

n

See the External Reset Sources table



22. Capture/Compare/PWM Module

The Capture/Compare/PWM module is a peripheral that allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

This family of devices contains five standard Capture/Compare/PWM modules (CCP1, CCP2, CCP3, CCP4, and CCP5). Note that the Capture/Compare mode operation is described with respect to TMR1, and the PWM mode operation is described with respect to T2TMR in the following sections.

The Capture and Compare functions are identical for all CCP modules.

Important:

- 1. In devices with more than one CCP module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the CCP1CON and CCP2CON control the same operational aspects of two completely different CCP modules.
- 2. Throughout this section, generic references to a CCP module in any of its operating modes may be interpreted as being equally applicable to CCPx module. Register names, module signals, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.

22.1 CCP Module Configuration

Each Capture/Compare/PWM module is associated with a control register (CCPxCON), a capture input selection register (CCPxCAP) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte).

22.1.1 CCP Modules and Timer Resources

The CCP modules utilize Timers 1 through 6 that vary with the selected mode. Various timers are available to the CCP modules in Capture, Compare or PWM modes, as shown in the table below.

	usie zz i. eel mode - inner hesources						
CCP Mode	Timer Resource						
Capture	Timor1 Timor2 TimorE or Timor7						
Compare	Timer1, Timer3, Timer5, or Timer7						
PWM	Timer2, Timer4, Timer6, or Timer8						

Table 22-1. CCP Mode - Timer Resources

The assignment of a particular timer to a module is determined by the timer to CCP enable bits in the CCPTMRS0 and CCPTMRS1 registers. All of the modules may be active at once and may share the same timer resource if they are configured to operate in the same mode (Capture/Compare or PWM) at the same time.

22.1.2 Open-Drain Output Option

When operating in Output mode (the Compare or PWM modes), the drivers for the CCPx pins can be optionally configured as open-drain outputs. This feature allows the voltage level on the pin to be pulled to a higher level through an external pull-up resistor and allows the output to communicate with external circuits without the need for additional level shifters.



22.2 Capture Mode


Capture mode uses the 16-bit odd numbered Timer resources (Timer1, Timer3, etc.). When an event occurs on the capture source, the 16-bit CCPRx register captures and stores the 16-bit value of the TMRx register. An event is defined as one of the following and is configured by the MODE bits:


- Every falling edge of CCPx input
- Every rising edge of CCPx input
- Every 4th rising edge of CCPx input
- Every 16th rising edge of CCPx input
- Every edge of CCPx input (rising or falling)

When a capture is made, the Interrupt Request Flag bit CCPxIF of the PIR6 register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRx register is read, the old captured value is overwritten by the new captured value.

Important: If an event occurs during a 2-byte read, the high and low-byte data will be from different events. It is recommended while reading the CCPRxH:CCPRxL register pair to either disable the module or read the register pair twice for data integrity.

The following figure shows a simplified diagram of the capture operation.





22.2.1 Capture Sources

In Capture mode, the CCPx pin may be configured as an input by setting the associated TRIS control bit.

Important: If the CCPx pin is configured as an output, a write to the port can cause a Capture condition.

The capture source is selected by configuring the CTS bits as shown in the following table:



Table 22-2. Capture Trigger Sources

CTS	Source
101-111	Reserved
100	IOC Interrupt
011	CMP3_output
010	CMP2_output
001	CMP1_output
000	Pin selected by CCPxPPS

22.2.2 Timer1 Mode Resource

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

See the **"TMR1 - Timer1 Module with Gate Control"** chapter for more information on configuring Timer1.

Related Links

TMR1 - Timer1 Module with Gate Control

22.2.3 Software Interrupt Mode

When the Capture mode is changed, a false capture interrupt may be generated. The user must keep the CCPxIE Interrupt Priority bit of the PIE6 register clear to avoid false interrupts. Additionally, the user must clear the CCPxIF Interrupt Flag bit of the PIR6 register following any change in Operating mode.

Important: Clocking Timer1 from the system clock (F_{OSC}) may not be used in Capture mode. For Capture mode to recognize the trigger event on the CCPx pin, Timer1 must be clocked from the instruction clock (F_{OSC}/4) or from an external clock source.

22.2.4 CCP Prescaler

There are four prescaler settings specified by the MODE bits. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCPxCON register before changing the prescaler. The example below demonstrates the code to perform this function.

Example 22-1. Changing Between Capture Prescalers

```
BANKSEL CCP1CON; (only needed when CCP1CON is not in ACCESS space)CLRFCCP1CON;Turn CCP module offMOVLWNEW_CAPT_PS;CCP ON and Prescaler select → WMOVWFCCP1CON;Load CCP1CON with this value
```

22.2.5 Capture During Sleep

Capture mode depends upon the Timer1 module for proper operation. There are two options for driving the Timer1 module in Capture mode. It can be driven by the instruction clock (F_{OSC}/4), or by an external clock source.



When Timer1 is clocked by F_{OSC}/4, Timer1 will not increment during Sleep. When the device wakes from Sleep, Timer1 will continue from its previous state.

Capture mode will operate during Sleep when Timer1 is clocked by an external clock source.

22.3 Compare Mode

The Compare mode function described in this section is available and identical for all CCP modules.


Compare mode uses the 16-bit odd numbered Timer resources (Timer1, Timer3, etc.). The 16-bit value of the CCPRx register is constantly compared against the 16-bit value of the TMRx register. When a match occurs, one of the following events can occur:


- Toggle the CCPx output and clear TMRx
- Toggle the CCPx output without clearing TMRx
- Set the CCPx output
- Clear the CCPx output
- Pulse output
- Pulse output and clear TMRx

The action on the pin is based on the value of the MODE control bits. At the same time, the interrupt flag CCPxIF bit is set, and an ADC conversion can be triggered, if selected.

All Compare modes can generate an interrupt and trigger an ADC conversion. When MODE = '0001' or '1011', the CCP resets the TMRx register.

The following figure shows a simplified diagram of the compare operation.





22.3.1 CCPx Pin Configuration

The software must configure the CCPx pin as an output by clearing the associated TRIS bit and defining the appropriate output pin through the RxyPPS registers. See the **"PPS - Peripheral Pin Select Module"** chapter for more details.

The CCP output can also be used as an input for other peripherals.

Important: Clearing the CCPxCON register will force the CCPx compare output latch to the default low level. This is not the PORT I/O data latch.

Related Links PPS - Peripheral Pin Select Module



22.3.2 Timer1 Mode Resource

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See the **"TMR1 - Timer1 Module with Gate Control"** chapter for more information on configuring Timer1.

Important: Clocking Timer1 from the system clock (F_{OSC}) may not be used in Compare mode. For Compare mode to generate the trigger event on the CCPx pin, Timer1 must be clocked from the instruction clock (F_{OSC}/4) or from an external clock source.

22.3.3 Auto-Conversion Trigger

All CCPx modes set the CCP Interrupt Flag (CCPxIF). When this flag is set and a match occurs, an auto-conversion trigger can take place if the CCP module is selected as the conversion trigger source.

Refer to the "Auto-Conversion Trigger" section for more information.

Important: Removing the Match condition by changing the contents of the CCPRxH and CCPRxL register pair, between the clock edge that generates the auto-conversion trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

Related Links Auto-Conversion Trigger

22.3.4 Compare During Sleep

Since F_{OSC} is shut down during Sleep mode, the Compare mode will not function properly during Sleep, unless the timer is running. The device will wake on interrupt (if enabled).

22.4 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully ON and fully OFF states. The PWM signal resembles a square wave where the high portion of the signal is considered the ON state and the low portion of the signal is considered the OFF state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of ON and OFF time combined.


PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse-width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the ON time to the OFF time and is expressed in percentages, where 0% is fully OFF and 100% is fully ON. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

The figure below shows a typical waveform of the PWM signal.



Figure 22-3. CCP PWM Output Signal



22.4.1 Standard PWM Operation


The standard PWM function described in this section is available and identical for all CCP modules.

The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the CCPx pin with up to ten bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- Even numbered TxPR registers (T2PR, T4PR, etc.)
- Even numbered TxCON registers (T2CON, T4CON, etc.)
- 16-bit CCPRx registers
- CCPxCON registers

It is required to have $F_{OSC}/4$ as the clock input to TxTMR for correct PWM operation. The following figure shows a simplified block diagram of the PWM operation.

Figure 22-4. Simplified PWM Block Diagram



Notes:

- 1. 8-bit timer is concatenated with two bits generated by F_{OSC} or two bits of the internal prescaler to create 10-bit time base.
- 2. The alignment of the ten bits from the CCPRx register is determined by the CCPxFMT bit.



Important: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.

22.4.2 Setup for PWM Operation

Take these steps when configuring the CCP module for standard PWM operation:

- 1. Use the desired output pin RxyPPS control to select CCPx as the source and disable the CCPx pin output driver by setting the associated TRIS bit.
- 2. Load the T2PR register with the PWM period value.
- 3. Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.
- 4. Load the CCPRx register with the PWM duty cycle value and configure the FMT bit to set the proper register alignment.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR4 register. See the Note below.
 - Select the timer clock source to be F_{OSC}/4 using the TxCLKCON register. This is required for correct operation of the PWM module.
 - Configure the T2CKPS bits of the T2CON register with the timer prescale value
 - Enable the timer by setting the T2ON bit
- 6. Enable the PWM output pin:
 - Wait until the timer overflows and the TMR2IF bit of the PIR4 register is set. See the Note below.
 - Enable the CCPx pin output driver by clearing the associated TRIS bit

Important: To send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

Related Links

TxCON

22.4.3 Timer2 Timer Resource

The PWM standard mode makes use of the 8-bit Timer2 timer resources to specify the PWM period.

22.4.4 PWM Period

The PWM period is specified by the T2PR register of Timer2. The PWM period can be calculated using the formula in the equation below.

Equation 22-1. PWM Period

 $PWMPeriod = [(T2PR + 1)] \bullet 4 \bullet T_{OSC} \bullet (TMR2PrescaleValue)$

where $T_{OSC} = 1/F_{OSC}$

When T2TMR is equal to T2PR, the following three events occur on the next increment cycle:

• T2TMR is cleared



- The CCPx pin is set (Exception: If the PWM duty cycle = 0%, the pin will not be set)
- The PWM duty cycle is transferred from the CCPRx register into a 10-bit buffer

Important: The Timer postscaler (see the **"Timer2 Interrupt"** section) is not used in the determination of the PWM frequency.

Related Links


Timer2 Interrupt

22.4.5 PWM Duty Cycle

The PWM duty cycle is specified by writing a 10-bit value to the CCPRx register. The alignment of the 10-bit value is determined by the FMT bit (see Figure 22-5). The CCPRx register can be written to at any time. However, the duty cycle value is not latched onto the 10-bit buffer until after a match between T2PR and T2TMR.

The equations below are used to calculate the PWM pulse width and the PWM duty cycle ratio.

Figure 22-5. PWM 10-Bit Alignment



Equation 22-2. Pulse Width

 $Pulse Width = (CCPRxH: CCPRxL register value) \bullet T_{OSC} \bullet (TMR2 Prescale Value)$

Equation 22-3. Duty Cycle

 $DutyCycleRatio = \frac{(CCPRxH:CCPRxLregister value)}{4(T2PR+1)}$

The CCPRx register is used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer T2TMR register is concatenated with either the 2-bit internal system clock (F_{OSC}), or two bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

When the 10-bit time base matches the CCPRx register, then the CCPx pin is cleared (see Figure 22-4).

22.4.6 PWM Resolution

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.



The maximum PWM resolution is ten bits when T2PR is 255. The resolution is a function of the T2PR register value as shown below.

Equation 22-4. PWM Resolution

 $Resolution = \frac{\log[4(T2PR + 1)]}{\log(2)}bits$

Important: If the pulse-width value is greater than the period, the assigned PWM pin(s) will remain unchanged.

Table 22-3. Example PWM Frequencies and Resolutions (F_{OSC} = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale	16	4	1	1	1	1
T2PR Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

Table 22-4. Example PWM Frequencies and Resolutions (F_{OSC} = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale	16	4	1	1	1	1
T2PR Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

22.4.7 Operation in Sleep Mode

In Sleep mode, the T2TMR register will not increment and the state of the module will not change. If the CCPx pin is driving a value, it will continue to drive that value. When the device wakes up, T2TMR will continue from the previous state.

22.4.8 Changes in System Clock Frequency

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See the **"OSC - Oscillator Module"** chapter for additional details.

Related Links

OSC - Oscillator Module

22.4.9 Effects of Reset

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.



22.5 Register Summary - CCP Control

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0F1B										
0x0F1C	CCPR5	7:0				CCPF	R[7:0]			
UNDITE	CCINS	15:8				CCPR	[15:8]			
0x0F1E	CCP5CON	7:0	EN		OUT	FMT		MOE	DE[3:0]	
0x0F1F	CCP5CAP	7:0							CTS[2:0]	
0x0F20	CCPR4	7:0				CCPF	R[7:0]			
UXUFZU	CCFR4	15:8				CCPR	[15:8]			
0x0F22	CCP4CON	7:0	EN		OUT	FMT		MOE	DE[3:0]	
0x0F23	CCP4CAP	7:0							CTS[2:0]	
0x0F24	CCPR3	7:0				CCPF	R[7:0]			
0X0F24	CCFRS	15:8				CCPR	[15:8]			
0x0F26	CCP3CON	7:0	EN		OUT	FMT		MOE	DE[3:0]	
0x0F27	CCP3CAP	7:0							CTS[2:0]	
0x0F28										
	Reserved									
0x0FA4										
0x0FA5	CCPR2	7:0				CCPF	R[7:0]			
0,017(5	CCITZ	15:8				CCPR	[15:8]			
0x0FA7	CCP2CON	7:0	EN		OUT	FMT		MOE	DE[3:0]	
0x0FA8	CCP2CAP	7:0							CTS[2:0]	
0x0FA9	CCPR1	7:0				CCPF	R[7:0]			
0,017(5	centri	15:8				CCPR	[15:8]			
0x0FAB	CCP1CON	7:0	EN		OUT	FMT		MODE[3:0]		
0x0FAC	CCP1CAP	7:0							CTS[2:0]	
0x0FAD	CCPTMRS0	7:0	C4TSI	EL[1:0]	C3TSE	L[1:0]	C2TSE	L[1:0]	C1TS	EL[1:0]
0x0FAE	CCPTMRS1	7:0			P7TSE	L[1:0]	P6TSE	L[1:0]	C5TS	EL[1:0]

22.6 Register Definitions: CCP Control

Long bit name prefixes for the CCP peripherals are shown in the following table. Refer to the **"Long Bit Names"** section for more information.

Table 22-5. CCP Long Bit Name Prefixes
--

Peripheral	Bit Name Prefix
CCP1	CCP1
CCP2	CCP2
CCP3	CCP3
CCP4	CCP4
CCP5	CCP5

Related Links Long Bit Names



22.6.1 CCPxCON

Name:	CCPxCON
Offset:	0xFAB,0xFA7,0xF26,0xF22,0xF1E

CCP Control Register

Bit	7	6	5	4	3	2	1	0
Γ	EN		OUT	FMT		MOD	E[3:0]	
Access	R/W	•	RO	R/W	R/W	R/W	R/W	R/W
Reset	0		х	0	0	0	0	0

Bit 7 – EN CCP Module Enable bit

Value	Description
1	CCP is enabled
0	CCP is disabled

Bit 5 – OUT CCP Output Data bit (read-only)

Bit 4 – FMT CCPW (Pulse-Width) Value Alignment bit

Value	Condition	Description
x	Capture mode	Not used
х	Compare mode	Not used
1	PWM mode	Left-aligned format
0	PWM mode	Right-aligned format

Bits 3:0 - MODE[3:0] CCP Mode Select bits

Table 22-6. CCPx Mode Select Bits

MODE	Operating Mode	Operation	Set CCPxIF
11xx	PWM	PWM Operation	Yes
1011	Compare	Pulse output; clear TMR1 ⁽²⁾	Yes
1010		Pulse output	Yes
1001		Clear output ⁽¹⁾	Yes
1000		Set output ⁽¹⁾	Yes
0111	Capture	Every 16 th rising edge of CCPx input	Yes
0110		Every 4 th rising edge of CCPx input	Yes
0101		Every rising edge of CCPx input	Yes
0100		Every falling edge of CCPx input	Yes
0011		Every edge of CCPx input	Yes
0010	Compare	Toggle output	Yes
0001		Toggle output; clear TMR1 ⁽²⁾	Yes
0000	Disabled		

Notes:

- 1. The set and clear operations of the Compare mode are reset by setting MODE = '0000'.
- 2. When MODE = '0001' or '1011', then the timer associated with the CCP module is cleared. TMR1 is the default selection for the CCP module, so it is used for indication purpose only.



22.6.2 CCPxCAP

Name:	CCPxCAP
Offset:	0xFAC,0xFA8,0xF27,0xF23,0xF1F

Capture Trigger Input Selection Register

Bit	7	6	5	4	3	2	1	0
							CTS[2:0]	
Access				•		R/W	R/W	R/W
Reset						0	0	0

Bits 2:0 – CTS[2:0] Capture Trigger Input Selection bits

Table 22-7. Capte	ure Trigger Sources
-------------------	---------------------

CTS	Source				
101-111	Reserved				
100	IOC Interrupt				
011	CMP3_output				
010	CMP2_output				
001	CMP1_output				
000	Pin selected by CCPxPPS				



22.6.3 CCPRx

Name:	CCPRx
Offset:	0xFA9,0xFA5,0xF24,0xF20,0xF1C

Capture/Compare/Pulse-Width Register

Bit	15	14	13	12	11	10	9	8
				CCPR	[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	х	Х	х	х	х	х	х	Х
Bit	7	6	5	4	3	2	1	0
				CCPF	R[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	Х	х	х	х	х	х	х	х

Bits 15:0 – CCPR[15:0] Capture/Compare/Pulse-Width

Notes: The individual bytes in this multibyte register can be accessed with the following register names:

- When MODE = Capture or Compare
 - CCPRxH: Accesses the high byte CCPR[15:8]
 - CCPRxL: Accesses the low byte CCPR[7:0]
- When MODE = PWM and FMT = 0
 - CCPRxH[7:2]: Not used
 - CCPRxH[1:0]: Accesses the two Most Significant bits CCPR[9:8]
 - CCPRxL: Accesses the eight Least Significant bits CCPR[7:0]
- When MODE = PWM and FMT = 1
 - CCPRxH: Accesses the eight Most Significant bits CCPR[9:2]
 - CCPRxL[7:6]: Accesses the two Least Significant bits CCPR[1:0]
 - CCPRxL[5:0]: Not used



22.6.4 CCPTMRS0

Name:CCPTMRS0Offset:0xFAD

CCP Timers Selection Register0

Bit	7	6	5	4	3	2	1	0
	C4TSI	EL[1:0]	C3TSE	EL[1:0]	C2TSE	EL[1:0]	C1TSI	EL[1:0]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	0	1	0	1	0	1

Bits 0:1, 2:3, 4:5, 6:7 - CnTSEL CCPn Timer Selection bits

Value	Description
11	CCPn is based off Timer7 in Capture/Compare mode and Timer8 in PWM mode
10	CCPn is based off Timer5 in Capture/Compare mode and Timer6 in PWM mode
01	CCPn is based off Timer3 in Capture/Compare mode and Timer4 in PWM mode
00	CCPn is based off Timer1 in Capture/Compare mode and Timer2 in PWM mode



22.6.5 CCPTMRS1

Name:CCPTMRS1Offset:0xFAE

CCP Timers Selection Register1

Bit	7	6	5	4	3	2	1	0
			P7TSE	EL[1:0]	P6TSE	EL[1:0]	C5TSI	EL[1:0]
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	1	0	1	0	1

Bits 2:3, 4:5 – PnTSEL PWMn Timer Selection bits

Value	Description
11	PWMn based on Timer8
10	PWMn based on Timer6
01	PWMn based on Timer4
00	PWMn based on Timer2

Bits 0:1 – CnTSEL[1:0] CCPn Timer Selection bits

Value	Description
11	CCPn is based off Timer7 in Capture/Compare mode and Timer8 in PWM mode
10	CCPn is based off Timer5 in Capture/Compare mode and Timer6 in PWM mode
01	CCPn is based off Timer3 in Capture/Compare mode and Timer4 in PWM mode
00	CCPn is based off Timer1 in Capture/Compare mode and Timer2 in PWM mode



23. PWM - Pulse-Width Modulation

The PWM module generates a Pulse-Width Modulated signal determined by the duty cycle, period, and resolution that are configured by the following registers:

- TxPR
- TxCON
- PWMxDC
- PWMxCON


Important: The corresponding TRIS bit must be cleared to enable the PWM output on the PWMx pin.

Each PWM module can select the timer source that controls the module. Note that the PWM mode operation is described with respect to TMR2 in the following sections.

Figure 23-1 shows a simplified block diagram of PWM operation.

Figure 23-2 shows a typical waveform of the PWM signal.

Figure 23-1. Simplified PWM Block Diagram




Note:

1. 8-bit timer is concatenated with two bits generated by Fosc or two bits of the internal prescaler to create 10-bit time base.



Figure 23-2. PWM Output



For a step-by-step procedure on how to set up this module for PWM operation, refer to Setup for PWM Operation Using PWMx Output Pins.

23.1 Fundamental Operation

The PWM module produces a 10-bit resolution output. The PWM timer can be selected using the PxTSEL bits in the CCPTMRS1 register. The default selection for PWMx is TMR2. Note that the PWM module operation in the following sections is described with respect to TMR2. Timer2 and T2PR set the period of the PWM. The PWMxDCL and PWMxDCH registers configure the duty cycle. The period is common to all PWM modules, whereas the duty cycle is independently controlled.

Important: The Timer2 postscaler is not used in the determination of the PWM frequency. The postscaler might be used to have a servo update rate at a different frequency than the PWM output.

All PWM outputs associated with Timer2 are set when T2TMR is cleared. Each PWMx is cleared when TxTMR is equal to the value specified in the corresponding PWMxDCH (8 MSb) and PWMxDCL[7:6] (2 LSb) registers. When the value is greater than or equal to T2PR, the PWM output is never cleared (100% duty cycle).

Important: The PWMxDCH and PWMxDCL registers are double-buffered. The buffers are updated when T2TMR matches T2PR. Care must be taken to update both registers before the timer match occurs.

23.2 PWM Output Polarity

The output polarity is inverted by setting the POL bit in the PWMxCON register.

23.3 PWM Period

The PWM period is specified by the TxPR register. The PWM period can be calculated using the formula of Equation 23-1. It is required to have $F_{OSC}/4$ as the selected clock input to the timer for correct PWM operation.

Equation 23-1. PWM Period

 $PWMPeriod = [(T2PR) + 1] \cdot 4 \cdot Tosc \cdot (TMR2 PrescaleValue)$

Note: $T_{OSC} = 1/F_{OSC}$

When T2TMR is equal to T2PR, the following three events occur on the next increment cycle:

- T2TMR is cleared
- The PWM output is active (Exception: When the PWM duty cycle = 0%, the PWM output will remain inactive)
- The PWMxDCH and PWMxDCL register values are latched onto the buffers





Important: The Timer2 postscaler has no effect on the PWM operation.

23.4 PWM Duty Cycle

The PWM duty cycle is specified by writing a 10-bit value to the PWMxDCH and PWMxDCL register pair. The PWMxDCH register contains the eight MSbs and the PWMxDCL[7:6], the two LSbs. The PWMxDCH and PWMxDCL registers can be written to at any time.

The formulas below are used to calculate the PWM pulse width and the PWM duty cycle ratio.

Equation 23-2. Pulse Width

PulseWidth = (*PWMxDCH*:*PWMxDCL*[7:6]) • *Tosc* • (*TMR2PrescaleValue*)

Note: T_{OSC} = 1/F_{OSC}

Equation 23-3. Duty Cycle Ratio

 $DutyCycleRatio = \frac{(PWMxDCH:PWMxDCL[7:6])}{4(T2PR+1)}$

The 8-bit timer T2TMR register is concatenated with the two Least Significant bits of $1/F_{OSC}$, adjusted by the Timer2 prescaler to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

23.5 **PWM Resolution**

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles. The maximum PWM resolution is ten bits when T2PR is 255. The resolution is a function of the T2PR register value, as shown below.

Equation 23-4. PWM Resolution

 $Resolution = \frac{\log[4(T2PR + 1)]}{\log(2)}bits$

Important: If the pulse-width value is greater than the period, the assigned PWM pin(s) will remain unchanged.

Table 23-1. Fx	kample PWM Fred	uencies and Reso	lutions (F _{OSC} = 20 MHz)
		achieles ana neso	

PWM Frequency	0.31 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale	64	4	1	1	1	1
T2PR Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

Table 23-2. Example PWM Frequencies and Resolutions (F_{OSC} = 8 MHz)

PWM Frequency	0.31 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale	64	4	1	1	1	1
T2PR Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5



23.6 Operation in Sleep Mode

In Sleep mode, the T2TMR register will not increment and the state of the module will not change. If the PWMx pin is driving a value, it will continue to drive that value. When the device wakes up, T2TMR will continue from its previous state.

23.7 Changes in System Clock Frequency

The PWM frequency is derived from the system clock frequency (F_{OSC}). Any changes in the system clock frequency will result in changes to the PWM frequency.

Related Links

OSC - Oscillator Module

23.8 Effects of Reset

Any Reset will force all ports to Input mode and the PWM registers to their Reset states.

23.9 Setup for PWM Operation Using PWMx Output Pins

Take these steps when configuring the module for PWM operation using the PWMx pins:

- 1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- 2. Clear the PWMxCON register.
- 3. Load the T2PR register with the PWM period value.
- 4. Load the PWMxDCH register and bits [7:6] of the PWMxDCL register with the PWM duty cycle value.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR4 register⁽¹⁾
 - Select the timer clock source to be F_{OSC}/4 using the TxCLKCON register. This is required for correct operation of the PWM module.
 - Configure the T2CKPS bits of the T2CON register with the Timer2 prescale value
 - Enable Timer2 by setting the T2ON bit of the T2CON register
- 6. Enable the PWM output pin and wait until Timer2 overflows, the TMR2IF bit of the PIR4 register is set.⁽²⁾
- 7. Enable the PWMx pin output driver(s) by clearing the associated TRIS bit(s) and setting the desired pin PPS control bits.
- 8. Configure the PWM module by loading the PWMxCON register with the appropriate values.

Notes:

- 1. To send a complete duty cycle and period on the first PWM output, the above steps must be followed in the order given. If it is not critical to start with a complete PWM signal, then move step 8 to replace step 4.
- 2. For operation with other peripherals only, disable the PWMx pin outputs.

23.9.1 PWMx Pin Configuration

All PWM outputs are multiplexed with the PORT data latch. The user must configure the pins as outputs by clearing the associated TRIS bits.

23.10 Setup for PWM Operation to Other Device Peripherals

Take these steps when configuring the module for PWM operation to be used by other device peripherals:

- 1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- 2. Clear the PWMxCON register.



- 3. Load the T2PR register with the PWM period value.
- 4. Load the PWMxDCH register and bits [7:6] of the PWMxDCL register with the PWM duty cycle value.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR4 register⁽¹⁾
 - Select the timer clock source to be $F_{OSC}/4$ using the TxCLKCON register. This is required for correct operation of the PWM module.
 - Configure the T2CKPS bits of the T2CON register with the Timer2 prescale value
 - Enable Timer2 by setting the T2ON bit of the T2CON register
- 6. Wait until Timer2 overflows, the TMR2IF bit of the PIR4 register is set.⁽¹⁾
- 7. Configure the PWM module by loading the PWMxCON register with the appropriate values.

Note:

1. To send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.



23.11 Register Summary - Registers Associated with PWM

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00 0x0F9E	Reserved									
0x0F9F	PWM7DC	7:0	DCL	[1:0]						
UXUF9F	F WWW/DC	15:8				DCH	I[7:0]			
0x0FA1	PWM7CON	7:0	EN		OUT	POL				
0x0FA2	PWM6DC	7:0	DCL	[1:0]						
UXUFAZ	PVIVIODC	15:8				DCH	I[7:0]			
0x0FA4	PWM6CON	7:0	EN		OUT	POL				
0x0FA5										
	Reserved									
0x0FAC										
0x0FAD	CCPTMRS0	7:0					C4TS	EL[1:0]	C1TSE	EL[1:0]
0x0FAE	CCPTMRS1	7:0			P7TSE	EL[1:0]	P6TS	EL[1:0]	C5TSE	EL[1:0]

23.12 Register Definitions: PWM Control

Long bit name prefixes for the PWM peripherals are shown in the table below. Refer to the **"Long Bit Names"** section for more information.

Table 23-3. PWM Bit Name Prefixes


Peripheral	Bit Name Prefix
PWM6	PWM6
PWM7	PWM7



23.12.1 PWMxCON

Name:	PWMxCON
Offset:	0xFA4,0xFA1

PWM Control Register



Bit 7 – EN PWM Module Enable bit

Value	Description
1	PWM module is enabled
0	PWM module is disabled

Bit 5 - OUT PWM Module Output Level When Bit is Read

Bit 4 – POL PWM Output Polarity Select bit

Value	Description
1	PWM output is inverted
0	PWM output is normal



23.12.2 CCPTMRS0

Name:	CCPTMRS0
Offset:	0xFAD

CCP Timers Control Register

Bit	7	6	5	4	3	2	1	0
					C4TSE	EL[1:0]	C1TSI	EL[1:0]
Access					R/W	R/W	R/W	R/W
Reset					0	1	0	1

Bits 3:2 - C4TSEL[1:0] CCP4 Timer Selection bits

Value	Description
11	CCP4 is based off Timer7 in Capture/Compare mode and Timer8 in PWM mode
10	CCP4 is based off Timer5 in Capture/Compare mode and Timer6 in PWM mode
01	CCP4 is based off Timer3 in Capture/Compare mode and Timer4 in PWM mode
00	CCP4 is based off Timer1 in Capture/Compare mode and Timer2 in PWM mode

Bits 3:2 – C3TSEL[1:0] CCP3 Timer Selection bits

Value	Description
11	CCP3 is based off Timer7 in Capture/Compare mode and Timer8 in PWM mode
10	CCP3 is based off Timer5 in Capture/Compare mode and Timer6 in PWM mode
01	CCP3 is based off Timer3 in Capture/Compare mode and Timer4 in PWM mode
00	CCP3 is based off Timer1 in Capture/Compare mode and Timer2 in PWM mode

Bits 3:2 - C2TSEL[1:0] CCP2 Timer Selection bits

Value	Description
11	CCP2 is based off Timer7 in Capture/Compare mode and Timer8 in PWM mode
10	CCP2 is based off Timer5 in Capture/Compare mode and Timer6 in PWM mode
01	CCP2 is based off Timer3 in Capture/Compare mode and Timer4 in PWM mode
00	CCP2 is based off Timer1 in Capture/Compare mode and Timer2 in PWM mode

Bits 1:0 - C1TSEL[1:0] CCP1 Timer Selection bits

Value	Description
11	CCP1 is based off Timer7 in Capture/Compare mode and Timer8 in PWM mode
10	CCP1 is based off Timer5 in Capture/Compare mode and Timer6 in PWM mode
01	CCP1 is based off Timer3 in Capture/Compare mode and Timer4 in PWM mode
00	CCP1 is based off Timer1 in Capture/Compare mode and Timer2 in PWM mode



23.12.3 CCPTMRS1

Name:	CCPTMRS1
Offset:	0xFAE

CCP Timers Control Register

Bit	7	6	5	4	3	2	1	0
			P7TSEL[1:0]		P6TSEL[1:0]		C5TSEL[1:0]	
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0

Bits 5:4 - P7TSEL[1:0] PWM7 Timer Selection bits

Value	Description
11	PWM7 based on TMR8
10	PWM7 based on TMR6
01	PWM7 based on TMR4
00	PWM7 based on TMR2

Bits 3:2 – P6TSEL[1:0] PWM6 Timer Selection bits

Value	Description
11	PWM6 based on TMR8
10	PWM6 based on TMR6
01	PWM6 based on TMR4
00	PWM6 based on TMR2

Bits 1:0 – C5TSEL[1:0] CCP5 Timer Selection bits

Value	Description
11	CCP5 is based off Timer7 in Capture/Compare mode and Timer8 in PWM mode
10	CCP5 is based off Timer5 in Capture/Compare mode and Timer6 in PWM mode
01	CCP5 is based off Timer3 in Capture/Compare mode and Timer4 in PWM mode
00	CCP5 is based off Timer1 in Capture/Compare mode and Timer2 in PWM mode



23.12.4 PWMxDC

Name:	PWMxDC
Offset:	0xFA2,0xF9F

PWM Duty Cycle Register

Bit	15	14	13	12	11	10	9	8	
		DCH[7:0]							
Access									
Reset	х	х	х	х	х	х	х	х	
Bit	7	6	5	4	3	2	1	0	
	DCI	_[1:0]							
Access									
Reset	х	х							

Bits 15:8 – DCH[7:0] PWM Duty Cycle Most Significant bits These bits are the MSbs of the PWM duty cycle.

> Reset States: POR/BOR = xxxxxxx All Other Resets = uuuuuuuu

Bits 7:6 – DCL[1:0] PWM Duty Cycle Least Significant bits These bits are the LSbs of the PWM duty cycle.

> Reset States: POR/BOR = xx All Other Resets = uu




24. ZCD - Zero-Cross Detection Module

The Zero-Cross Detection (ZCD) module detects when an A/C signal crosses through the ground potential. The actual zero-crossing threshold is the zero-crossing reference voltage, Z_{CPINV}, which is typically 0.75V above ground.

The connection to the signal to be detected is through a series current-limiting resistor. The module applies a current source or sink to the ZCD pin to maintain a constant voltage on the pin, thereby preventing the pin voltage from forward biasing the ESD protection diodes. When the applied voltage is greater than the reference voltage, the module sinks current. When the applied voltage is less than the reference voltage, the module sources current. The current source and sink action keeps the pin voltage constant over the full range of the applied voltage. The ZCD module is shown in the following simplified block diagram.

Figure 24-1. Simplified ZCD Block Diagram



The ZCD module is useful when monitoring an A/C waveform for, but not limited to, the following purposes:

- A/C period measurement
- Accurate long term time measurement
- Dimmer phase delayed drive



• Low EMI cycle switching


24.1 External Resistor Selection

The ZCD module requires a current-limiting resistor in series with the external voltage source. The impedance and rating of this resistor depends on the external source peak voltage. Select a resistor value that will drop all of the peak voltage when the current through the resistor is nominally 300 μ A. Make sure that the ZCD I/O pin internal weak pull-up is disabled so it does not interfere with the current source and sink.

Equation 24-1. External Resistor

$$R_{SERIES} = \frac{V_{PEAK}}{3 \times 10^{-4}}$$

Figure 24-2. External Voltage Source



24.2 ZCD Logic Output

The ZCD module includes a Status bit, which can be read to determine whether the current source or sink is active. The OUT bit is set when the current sink is active, and cleared when the current source is active. The OUT bit is affected by the polarity bit.

The OUT signal can also be used as input to other modules. This is controlled by the registers of the corresponding module. OUT can be used as follows:

- Gate source for TMR1/3/5/7
- Clock source for TMR2/4/6/8
- Reset source for TMR2/4/6/8

24.3 ZCD Logic Polarity

The POL bit inverts the OUT bit relative to the current source and sink output. When the POL bit is set, a OUT high indicates that the current source is active, and a low output indicates that the current sink is active.

The POL bit affects the ZCD interrupts.

24.4 ZCD Interrupts

An interrupt will be generated upon a change in the ZCD logic output when the appropriate interrupt enables are set. A rising edge detector and a falling edge detector are present in the ZCD for this purpose.

The ZCDIF bit of the PIR2 register will be set when either edge detector is triggered and its associated enable bit is set. The INTP bit in the ZCDxCON register enables rising edge interrupts and the INTN bit in the ZCDxCON register enables falling edge interrupts.

To fully enable the interrupt, the following bits must be set:

• ZCDIE bit of the PIE2 register



- INTP bit for rising edge detection
- INTN bit for falling edge detection
- PEIE and GIE bits of the INTCON register

Changing the POL bit will cause an interrupt, regardless of the level of the SEN bit.

The ZCDIF bit of the PIR2 register must be cleared in software as part of the interrupt service. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

24.5 Correction for Z_{CPINV} Offset

The actual voltage at which the ZCD switches is the reference voltage at the noninverting input of the ZCD op amp. For external voltage source waveforms other than square waves, this voltage offset from zero causes the zero-cross event to occur either too early or too late.

24.5.1 Correction by AC Coupling

When the external voltage source is sinusoidal, the effects of the Z_{CPINV} offset can be eliminated by isolating the external voltage source from the ZCD pin with a capacitor, in addition to the voltage reducing resistor. The capacitor will cause a phase shift resulting in the ZCD output switch in advance of the actual zero-crossing event. The phase shift will be the same for both rising and falling zero-crossings, which can be compensated for by either delaying the CPU response to the ZCD switch by a timer or other means, or selecting a capacitor value large enough that the phase shift is negligible.

To determine the series resistor and capacitor values for this configuration, start by computing the impedance, Z, to obtain a peak current of 300 μ A. Next, arbitrarily select a suitably large nonpolar capacitor and compute its reactance, X_c, at the external voltage source frequency. Finally, compute the series resistor, capacitor peak voltage, and phase shift by the formulas shown below.

When this technique is used and the input signal is not present, the ZCD will tend to oscillate. To avoid this oscillation, connect the ZCD pin to V_{DD} or GND with a high-impedance resistor such as 200K.

Equation 24-2. R-C Equations V_{PEAK} = external voltage source peak voltage f = external voltage source frequency C = series capacitor R = series resistor V_C = peak capacitor voltage Φ = capacitor induced zero-crossing phase advance in radians T_{Φ} = time ZC event occurs before actual zero-crossing $Z = \frac{V_{PEAK}}{3 \times 10^{-4}}$ $X_C = \frac{1}{2\pi f C}$ $R = \sqrt{Z^2 - X_C^2}$ $V_C = X_C (3 \times 10^{-4})$



$$\Phi = \tan^{-1}\theta\left(\frac{X_C}{R}\right)$$
$$T_{\Phi} = \frac{\Phi}{2\pi f}$$

Equation 24-3. R-C Calcuation Example $V_{rms} = 120$ $V_{PEAK} = V_{rms} \times \sqrt{2} = 169.7$ $f = 60 \, Hz$ $C = 0.1 \, \mu F$ $Z = \frac{V_{PEAK}}{3 \times 10^{-4}} = \frac{169.7}{3 \times 10^{-4}} = 565.7 \, k\Omega$ $X_C = \frac{1}{2\pi fC} = \frac{1}{2\pi \times 60 \times 10^{-7}} = 26.53 \, k\Omega$ $R = \sqrt{Z^2 - X_C^2} = 565.1 \, k\Omega \, (computed)$ $R_a = 560 \, k\Omega \, (used)$ $Z_R = \sqrt{R_a^2 + X_C^2} = 560.6 \, k\Omega$ $I_{PEAK} = \frac{V_{PEAK}}{Z_R} = 302.7 \times 10^{-6} A$ $V_C = X_C \times I_{PEAK} = 8.0V$ $\Phi = \tan^{-1}\theta \left(\frac{X_C}{R}\right) = 0.047 \, radians$ $T_{\Phi} = \frac{\Phi}{2\pi f} = 125.6 \, \mu s$

24.5.2 Correction by Offset Current

When the waveform is varying relative to V_{SS} , the zero-cross is detected too early as the waveform falls, and too late as the waveform rises. When the waveform is varying relative to V_{DD} , the zero-cross is detected too late as the waveform rises, and too early as the waveform falls. The actual offset time can be determined for sinusoidal waveforms with the corresponding equations shown below.

Equation 24-4. ZCD Event Offset When external voltage source is relative to V_{SS}:

$$T_{offset} = \frac{\sin^{-1}\left(\frac{Z_{CPINV}}{V_{PEAK}}\right)}{2\pi f}$$

When external voltage source is relative to V_{DD}:



$$T_{offset} = \frac{\sin^{-1}\left(\frac{V_{DD} - Z_{CPINV}}{V_{PEAK}}\right)}{2\pi f}$$

This offset time can be compensated for by adding a pull-up or pull-down biasing resistor to the ZCD pin. A pull-up resistor is used when the external voltage source is varying relative to V_{SS} . A pull-down resistor is used when the voltage is varying relative to V_{DD} . The resistor adds a bias to the ZCD pin so that the target external voltage source must go to zero to pull the pin voltage to the Z_{CPINV} switching voltage. The pull-up or pull-down value can be determined with the equations shown below.

Equation 24-5. ZCD Pull-up/Pull-down Resistor

When external voltage source is relative to V_{SS} :

$$R_{pullup} = \frac{R_{SERIES}(V_{pullup} - Z_{CPINV})}{Z_{CPINV}}$$

When external voltage source is relative to V_{DD}:

$$R_{pulldown} = \frac{R_{SERIES}(Z_{CPINV})}{(V_{DD} - Z_{CPINV})}$$

24.6 Handling V_{PEAK} Variations

If the peak amplitude of the external voltage is expected to vary, the series resistor must be selected to keep the ZCD current source and sink below the design maximum range of \pm 600 µA and above a reasonable minimum range. The maximum peak voltage can be no more than six times the minimum peak voltage. To ensure that the maximum current does not exceed \pm 600 µA and the minimum is at least \pm 100 µA, compute the series resistance as shown in Equation 24-6. The compensating pull-up for this series resistance can be determined with the equations shown in Equation 24-5, because the pull-up value is independent from the peak voltage.

Equation 24-6. Series R for V Range

$$R_{SERIES} = \frac{V_{MAX_PEAK} + V_{MIN_PEAK}}{7 \times 10^{-4}}$$

24.7 Operation During Sleep

The ZCD current sources and interrupts are unaffected by Sleep.

24.8 Effects of a Reset

The ZCD circuit can be configured to default to the Active or Inactive state on Power-on Reset (POR). When the \overline{ZCD} Configuration bit is cleared, the ZCD circuit will be active at POR. When the \overline{ZCD} Configuration bit is set, the SEN bit must be set to enable the ZCD module.

24.9 Disabling the ZCD Module

The ZCD module can be disabled in two ways:

1. The ZCD Configuration bit disables the ZCD module when set. When this is the case then the ZCD module will be enabled by setting the SEN bit. When the ZCD bit is cleared, the ZCD is always enabled and the SEN bit has no effect.



2. The ZCD can also be disabled using the ZCDMD bit of the PMD3 register. This is subject to the status of the ZCD bit.



24.10 Register Summary - ZCD Control

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0EC4										
0x0EC5	ZCDCON	7:0	SEN		OUT	POL			INTP	INTN

24.11 Register Definitions: ZCD Control



24.11.1 ZCDCON

Name:	ZCDCON
Offset:	0xEC5

Zero-Cross Detect Control Register

Bit	7	6	5	4	3	2	1	0
	SEN		OUT	POL			INTP	INTN
Access	R/W		RO	R/W	•		R/W	R/W
Reset	0		х	0			0	0

Bit 7 – SEN Zero-Cross Detect Software Enable bit This bit is ignored when ZCD fuse is cleared.

Value	Condition	Description
Х	ZCD Config fuse = 0	Zero-cross detect is always enabled. This bit is ignored.
1	ZCD Config fuse = 1	Zero-cross detect is enabled. ZCD pin is forced to output to source and sink current.
0	ZCD Config fuse = 1	Zero-cross detect is disabled. ZCD pin operates according to PPS and TRIS controls.

Bit 5 – OUT Zero-Cross Detect Data Output bit

Value	Condition	Description
1	POL = 0	ZCD pin is sinking current
0	POL = 0	ZCD pin is sourcing current
1	POL = 1	ZCD pin is sourcing current
0	POL = 1	ZCD pin is sinking current

Bit 4 – POL Zero-Cross Detect Polarity bit

Value	Description
1	ZCD logic output is inverted
0	ZCD logic output is not inverted

Bit 1 – INTP Zero-Cross Detect Positive-Going Edge Interrupt Enable bit

Value	Description
1	ZCDIF bit is set on low-to-high ZCD_output transition
0	ZCDIF bit is unaffected by low-to-high ZCD_output transition

Bit 0 – INTN Zero-Cross Detect Negative-Going Edge Interrupt Enable bit

Value	Description
1	ZCDIF bit is set on high-to-low ZCD_output transition
0	ZCDIF bit is unaffected by high-to-low ZCD_output transition



25. CWG - Complementary Waveform Generator

The Complementary Waveform Generator (CWG) produces half-bridge, full-bridge, and steering of PWM waveforms. It is backwards compatible with previous CCP functions. The PIC18(L)F67K40 family has 1 instance(s) of the CWG module.

The CWG has the following features:

- Six Operating Modes:
 - Synchronous Steering mode
 - Asynchronous Steering mode
 - Full-Bridge mode, Forward
 - Full-Bridge mode, Reverse
 - Half-Bridge mode
 - Push-Pull mode
- Output Polarity Control
- Output Steering
- Independent 6-Bit Rising and Falling Event Dead-Band Timers:
 - Clocked dead band
 - Independent rising and falling dead-band enables
- Auto-Shutdown Control with:
 - Selectable shutdown sources
 - Auto-restart option
 - Auto-shutdown pin override control

25.1 Fundamental Operation

The CWG generates two output waveforms from the selected input source.

The off-to-on transition of each output can be delayed from the on-to-off transition of the other output, thereby, creating a time delay immediately where neither output is driven. This is referred to as dead time and is covered in section Dead-Band Control.

It may be necessary to guard against the possibility of circuit faults or a feedback event arriving too late or not at all. In this case, the active drive must be terminated before the Fault condition causes damage. This is referred to as auto-shutdown and is covered in section Auto-Shutdown.

25.2 Operating Modes

The CWG module can operate in six different modes, as specified by the MODE bits:

- Half-Bridge mode
- Push-Pull mode
- Asynchronous Steering mode
- Synchronous Steering mode
- Full-Bridge mode, Forward
- Full-Bridge mode, Reverse

All modes accept a single pulse data input, and provide up to four outputs as described in the following sections.

All modes include auto-shutdown control, as described in Auto-Shutdown.





Important: Except as noted for Full-Bridge mode (Full-Bridge Modes), mode changes may only be performed while EN = 0.

25.2.1 Half-Bridge Mode

In Half-Bridge mode, two output signals are generated as true and inverted versions of the input, as illustrated in Figure 25-1. A nonoverlap (dead-band) time is inserted between the two outputs to prevent shoot-through current in various power supply applications. Dead-band control is described in Dead-Band Control. The output steering feature cannot be used in this mode. A basic block diagram of this mode is shown in Figure 25-2.

The unused outputs CWGxC and CWGxD drive similar signals, with polarity independently controlled by the POLC and POLD bits, respectively.




Figure 25-1. CWG Half-Bridge Mode Operation








Figure 25-2. Simplified CWG Block Diagram (Half-Bridge Mode, MODE[2:0] = 100)




25.2.2 Push-Pull Mode

In Push-Pull mode, two output signals are generated, alternating copies of the input as illustrated in Figure 25-3. This alternation creates the push-pull effect required for driving some transformerbased power supply designs. Steering modes are not used in Push-Pull mode. A basic block diagram for the Push-Pull mode is shown in Figure 25-4.

The push-pull sequencer is reset whenever EN = 0 or if an auto-shutdown event occurs. The sequencer is clocked by the first input pulse, and the first output appears on CWG1A.


The unused outputs CWGxC and CWGxD drive copies of CWGxA and CWGxB, respectively, but with polarity controlled by the POLC and POLD bits of the CWGxCON1 register, respectively.

Figure 25-3. CWG Push-Pull Mode Operation












25.2.3 Full-Bridge Modes

In Forward and Reverse Full-Bridge modes, three outputs drive static values while the fourth is modulated by the input data signal. The mode selection may be toggled between forward and reverse by toggling the MODE[0] bit of the CWGxCON0 while keeping MODE[2:1] static, without disabling the CWG module. When connected, as shown in Figure 25-5, the outputs are appropriate for a full-bridge motor driver. Each CWG output signal has independent polarity control, so the circuit can be adapted to high-active and low-active drivers. A simplified block diagram for the Full-Bridge modes is shown in Figure 25-6.

Figure 25-5. Example of Full-Bridge Application








Figure 25-6. Simplified CWG Block Diagram (Forward and Reverse Full-Bridge Modes)



In Forward Full-Bridge mode (MODE = 010), CWGxA is driven to its Active state, CWGxB and CWGxC are driven to their Inactive state, and CWGxD is modulated by the input signal, as shown in Figure 25-7.

In Reverse Full-Bridge mode (MODE = 011), CWGxC is driven to its Active state, CWGxA and CWGxD are driven to their Inactive states, and CWGxB is modulated by the input signal, as shown in Figure 25-7.

In Full-Bridge mode, the dead-band period is used when there is a switch from forward to reverse or vice versa. This dead-band control is described in Dead-Band Control, with additional details in Rising Edge and Reverse Dead Band and Falling Edge and Forward Dead Band. Steering modes are not used with either of the Full-Bridge modes. The mode selection may be toggled between forward and reverse toggling the MODE[0] bit of the CWGxCON0 while keeping MODE[2:1] static, without disabling the CWG module.




Figure 25-7. Example of Full-Bridge Output

Notes:

- 1. A rising CWG data input creates a rising event on the modulated output.
- 2. Output signals shown as active-high; all POL bits are clear.

25.2.3.1 Direction Change in Full-Bridge Mode

In Full-Bridge mode, changing MODE controls the forward/reverse direction. Direction changes occur on the next rising edge of the modulated input.



A direction change is initiated in software by changing the MODE bits. The sequence is illustrated in Figure 25-8.

- The associated active output CWGxA and the inactive output CWGxC are switched to drive in the opposite direction.
- The previously modulated output CWGxD is switched to the Inactive state, and the previously inactive output CWGxB begins to modulate.
- CWG modulation resumes after the direction-switch dead band has elapsed.

25.2.3.2 Dead-Band Delay in Full-Bridge Mode

Dead-band delay is important when either of the following conditions is true:

- 1. The direction of the CWG output changes when the duty cycle of the data input is at or near 100%, or
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.

The dead-band delay is inserted only when changing directions, and only the modulated output is affected. The statically-configured outputs (CWGxA and CWGxC) are not afforded dead band, and switch essentially simultaneously.

The following figure shows an example of the CWG outputs changing directions from forward to reverse, at near 100% duty cycle. In this example, at time t1, the output of CWGxA and CWGxD become inactive, while output CWGxC becomes active. Since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current will flow through power devices QC and QD for the duration of 't'. The same phenomenon will occur to power devices QA and QB for the CWG direction change from reverse to forward.

When changing the CWG direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- 1. Reduce the CWG duty cycle for one period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.






Figure 25-8. Example of PWM Direction Change at Near 100% Duty Cycle

25.2.4 Steering Modes

In both Synchronous and Asynchronous Steering modes, the modulated input signal can be steered to any combination of four CWG outputs. A fixed-value will be presented on all the outputs not used for the PWM output. Each output has independent polarity, steering, and shutdown options. Dead-band control is not used in either Steering mode.






Figure 25-9. Simplified CWG Block Diagram (Output Steering Modes)



For example, when STRA = 0, the corresponding pin is held at the level defined by OVRA. When STRA = 1, the pin is driven by the modulated input signal.

The POLy bits control the signal polarity only when STRy = 1.


The CWG auto-shutdown operation also applies in Steering modes, as described in Auto-Shutdown. An auto-shutdown event will only affect pins that have STRy = 1.

25.2.4.1 Synchronous Steering Mode

In Synchronous Steering mode (MODE = 001), changes to steering selection registers take effect on the next rising edge of the modulated data input (see the figure below). In Synchronous Steering mode, the output will always produce a complete waveform.

Important: Only the STRx bits are synchronized; the OVRx bits are not synchronized.


Figure 25-10. Example of Synchronous Steering (MODE = 001)



25.2.4.2 Asynchronous Steering Mode

In Asynchronous mode (MODE = 000), steering takes effect at the end of the instruction cycle that writes to STRx. In Asynchronous Steering mode, the output signal may be an incomplete waveform (see the figure below). This operation may be useful when the user firmware needs to immediately remove a signal from the output pin.

Figure 25-11. Example of Asynchronous Steering (MODE = 000)



25.3 Start-up Considerations

The application hardware must use the proper external pull-up and/or pull-down resistors on the CWG output pins. This is required because all I/O pins are forced to high-impedance at Reset.

The polarity control bits (POLy) allow the user to choose whether the output signals are active-high or active-low.



25.4 Clock Source

The clock source is used to drive the dead-band timing circuits. The CWG module allows the following clock sources to be selected:

- F_{OSC} (system clock)
- HFINTOSC

When the HFINTOSC is selected, the HFINTOSC will be kept running during Sleep. Therefore, CWG modes requiring dead band can operate in Sleep, provided that the CWG data input is also active during Sleep. The clock sources are selected using the CS bit. The system clock F_{OSC} is disabled in Sleep and thus dead-band control cannot be used.

25.5 Selectable Input Sources

The CWG generates the output waveforms having the following input sources:

- Analog Comparators output
- Data Signal Modulator
- PWM
- CCP
- Pin selected by CWGxINPPS

The input sources are selected using the ISM bits in the CWGxISM register.

25.6 Output Control

25.6.1 CWG Outputs

Each CWG output can be routed to a Peripheral Pin Select (PPS) output via the RxyPPS register.

Related Links PPS - Peripheral Pin Select Module

25.6.2 Polarity Control

The polarity of each CWG output can be selected independently. When the output polarity bit is set, the corresponding output is active-high. Clearing the output polarity bit configures the corresponding output as active-low. However, polarity does not affect the override levels. Output polarity is selected with the POLy bits. Auto-shutdown and steering options are unaffected by polarity.

25.7 Dead-Band Control

The dead-band control provides nonoverlapping PWM signals to prevent shoot-through current in PWM switches. Dead-band operation is employed for Half-Bridge and Full-Bridge modes. The CWG contains two 6-bit dead-band counters. One is used for the rising edge of the input source control in Half-Bridge mode or for reverse dead band in Full-Bridge mode. The other is used for the falling edge of the input source control in Half-Bridge mode or for forward dead band in Full-Bridge mode.

Dead band is timed by counting CWG clock periods from zero up to the value in the rising or falling dead-band counter registers.

25.7.1 Dead-Band Functionality in Half-Bridge Mode

In Half-Bridge mode, the dead-band counters dictate the delay between the falling edge of the normal output and the rising edge of the inverted output. This can be seen in Figure 25-1.

25.7.2 Dead-Band Functionality in Full-Bridge Mode

In Full-Bridge mode, the dead-band counters are used when undergoing a direction change. The MODE[0] bit can be set or cleared while the CWG is running, allowing for changes from Forward to



Reverse mode. The CWGxA and CWGxC signals will change immediately upon the first rising input edge following a direction change, but the modulated signals (CWGxB or CWGxD, depending on the direction of the change) will experience a delay dictated by the dead-band counters.

25.8 Rising Edge and Reverse Dead Band

In Half-Bridge mode, the rising edge dead band delays the turn-on of the CWGxA output after the rising edge of the CWG data input. In Full-Bridge mode, the reverse dead-band delay is only inserted when changing directions from Forward mode to Reverse mode, and only the modulated output CWGxB is affected.

CWGxDBR determines the duration of the dead-band interval on the rising edge of the input source signal. This duration is from 0 to 64 periods of the CWG clock.

Dead band is always initiated on the edge of the input source signal. A count of zero indicates that no dead band is present.

If the input source signal reverses polarity before the dead-band count is completed, then no signal will be seen on the respective output.

The CWGxDBR register value is double-buffered. When EN = 0, the buffer is loaded when CWGxDBR is written. When EN = 1, the buffer will be loaded at the rising edge following the first falling edge of the data input, after the LD bit is set. Refer to the following figure for an example.




Figure 25-12. Dead-Band Operation, CWGxDBR = 0x01, CWGxDBF = 0x02

25.9 Falling Edge and Forward Dead Band

In Half-Bridge mode, the falling edge dead band delays the turn-on of the CWGxB output at the falling edge of the CWG data input. In Full-Bridge mode, the forward dead-band delay is only inserted when changing directions from Reverse mode to Forward mode, and only the modulated output CWGxD is affected.

CWGxDBF determines the duration of the dead-band interval on the falling edge of the input source signal. This duration is from 0 to 64 periods of the CWG clock.


Dead-band delay is always initiated on the edge of the input source signal. A count of zero indicates that no dead band is present.

If the input source signal reverses polarity before the dead-band count is completed, then no signal will be seen on the respective output.

The CWGxDBF register value is double-buffered. When EN = 0, the buffer is loaded when CWGxDBF is written. When EN = 1, the buffer will be loaded at the rising edge following the first falling edge of the data input, after the LD is set. Refer to the following figure for an example.



Figure 25-13. Dead-Band Operation, CWGxDBR = 0×03 , CWGxDBF = 0×06 , Source Shorter Than Dead Band



25.10 Dead-Band Jitter

When the rising and falling edges of the input source are asynchronous to the CWG clock, it creates jitter in the dead-band time delay. The maximum jitter is equal to one CWG clock period. Refer to the equations below for more details.

Equation 25-1. Dead-Band Delay Time Calculation

 $T_{DEAD-BAND_MIN} = \frac{1}{F_{CWG_CLOCK}} \bullet DBx < 5:0 >$

 $T_{DEAD-BAND_MAX} = \frac{1}{F_{CWG_CLOCK}} \bullet DBx < 5:0 > +1$

 $T_{JITTER} = T_{DEAD - BAND_MAX} - T_{DEAD - BAND_MIN}$

 $T_{JITTER} = \frac{1}{F_{CWG_CLOCK}}$

 $T_{DEAD - BAND_MAX} = T_{DEAD - BAND_MIN} + T_{JITTER}$

Equation 25-2. Dead-Band Delay Example Calculation


 $\begin{array}{l} DBx < 5:0 > = 0x0A = 10 \\ F_{CWG_CLOCK} = 8 \, MHz \\ T_{JITTER} = \frac{1}{8 \, MHz} = 125 \, ns \\ T_{DEAD - BAND_MIN} = 125 \, ns \bullet 10 = 125 \, \mu s \\ T_{DEAD - BAND_MAX} = 1.25 \, \mu s + 0.125 \, \mu s = 1.37 \, \mu s \end{array}$

25.11 Auto-Shutdown

Auto-shutdown is a method to immediately override the CWG output levels with specific overrides that allow for safe shutdown of the circuit. The Shutdown state can be either cleared automatically or held until cleared by software. The auto-shutdown circuit is illustrated in the following figure.



Figure 25-14. CWG Shutdown Block Diagram



25.11.1 Shutdown

The Shutdown state can be entered by either of the following two methods:

- Software Generated
- External Input

25.11.1.1 Software Generated Shutdown

Setting the SHUTDOWN bit will force the CWG into the Shutdown state.

When the auto-restart is disabled, the Shutdown state will persist as long as the SHUTDOWN bit is set.

When auto-restart is enabled, the SHUTDOWN bit will clear automatically and resume operation on the next rising edge event. The SHUTDOWN bit indicates when a Shutdown condition exists. The bit may be set or cleared in software or by hardware.

25.11.1.2 External Input Source

External shutdown inputs provide the fastest way to safely suspend CWG operation in the event of a Fault condition. When any of the selected shutdown inputs goes Active, the CWG outputs will immediately go to the selected override levels without software delay. The override levels are selected by the LSBD and LSAC bits in CWGxAS0 register. The following input sources can be selected to cause a Shutdown condition:

- CMP2_out (low causes shutdown)
- CMP1_out (low causes shutdown)
- TMR6_postscaled (high causes shutdown)
- TMR4_postscaled (high causes shutdown)
- TMR2_postscaled (high causes shutdown)
- Pin selected by CWGxPPS (low causes shutdown)

The shutdown input sources are individually enabled by the ASyE bits in the CWGxAS1 register.

Important: Shutdown inputs are level sensitive, not edge sensitive. The Shutdown state cannot be cleared, except by disabling auto-shutdown, as long as the shutdown input level persists.



25.11.1.3 Pin Override Levels

The levels driven to the CWG outputs during an auto-shutdown event are controlled by the LSBD and LSAC bits. The LSBD bits control CWGxB/D output levels, while the LSAC bits control the CWGxA/C output levels.

25.11.1.4 Auto-Shutdown Interrupts

When an auto-shutdown event occurs, either by software or hardware setting SHUTDOWN, the CWGxIF flag bit of the PIR7 register is set.

25.11.2 Auto-Shutdown Restart

After an auto-shutdown event has occurred, there are two ways to resume operation:

- Software controlled
- Auto-restart

In either case, the shutdown source must be cleared before the restart can take place. That is, either the shutdown condition must be removed, or the corresponding ASyE bit must be cleared.


25.11.2.1 Software-Controlled Restart

When the REN bit is clear (REN = 0), the CWG module must be restarted after an auto-shutdown event through software.

Once all auto-shutdown sources are removed, the software must clear SHUTDOWN. Once SHUTDOWN is cleared, the CWG module will resume operation upon the first rising edge of the CWG data input.

Important: The SHUTDOWN bit cannot be cleared in software if the Auto-Shutdown condition is still present.

Figure 25-15. Shutdown Functionality, Auto-Restart Disabled (REN = 0, LSAC = 01, LSBD = 01)



25.11.2.2 Auto-Restart

When the REN bit is set (REN = 1), the CWG module will restart from the Shutdown state automatically.

Once all Auto-Shutdown conditions are removed, the hardware will automatically clear SHUTDOWN. Once SHUTDOWN is cleared, the CWG module will resume operation upon the first rising edge of the CWG data input.



Important: The SHUTDOWN bit cannot be cleared in software if the Auto-Shutdown condition is still present.




Figure 25-16. Shutdown Functionality, Auto-Restart Enabled (REN = 1, LSAC = 01, LSBD = 01)

25.12 Operation During Sleep

The CWG module operates independently from the system clock and will continue to run during Sleep, provided that the clock and input sources selected remain active.

The HFINTOSC remains active during Sleep when all the following conditions are met:

- CWG module is enabled
- Input source is active
- HFINTOSC is selected as the clock source, regardless of the system clock source selected

In other words, if the HFINTOSC is simultaneously selected as the system clock and the CWG clock source, when the CWG is enabled and the input source is active, then the CPU will go Idle during Sleep, but the HFINTOSC will remain active and the CWG will continue to operate. This will have a direct effect on the Sleep mode current.

25.13 Configuring the CWG

- 1. Ensure that the TRIS control bits corresponding to CWG outputs are set so that all are configured as inputs, ensuring that the outputs are inactive during setup. External hardware must ensure that pin levels are held to safe levels.
- 2. Clear the EN bit, if not already cleared.
- 3. Configure the MODE bits to set the output operating mode.
- 4. Configure the POLy bits to set the output polarities.
- 5. Configure the ISM bits to select the data input source.
- 6. If a Steering mode is selected, configure the STRy bits to select the desired output on the CWG outputs.
- 7. Configure the LSBD and LSAC bits to select the Auto-Shutdown Output Override states (this is necessary even if not using auto-shutdown because start-up will be from a Shutdown state).
- 8. If auto-restart is desired, set the REN bit.
- 9. If auto-shutdown is desired, configure the ASyE bits to select the shutdown source.
- 10. Set the desired rising and falling dead-band times with the CWGxDBR and CWGxDBF registers.



- 11. Select the clock source with the CS bits.
- 12. Set the EN bit to enable the module.
- 13. Clear the TRIS bits that correspond to the CWG outputs to set them as outputs.

If auto-restart is to be used, set the REN bit, and the SHUTDOWN bit will be cleared automatically. Otherwise, clear the SHUTDOWN bit in software to start the CWG.



25.14 Register Summary - CWG Control

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0F35										
0x0F36	CWG1CLK	7:0								CS
0x0F37	CWG1ISM	7:0							ISM[2:0]	
0x0F38	CWG1DBR	7:0				DBR[5:0]				
0x0F39	CWG1DBF	7:0			DBF[5:0]					
0x0F3A	CWG1CON0	7:0	EN	LD					MODE[2:0]	
0x0F3B	CWG1CON1	7:0			IN		POLD	POLC	POLB	POLA
0x0F3C	CWG1AS0	7:0	SHUTDOWN	REN	LSBE	D[1:0]	LSAC	[1:0]		
0x0F3D	CWG1AS1	7:0	AS7E	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E
0x0F3E	CWG1STR	7:0	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA

25.15 Register Definitions: CWG Control

Long bit name prefixes for the CWG peripherals are shown in the table below. Refer to the **"Long Bit Names"** section for more information.

Table 25-1. CWG Bit Name Prefixes


Peripheral	Bit Name Prefix		
CWG1	CWG1		



25.15.1 CWGxCLK

Name:	CWGxCLK
Offset:	0x0F36

CWGx Clock Input Selection Register



Bit 0 – CS Clock Source

CWG Clock Source Selection Select bits

Value	Description
1	HFINTOSC (remains operating during Sleep)
0	Fosc



25.15.2 CWGxISM

Name:	CWGxISM
Offset:	0x0F37

CWGx Input Selection Register



Bits 2:0 - ISM[2:0] CWG Data Input Source Select bits



ISM	Data Source
111	DSM_out
110	CMP2_out
101	CMP1_out
100	PWM4_out
011	PWM3_out
010	CCP2_out
001	CCP1_out
000	Pin selected by CWGxPPS



25.15.3 CWGxDBR

Name:	CWGxDBR
Offset:	0x0F38

CWG Rising Dead-Band Count Register

Bit	7	6	5	4	3	2	1	0
					DBR	[5:0]		
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			х	х	Х	х	Х	х

Bits 5:0 - DBR[5:0] CWG Rising Edge-Triggered Dead-Band Count bits

All Other Resets = uuuuuu	
Value Description	
n Dead band is active no less than n, and no more than n+1, CWG clock periods after the rising ed	dge
0 0 CWG clock periods. Dead-band generation is bypassed	



25.15.4 CWGxDBF

Name:	CWGxDBF
Offset:	0x0F39

CWG Falling Dead-Band Count Register

Bit	7	6	5	4	3	2	1	0
					DBF	[5:0]		
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			Х	х	Х	х	Х	х

Bits 5:0 - DBF[5:0] CWG Falling Edge-Triggered Dead-Band Count bits

Reset Sta	tes: POR/BOR = xxxxxx
	All Other Resets = uuuuuu
Value	Description
n	Dead band is active no less than n, and no more than n+1, CWG clock periods after the falling edge
0	0 CWG clock periods. Dead-band generation is bypassed



25.15.5 CWGxCON0

Name:	CWGxCON0
Offset:	0x0F3A

CWG Control Register 0

Bit	7	6	5	4	3	2	1	0
	EN	LD					MODE[2:0]	
Access	R/W	R/W/HC		•	•	R/W	R/W	R/W
Reset	0	0				0	0	0

Bit 7 – EN CWG1 Enable bit

Value	Description
1	Module is enabled
0	Module is disabled

Bit 6 – LD CWG1 Load Buffers bit⁽¹⁾

Value	Description
1	Dead-band count buffers to be loaded on CWG data rising edge, following first falling edge after this bit is set
0	Buffers remain unchanged

Bits 2:0 - MODE[2:0] CWG1 Mode bits

Value	Description
111	Reserved
110	Reserved
101	CWG outputs operate in Push-Pull mode
100	CWG outputs operate in Half-Bridge mode
011	CWG outputs operate in Reverse Full-Bridge mode
010	CWG outputs operate in Forward Full-Bridge mode
001	CWG outputs operate in Synchronous Steering mode
000	CWG outputs operate in Asynchronous Steering mode

Note:

1. This bit can only be set after EN = 1; it cannot be set in the same cycle when EN is set.



25.15.6 CWGxCON1

Name:	CWGxCON1
Offset:	0x0F3B

CWG Control Register 1

Bit	7	6	5	4	3	2	1	0
			IN		POLD	POLC	POLB	POLA
Access			RO		R/W	R/W	R/W	R/W
Reset			Х		0	0	0	0

Bit 5 – IN CWG Input Value bit (read-only)

Value	Description
1	CWG input is a logic 1
0	CWG input is a logic 0

Bits 0, 1, 2, 3 – POLy CWG Output 'y' Polarity bit

Value	Description
1	Signal output is inverted polarity
0	Signal output is normal polarity



25.15.7 CWGxAS0

Name:	CWGxAS0
Offset:	0x0F3C

CWG Auto-Shutdown Control Register 0

Bit	7	6	5	4	3	2	1	0
	SHUTDOWN	REN	LSBD	0[1:0]	LSAC	[1:0]		
Access	R/W/HS/HC	R/W	R/W	R/W	R/W	R/W	•	·
Reset	0	0	0	1	0	1		

Bit 7 – SHUTDOWN Auto-Shutdown Event Status bit^(1,2)

Value	Description
1	An Auto-Shutdown state is in effect
0	No auto-shutdown event has occurred

Bit 6 – REN Auto-Restart Enable bit

Value	Description
1	Auto-restart is enabled
0	Auto-restart is disabled

Bits 5:4 – LSBD[1:0] CWGxB and CWGxD Auto-Shutdown State Control bits

Value	Description
11	A logic '1' is placed on CWGxB/D when an auto-shutdown event occurs
10	A logic '0' is placed on CWGxB/D when an auto-shutdown event occurs
01	Pin is tri-stated on CWGxB/D when an auto-shutdown event occurs
00	The Inactive state of the pin, including polarity, is placed on CWGxB/D after the required dead-band interval when an auto-shutdown event occurs

Bits 3:2 - LSAC[1:0] CWGxA and CWGxC Auto-Shutdown State Control bits

Value	Description
11	A logic '1' is placed on CWGxA/C when an auto-shutdown event occurs
10	A logic '0' is placed on CWGxA/C when an auto-shutdown event occurs
01	Pin is tri-stated on CWGxA/C when an auto-shutdown event occurs
00	The Inactive state of the pin, including polarity, is placed on CWGxA/C after the required dead-band interval when an auto-shutdown event occurs

Notes:

- 1. This bit may be written while EN = 0 (CWGxCON0), to place the outputs into the shutdown configuration.
- 2. The outputs will remain in Auto-Shutdown state until the next rising edge of the CWG data input after this bit is cleared.



25.15.8 CWGxAS1

Name:	CWGxAS1
Offset:	0x0F3D

CWG Auto-Shutdown Control Register 1

Bit	7	6	5	4	3	2	1	0
	AS7E	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	ASOE
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 0, 1, 2, 3, 4, 5, 6, 7 – ASyE CWG Auto-Shutdown Source ASyE Enable bit⁽¹⁾

•	Table 25-3.	Shutdown Sources

Source
CMP3_out (low causes shutdown)
CMP2_out (low causes shutdown)
CMP1_out (low causes shutdown)
TMR8_postscaled (high causes shutdown)
TMR6_postscaled (high causes shutdown)
TMR4_postscaled (high causes shutdown)
TMR2_postscaled (high causes shutdown)
Pin selected by CWGxPPS (low causes shutdown)

Value	Description
1	Auto-shutdown for source ASyE is enabled
0	Auto-shutdown for source ASyE is disabled

Notes:

- 1. This bit may be written while EN = 0 (CWGxCON0), to place the outputs into the shutdown configuration.
- 2. The outputs will remain in Auto-Shutdown state until the next rising edge of the CWG data input after this bit is cleared.



25.15.9 CWGxSTR

Name:	CWGxSTR
Offset:	0x0F3E

CWG Steering Control Register⁽¹⁾

Bit	7	6	5	4	3	2	1	0
	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bits 4, 5, 6, 7 – OVRy Steering Data OVR'y' bit

Value	Condition	Description
x	STRy = 1	CWGx'y' output has the CWG data input waveform with polarity control from the POLy bit
1	STRy = 0 and POLy = x	CWGx'y' output is high
0	STRy = 0 and POLy = x	CWGx'y' output is low

Bits 0, 1, 2, 3 – STRy STR'y' Steering Enable bit⁽²⁾

Value	Description
1	CWGx'y' output has the CWG data input waveform with polarity control from the POLy bit
0	CWGx'y' output is assigned to value of the OVRy bit

Notes:

- 1. The bits in this register apply only when MODE = '00x' (see CWGxCON0 and the **"Steering Modes"** section).
- 2. This bit is double-buffered when MODE = '001'.



26. SMT - Signal Measurement Timer

The SMT is a 24-bit counter with advanced clock and gating logic, which can be configured for measuring a variety of digital signal parameters such as pulse width, frequency and duty cycle, and the time difference between edges on two signals.


Features of the SMT include:

- 24-bit timer/counter
- Two 24-bit measurement capture registers
- One 24-bit period match register
- Multi-mode operation, including relative timing measurement
- Interrupt on period match and acquisition complete
- Multiple clock, signal and window sources

Below is the block diagram for the SMT module.

Figure 26-1. Signal Measurement Timer Block Diagram

Rev. 10-000161E 10/12/2016



26.1 SMT Operation

26.1.1 Clock Source Selection

The SMT clock source is selected by configuring the CSEL bits in the SMTxCLK register. The clock source can be prescaled using the PS bits of the SMTxCON0 register. The prescaled clock source is used to clock both the counter and any synchronization logic used by the module. Refer to the table below for possible clock source options.



The polarity of the clock source can be selected using the CPOL bit in the SMTxCON0 register.

26.1.2 Signal and Window Source Selection

The SMT signal and window sources are selected by configuring the SSEL bits in the SMTxSIG register and the WSEL bits in the SMTxWIN register. Refer to the tables below for the possible selections.

The polarity of the signal and window sources can be selected using the SPOL and WPOL bits in the SMTxCON0 register.

26.1.3 Time Base

The SMTxTMR is the 24-bit counter/timer used for measurement in each of the modes of the SMT. It can be reset to 0x000000 by setting the RST bit of the SMTxSTAT register. It can be written to and read by software. It is not guarded for atomic access, therefore reads and writes to the SMTxTMR may be made when the GO = 0.

The counter can be prevented from a rollover using the STP bit in the SMTxCON0 register. When STP = 1, SMTxTMR will remain equal to SMTxPR. When STP = 0, SMTxTMR resets to 0x000000.

26.1.4 Capture Pulse-Width and Period Registers

The SMTxCPW and SMTxCPR registers are used to latch onto the value of the SMTxTMR based on the mode of SMT operation. These registers can also be updated with the current value of the SMTxTMR value by setting the CPWUP and CPRUP bits of the SMTxSTAT register, respectively.

26.1.5 Status Information

The SMT provides input status information for the user without requiring the need to deal with the polarity of the incoming signals.

Go Status: Timer run status is determined by the TS bit of the SMTxSTAT register, and will be delayed in time by synchronizer delays in non-Counter modes.

Signal Status:Signal status is determined by the AS bit of the SMTxSTAT register. This bit is used in all modes except Window Measure, Time of Flight and Capture modes, and is only valid when TS = 1, and will be delayed in time by synchronizer delays in non-Counter modes.

Window Status: Window status is determined by the WS bit of the SMTxSTAT register. This bit is only used in Windowed Measure, Gated Counter and Gated Window Measure modes, and is only valid when TS = 1, and will be delayed in time by synchronizer delays in non-Counter modes.

26.1.6 Modes of Operation

The mode of operation is selected by configuring MODE bits in SMTxCON1 register. The following sections provide descriptions and examples of how the modes can be used. Note that all waveforms assume WPOL/SPOL/CPOL = 0. For all modes, the REPEAT bit controls whether the acquisition is repeated or single. When REPEAT = 0 (Single Acquisition mode), the timer will stop incrementing and the SMTxGO bit will be reset upon the completion of an acquisition. Otherwise, the timer will continue and allow for continued acquisitions to overwrite the previous ones until the timer is stopped in software.

26.1.6.1 Timer Mode


Timer mode is the basic mode of operation where SMTxTMR is used as a 24-bit timer. No data acquisition takes place in this mode. The timer increments as long as the SMTxGO bit has been set by software. No SMT window or SMT signal events affect the SMTxGO bit. Everything is synchronized to the SMT clock source. When the timer experiences a period match (SMTxTMR = SMTxPR), SMTxTMR is reset and the period match interrupt trips. See the figure below.



Figure 26-2. Timer Mode Timing Diagram

Rev. 10-000 174A 12/19/201 3

Rev. 10-000 178A 12/19/201 3



26.1.6.2 Gated Timer Mode

Gated Timer mode uses the signal input (SSEL) to control whether or not the SMTxTMR will increment. Upon a falling edge of the signal, the SMTxCPW register will update to the current value of the SMTxTMR. Example waveforms for both repeated and single acquisitions are provided in figures below.


Figure 26-3. Gated Timer Mode, Repeat Acquisition Timing Diagram

SMTx_signal	
SMTx_signalsync	
SMTx Clock	
SMTxEN	
SMTxGO	
SMTxGO_sync	
-	
SMTxPR	0xFFFFF
L	
SMTxTMR	0 1 2 3 4 5 6 7
	5 7 7
SMTxCPW	
SMTxPWAIF	



Figure 26-4. Gated Timer Mode, Single Acquisition Timing Diagram

Rev. 10-000 175A 12/19/201 3



26.1.6.3 Period and Duty Cycle Measurement Mode

In this mode, either the duty cycle or period (depending on polarity) of the input signal can be acquired relative to the SMT clock. The CPW register is updated on a falling edge of the signal, and the CPR register is updated on a rising edge of the signal, along with the SMTxTMR resetting to 0x000001. In addition, the SMTxGO bit is reset on a rising edge when the SMT is in Single Acquisition mode. See the figures below.

Figure 26-5. Period and Duty Cycle, Repeat Acquisition Mode Timing Diagram







Figure 26-6. Period and Duty Cycle, Single Acquisition Mode Timing Diagram

Rev. 10-000 178A 12/19/201 3



26.1.6.4 High and Low Measurement Mode

This mode measures the high and low pulse time of the signal relative to the SMT clock. It begins incrementing the SMTxTMR on a rising edge on the input signal, then updates the SMTxCPW register with the value and resets the SMTxTMR on a falling edge, starting to increment again. Upon observing another rising edge, it updates the SMTxCPR register with its current value and once again resets the SMTxTMR value and begins incrementing again. See the figures below.





Figure 26-7. High and Low Measurement Mode, Repeat Acquisition Timing Diagram



Figure 26-8. High and Low Measurement Mode, Single Acquisition Timing Diagram

Rev. 10-000 179A 12/19/201 3

> Rev. 10-000 182A 12/19/201 3



26.1.6.5 Windowed Measurement Mode

This mode measures the duration of the window input (WSEL) to the SMT. It begins incrementing the timer on a rising edge of the window input, and updates the SMTxCPR register with the value of the timer and resets the timer on a second rising edge. See the figures below.

Figure 26-9. Windowed Measurement Mode, Repeat Acquisition Timing Diagram







Figure 26-10. Windowed Measurement Mode, Single Acquisition Timing Diagram

Rev. 10-000 181A 12/19/201 3


Rev. 10-000 184A



26.1.6.6 Gated Window Measurement Mode

This mode measures the duty cycle of the signal input over a known input window. It does so by incrementing the timer on each pulse of the clock signal while the signal input is high, updating the SMTxCPR register and resetting the timer on every rising edge of the window input after the first. See the figures below.

Figure 26-11. Gated Windowed Measurement Mode, Repeat Acquisition Timing Diagram








Figure 26-12. Gated Windowed Measurement Mode, Single Acquisition Timing Diagram

26.1.6.7 Time of Flight Measurement Mode

This mode measures the time interval between a rising edge on the window input and a rising edge on the signal input, beginning to increment the timer upon observing a rising edge on the window input, while updating the SMTxCPR register and resetting the timer upon observing a rising edge on the signal input. In the event of two rising edges of the Window signal without a signal rising edge, it will update the SMTxCPW register with the current value of the timer and reset the timer value. See the figures below.

Figure 26-13. Time of Flight Mode, Repeat Acquisition Timing Diagram








Figure 26-14. Time of Flight Mode, Single Acquisition Timing Diagram



26.1.6.8 Capture Mode

This mode captures the timer value based on a rising or falling edge on the window input and triggers an interrupt. This mimics the capture feature of a CCP module. The timer begins incrementing upon the SMTxGO bit being set, and updates the value of the SMTxCPR register on each rising edge of the Window signal, and updates the value of the SMTxCPW register on each falling edge of the Window signal. The timer is not reset by any hardware conditions in this mode and must be reset by software, if desired. See the figures below.

Figure 26-15. Capture Mode, Repeat Acquisition Timing Diagram






Rev. 10-000 188A 12/19/2013

Figure 26-16. Capture Mode, Single Acquisition Timing Diagram

Rev. 10-000 187A 12/19/201 3



26.1.6.9 Counter Mode

This mode increments the timer on each pulse of the signal input. This mode is asynchronous to the SMT clock and uses the signal input as a time source. The SMTxCPW register will be updated with the current SMTxTMR value on the falling edge of the window input. See the figure below.




Figure 26-17. Counter Mode Timing Diagram

26.1.6.10 Gated Counter Mode


This mode counts pulses on the signal input, gated by the window input. It begins incrementing the timer upon seeing a rising edge of the window input and updates the SMTxCPW register upon a falling edge on the window input. See the figures below.





Figure 26-18. Gated Counter Mode, Repeat Acquisition Timing Diagram

Rev. 10-000190A 12/18/2013

Rev. 10-000191A 12/18/2013







26.1.6.11 Windowed Counter Mode

This mode counts pulses on the signal input, within a window dictated by the window input. It begins counting upon seeing a rising edge of the window input, updates the SMTxCPW register on a falling edge of the window input, and updates the SMTxCPR register on each rising edge of the window input after the first. See the figures below.



Figure 26-20. Windowed Counter Mode, Repeat Acquisition Timing Diagram

Rev. 10-000192A 12/18/2013

Rev. 10-000193A





Figure 26-21. Windowed Counter Mode, Single Acquisition Timing Diagram



26.1.7 Interrupts

The SMT has three interrupts:

- Pulse-width acquisition interrupt (SMTxPWAIF): Interrupt triggers when SMTxCPW is updated
- **Period acquisition interrupt (SMTxPRAIF):** Interrupt triggers when SMTxCPR is updated
- **Counter period match interrupt (SMTxIF):** Interrupt triggers when SMTxTMR equals SMTxPR

Each of the above interrupts can be enabled/disabled using the corresponding bits in the PIEx register.

26.1.8 Operation During Sleep

The SMT can operate during Sleep, Idle, and Doze modes; provided that the clock and signal sources continue to function. System clock sources, like F_{OSC} and $F_{OSC}/4$, are disabled in Sleep.



26.2 Register Summary - SMT Control

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0EF7										
		7:0					[7:0]			
0x0EF8	SMT2TMR	15:8				TMR				
		23:16					23:16]			
		7:0					[7:0]			
0x0EFB	SMT2CPR	15:8					15:8]			
		23:16					23:16]			
		7:0					[7:0]			
0x0EFE	SMT2CPW	15:8					[15:8]			
		23:16				CPW[
		7:0					7:0]			
0x0F01	SMT2PR	15:8					5:8]			
		23:16					3:16]			
0x0F04	SMT2CON0	7:0	EN		STP	WPOL	SPOL	CPOL		[1:0]
0x0F05	SMT2CON1	7:0	GO	REPEAT					E[3:0]	
0x0F06	SMT2STAT	7:0	CPRUP	CPWUP		RST		TS	WS	AS
0x0F07	SMT2CLK	7:0							CSEL[2:0]	
0x0F08	SMT2SIG	7:0						SSEL[4:0]		
0x0F09	SMT2WIN	7:0						WSEL[4:0]		
		7:0				TMR	[7:0]			
0x0F0A	SMT1TMR	15:8	TMR[15:8]							
		23:16	TMR[23:16]							
		7:0		CPR[7:0]						
0x0F0D	SMT1CPR	15:8			CPR[15:8]					
		23:16		CPR[23:16]						
		7:0	CPW[7:0]							
0x0F10	SMT1CPW	15:8		CPW[15:8]						
		23:16				CPW[23:16]			
		7:0				PR[7:0]			
0x0F13	SMT1PR	15:8				PR[5:8]			
		23:16				PR[2	3:16]			
0x0F16	SMT1CON0	7:0	EN		STP	WPOL	SPOL	CPOL	PS	[1:0]
0x0F17	SMT1CON1	7:0	GO	REPEAT				MOD	E[3:0]	
0x0F18	SMT1STAT	7:0	CPRUP	CPWUP		RST		TS	WS	AS
0x0F19	SMT1CLK	7:0							CSEL[2:0]	
0x0F1A	SMT1SIG	7:0						SSEL[4:0]		
0x0F1B	SMT1WIN	7:0						WSEL[4:0]		

26.3 Register Definitions: SMT Control



26.3.1 SMTxTMR

Name:	SMTxTMR
Offset:	0xF0A,0xEF8

SMT Timer Register

Bit	23	22	21	20	19	18	17	16		
	TMR[23:16]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8		
				TMR[15:8]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
	7	c	-		2	2		0		
Bit	/	6	5	4	3	2	1	0		
	TMR[7:0]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		

Bits 23:0 - TMR[23:0] SMT timer value

- SMTxTMRU: Accesses the upper byte TMR[23:16]
- SMTxTMRH: Accesses the high byte TMR[15:8]
- SMTxTMRL: Accesses the low byte TMR[7:0]



26.3.2 SMTxCPR

Name:	SMTxCPR
Offset:	0xF0D,0xEFB

SMT Captured Period Register

Bit	23	22	21	20	19	18	17	16		
	CPR[23:16]									
Access	R	R	R	R	R	R	R	R		
Reset	Х	х	х	х	х	х	х	х		
Bit	15	14	13	12	11	10	9	8		
				CPR[15:8]					
Access	R	R	R	R	R	R	R	R		
Reset	Х	х	х	х	х	х	х	х		
Bit	7	6	5	4	3	2	1	0		
				CPR	[7:0]					
Access	R	R	R	R	R	R	R	R		
Reset	Х	х	х	х	х	х	х	х		

Bits 23:0 - CPR[23:0] SMTxTMR value at time of period capture event

- SMTxCPRU: Accesses the upper byte CPR[23:16]
- SMTxCPRH: Accesses the high byte CPR[15:8]
- SMTxCPRL: Accesses the low byte CPR[7:0]



26.3.3 SMTxCPW

Name:	SMTxCPW
Offset:	0xF10,0xEFE

SMT Captured Pulse-Width Register

Bit	23	22	21	20	19	18	17	16
				CPW[23:16]			
Access	R	R	R	R	R	R	R	R
Reset	х	х	х	х	х	х	х	х
Bit _	15	14	13	12	11	10	9	8
				CPW	[15:8]			
Access	R	R	R	R	R	R	R	R
Reset	х	х	х	х	х	х	х	х
Bit	7	6	5	4	3	2	1	0
				CPW	/[7:0]			
Access	R	R	R	R	R	R	R	R
Reset	Х	х	х	х	х	х	х	х

Bits 23:0 – CPW[23:0] SMTxTMR value at time of capture event

- SMTxCPWU: Accesses the upper byte CPW[23:16]
- SMTxCPWH: Accesses the high byte CPW[15:8]
- SMTxCPWL: Accesses the low byte CPW[7:0]



26.3.4 SMTxPR

Name:	SMTxPR
Offset:	0xF13,0xF01

SMT Period Register

Bit	23	22	21	20	19	18	17	16		
	PR[23:16]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	1	1	1	1	1	1	1	1		
Bit	15	14	13	12	11	10	9	8		
				PR[1	5:8]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	1	1	1	1	1	1	1	1		
Bit	7	6	5	4	3	2	1	0		
	PR[7:0]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	1	1	1	1	1	1	1	1		

Bits 23:0 - PR[23:0] The SMTxTMR value at which SMTxTMR resets to zero

- SMTxPRU: Accesses the upper byte PR[23:16]
- SMTxPRH: Accesses the high byte PR[15:8]
- SMTxPRL: Accesses the low byte PR[7:0]



26.3.5 SMTxCON0

Name:	SMTxCON0
Offset:	0xF16,0xF04

SMT Control Register 0

Bit	7	6	5	4	3	2	1	0
	EN		STP	WPOL	SPOL	CPOL	PS[1:0]	
Access	R/W		R/W	R/W	R/W	R/W	R/W	R/W
Reset	0		0	0	0	0	0	0

Bit 7 – EN SMT Enable bit

Value	Description
1	SMT is enabled
0	SMT is disabled; internal states are reset, clock requests are disabled

Bit 5 – STP SMT Counter Halt Enable bit

Value	Condition	Description
1	When SMTxTMR = SMTxPR	Counter remains SMTxPR; period match interrupt occurs when clocked
0	When SMTxTMR = SMTxPR	Counter resets to 0x000000; period match interrupt occurs when clocked

Bit 4 – WPOL SMTxWIN Input Polarity Control bit

Value	Description
1	Window signal is active-low/falling edge enabled
0	Window signal is active-high/rising edge enabled

Bit 3 – SPOL SMTxSIG Input Polarity Control bit

Value	Description
1	SMT Signal is active-low/falling edge enabled
0	SMT Signal is active-high/rising edge enabled

Bit 2 – CPOL SMT Clock Input Polarity Control bit

Value	Description
1	SMTxTMR increments on the falling edge of the selected clock signal
0	SMTxTMR increments on the rising edge of the selected clock signal

Bits 1:0 - PS[1:0] SMT Prescale Select bits

Value	Description
11	Prescaler = 1:8
10	Prescaler = 1:4
01	Prescaler = 1:2
00	Prescaler = 1:1



26.3.6 SMTxCON1

Name:	SMTxCON1
Offset:	0xF17,0xF05

SMT Control Register 1

Bit	7	6	5	4	3	2	1	0
	GO	REPEAT				MOD	E[3:0]	
Access	R/W	R/W		•	R/W	R/W	R/W	R/W
Reset	0	0			0	0	0	0

Bit 7 - GO SMT GO Data Acquisition bit

Value	Description
1	Incrementing, acquiring data is enabled
0	Incrementing, acquiring data is disabled

Bit 6 – REPEAT SMT Repeat Acquisition Enable bit

Value	Description
1	Repeat Data Acquisition mode is enabled
0	Single Acquisition mode is enabled

Bits 3:0 - MODE[3:0] SMT Operation Mode Select bits

Value	Description
1111	Reserved
1110	Reserved
1101	Reserved
1100	Reserved
1011	Reserved
1010	Windowed counter
1001	Gated counter
1000	Counter
0111	Capture
0110	Time of flight
0101	Gated windowed measurement
0100	Windowed measurement
0011	High and low time measurement
0010	Period and duty cycle acquisition
0001	Gated Timer
0000	Timer



26.3.7 SMTxSTAT

Name:	SMTxSTAT
Offset:	0xF18,0xF06

SMT Status Register

Bit	7	6	5	4	3	2	1	0
	CPRUP	CPWUP		RST		TS	WS	AS
Access	R/W/HC	R/W/HC		R/W		RO	RO	RO
Reset	0	0		0		0	0	0

Bit 7 – CPRUP SMT Manual Period Buffer Update bit

Value	Description
1	Request update to the SMTxCPR registers
0	The SMTxCPR registers update is complete

Bit 6 – CPWUP SMT Manual Pulse-Width Buffer Update bit

Value	Description
1	Request update to the SMTxCPW registers
0	The SMTxCPW registers update is complete

Bit 4 – RST SMT Manual Timer Reset bit

Value	Description
1	Request Reset to the SMTxTMR registers
0	The SMTxTMR registers update is complete

Bit 2 – TS SMT GO Value Status bit

Value	Description
1	SMTxTMR is incrementing
0	SMTxTMR is not incrementing

Bit 1 – WS SMT Window Status bit

Value	Description
1	SMT window is open
0	SMT window is closed

Bit 0 – AS SMT Signal Value Status bit

Value	Description
1	SMT acquisition is in progress
0	SMT acquisition is not in progress



26.3.8 SMTxCLK

Name:	SMTxCLK
Offset:	0xF19,0xF07

SMT Clock Selection Register

Bit	7	6	5	4	3	2	1	0
							CSEL[2:0]	
Access				•		R/W	R/W	R/W
Reset						0	0	0

Bits 2:0 - CSEL[2:0] SMT Clock Selection bits

Table 26-1. SMT Clock Source Selection

CSEL[2:0]	Clock Source
111	CLKREF output
110	SOSC
101	MFINTOSC/16 (31.25kHz)
100	MFINTOSC (500kHz)
011	LFINTOSC
010	HFINTOSC
001	Fosc
000	F _{OSC} /4



26.3.9 SMTxSIG

Name:	SMTxSIG
Offset:	0xF1A,0xF08

SMT Signal Selection bits

Bit	7	6	5	4	3	2	1	0
						SSEL[4:0]		
Access			•	R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

Bits 4:0 – SSEL[4:0] SMT Signal Selection bits

SSEL[4:0]	SMT1 Signal Source	SMT2 Signal Source
11111-10111	Reserved	Reserved
10110	ZCDOUT	ZCDOUT
10101	C3OUT	C3OUT
10100	C2OUT	C2OUT
10011	C1OUT	C1OUT
10010	PWM7OUT	PWM7OUT
10001	PWM6OUT	PWM6OUT
10000	CCP5OUT	CCP5OUT
01111	CCP4OUT	CCP4OUT
01110	CCP3OUT	CCP3OUT
01101	CCP2OUT	CCP2OUT
01100	CCP10UT	CCP1OUT
01011	SMT2 overflow	Reserved
01010	Reserved	SMT1 overflow
01001	TMR8 postscaled output	TMR8 postscaled output
01000	TMR7 postscaled output	TMR7 postscaled output
00111	TMR6 postscaled output	TMR6 postscaled output
00110	TMR5 postscaled output	TMR5 postscaled output
00101	TMR4 postscaled output	TMR4 postscaled output
00100	TMR3 postscaled output	TMR3 postscaled output
00011	TMR2 postscaled output	TMR2 postscaled output
00010	TMR1 postscaled output	TMR1 postscaled output
00001	TMR0 postscaled output	TMR0 postscaled output
00000	Pin Selected by SMT1SIGPSS	Pin Selected by SMT2SIGPSS



26.3.10 SMTxWIN

Name:	SMTxWIN
Offset:	0xF1B,0xF09

SMT Window Input Select Register

Bit	7	6	5	4	3	2	1	0
ſ						WSEL[4:0]		
Access				R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

Bits 4:0 - WSEL[4:0] SMT Window Selection bits

Table	26-3.	SMT	Window	Selection
TUDIC	20 3.	21411	*****	Jucction

WSEL[4:0]	SMT1 Window Source	SMT2 Window Source
11111-10110	Reserved	Reserved
10101	ZCDOUT	ZCDOUT
10100	C3OUT	C3OUT
10011	C2OUT	C2OUT
10010	C1OUT	C1OUT
10001	PWM7OUT	PWM7OUT
10000	PWM6OUT	PWM6OUT
01111	CCP5OUT	CCP5OUT
01110	CCP4OUT	CCP4OUT
01101	CCP3OUT	CCP3OUT
01100	CCP2OUT	CCP2OUT
01011	CCP1OUT	CCP1OUT
01010	SMT2 overflow	Reserved
01001	Reserved	SMT1 overflow
01000	TMR8 postscaled output	TMR8 postscaled output
00111	TMR6 postscaled output	TMR6 postscaled output
00110	TMR4 postscaled output	TMR4 postscaled output
00101	TMR2 postscaled output	TMR2 postscaled output
00100	TMR0 postscaled output	TMR0 postscaled output
00011	SOSC	SOSC
00010	MFINTOSC (31kHz)	MFINTOSC (31kHz)
00001	LFINTOSC (31kHz)	LFINTOSC (31kHz)
00000	Pin Selected by SMT1WINPSS	Pin Selected by SMT2WINPSS



27. DSM - Data Signal Modulator Module

The Data Signal Modulator (DSM) is a peripheral that allows the user to mix a data stream, also known as a modulator signal, with a carrier signal to produce a modulated output.

Both the carrier and the modulator signals are supplied to the DSM module either internally, from the output of a peripheral, or externally through an input pin.

The modulated output signal is generated by performing a logical AND operation of both the carrier and modulator signals, and then provided to the MDOUT pin.

The carrier signal is comprised of two distinct and separate signals. A Carrier High (CARH) signal and a Carrier Low (CARL) signal. During the time in which the modulator (MOD) signal is in a Logic High state, the DSM mixes the CARH signal with the modulator signal. When the modulator signal is in a Logic Low state, the DSM mixes the CARL signal with the modulator signal.

Using this method, the DSM can generate the following types of key modulation schemes:

- Frequency-Shift Keying (FSK)
- Phase-Shift Keying (PSK)
- On-Off Keying (OOK)

Additionally, the following features are provided within the DSM module:

- Carrier Synchronization
- Carrier Source Polarity Select
- Programmable Modulator Data
- Modulated Output Polarity Select
- Peripheral Module Disable, which provides the ability to place the DSM module in the lowest power consumption mode

The figure below shows a simplified block diagram of the data signal modulator peripheral.






Figure 27-1. Simplified Block Diagram of the Data Signal Modulator

27.1 DSM Operation

The DSM module can be enabled by setting the EN bit in the MDCON0 register. Clearing the EN bit, disables the output of the module but retain the carrier and source signal selections. The module will resume operation when the EN bit is set again. The output of the DSM module can be rerouted to several pins using the RxyPPS register. When the EN bit is cleared the output pin is held low.

27.2 Modulator Signal Sources

The modulator signal can be supplied from the following sources:

- EUSART
- MSSP
- CCP/PWM



- internal MDBIT
- I/O pin

The sources are selected using the SRCS bits in the MDxSRC register.

27.3 Carrier Signal Sources

The carrier high signal and carrier low signal can be supplied from the following sources:

- CCPs
- PWMs
- Reference clocks
- System clocks
- I/O pin

The carrier high signal is selected by using the CHS bits in the MDxCARH register.

The carrier low signal is selected by using the CLS bits in the MDxCARL register.

27.4 Carrier Synchronization

During the time when the DSM switches between carrier high and carrier low signal sources, the carrier data in the modulated output signal can become truncated. To prevent this, the carrier signal can be synchronized to the modulator signal. When synchronization is enabled, the carrier pulse that is being mixed at the time of the transition is allowed to transition low before the DSM switches over to the next carrier source.

Synchronization is enabled separately for the carrier high and carrier low signal sources. Synchronization for the carrier high signal is enabled by setting the CHSYNC bit. Synchronization for the carrier low signal is enabled by setting the CLSYNC bit.

The figures below show the timing diagrams of using various synchronization methods.

Figure 27-2. On Off Keying (OOK) Synchronization






Figure 27-3. No Synchronization (MDCHSYNC = 0, MDCLSYNC = 0)




Figure 27-4. Carrier High Synchronization (MDCHSYNC = 1, MDCLSYNC = 0)




Figure 27-5. Carrier Low Synchronization (MDCHSYNC = 0, MDCLSYNC = 1)







Figure 27-6. Full Synchronization (MDCHSYNC = 1, MDCLSYNC = 1)



27.5 Carrier Source Polarity Select

The signal provided from any selected input source for the carrier high and carrier low signals can be inverted. Inverting the signal for the carrier high and low source is enabled by setting the CHPOL bit and the CLPOL bit, respectively.

27.6 Programmable Modulator Data

The BIT control bit can be selected as the modulation source. This gives the user the ability to provide software driven modulation.

27.7 Modulated Output Polarity

The modulated output signal provided on the DSM pin can also be inverted. Inverting the modulated output signal is enabled by setting the OPOL bit.

27.8 Operation in Sleep Mode

The DSM can still operate during Sleep, if the carrier and modulator input sources are also still operable during Sleep. Refer to the **"Power-Saving Operation Modes"** section for more details.

Related Links

Peripheral Operation in Power-Saving Modes Power-Saving Operation Modes

27.9 Effects of a Reset

Upon any device Reset, the DSM module is disabled. The user's firmware is responsible for initializing the module before enabling the output. All the registers are reset to their default values.

27.10 Peripheral Module Disable

The DSM module can be completely disabled using the PMD module to achieve maximum power saving. When the DSM1MD bit of PMD7 register is set, the DSM module is completely disabled. This puts the module in its lowest Power Consumption state. When enabled again all the registers of the DSM module default to POR status.

Related Links

Register Definitions: Peripheral Module Disable



27.11 Register Summary - DSM

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0F50										
0x0F51	MDCON0	7:0	EN		OUT	OPOL				BIT
0x0F52	MDCON1	7:0			CHPOL	CHSYNC			CLPOL	CLSYNC
0x0F53	MDSRC	7:0						SRCS[4:0]		
0x0F54	MDCARL	7:0						CLS	[3:0]	
0x0F55	MDCARH	7:0						CHS	[3:0]	


27.12 Register Definitions: Modulation Control



27.12.1 MDCON0

Name:	MDCON0
Offset:	0xF51

Modulation Control Register 0



Bit 7 – EN Modulator Module Enable bit

Value	Description
1	Modulator module is enabled and mixing input signals
0	Modulator module is disabled and has no output

Bit 5 – OUT Modulator Output bit

Displays the current output value of the Modulator module.

Bit 4 – OPOL Modulator Output Polarity Select bit

Value	Description
1	Modulator output signal is inverted; idle high output
0	Modulator output signal is not inverted; idle low output

Bit 0 – BIT Modulation Source Select Input bit

Allows software to manually set modulation source input to module

Notes:

- 1. The modulated output frequency can be greater and asynchronous from the clock that updates this register bit, the bit value may not be valid for higher speed modulator or carrier signals.
- 2. MDBIT must be selected as the modulation source in the MDSRC register for this operation.



27.12.2 MDCON1

Name: MDCON1 Offset: 0xF52

Modulation Control Register 1

Bit	7	6	5	4	3	2	1	0
			CHPOL	CHSYNC			CLPOL	CLSYNC
Access		•	R/W	R/W			R/W	R/W
Reset			0	0			0	0

Bit 5 – CHPOL Modulator High Carrier Polarity Select bit

Value	Description
1	Selected high carrier signal is inverted
0	Selected high carrier signal is not inverted

Bit 4 – CHSYNC Modulator High Carrier Synchronization Enable bit

Value	Description
1	Modulator waits for a falling edge on the high time carrier signal before allowing a switch to the low time carrier
0	Modulator output is not synchronized to the high time carrier signal

Bit 1 – CLPOL Modulator Low Carrier Polarity Select bit

Value	Description
1	Selected low carrier signal is inverted
0	Selected low carrier signal is not inverted

Bit 0 – CLSYNC Modulator Low Carrier Synchronization Enable bit

Value	Description
1	Modulator waits for a falling edge on the low time carrier signal before allowing a switch to the high time carrier
0	Modulator output is not synchronized to the low time carrier signal

Note:

1. Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.



27.12.3 MDSRC

Name:	MDSRC
Offset:	0xF53

Modulation Source Control Register

Bit	7	6	5	4	3	2	1	0
						SRCS[4:0]		
Access		•		R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

Bits 4:0 – SRCS[4:0] Modulator Source Selection bits

Table 27-1. MDSRC Selection MUX Connections

SRCS[4:0]	Connection
11000-11111	Reserved
10111	MSSP2 - SDO
10110	MSSP1 - SDO
10101	EUSART5 TX (TX/CK output)
10100	EUSART5 RX (DT output)
10011	EUSART4 TX (TX/CK output)
10010	EUSART4 RX (DT output)
10001	EUSART3 TX (TX/CK output)
10000	EUSART3 RX (DT output)
01111	EUSART2 TX (TX/CK output)
01110	EUSART2 RX (DT output)
01101	EUSART1 TX (TX/CK output)
01100	EUSART1 RX (DT output)
01011	CMP3 OUT
01010	CMP2 OUT
01001	CMP1 OUT
01000	PWM7 OUT
00111	PWM6 OUT
00110	CCP5 OUT
00101	CCP4 OUT
00100	CCP3 OUT
00011	CCP2 OUT
00010	CCP1 OUT
00001	MDBIT
00000	Pin selected by MDSRCPPS



27.12.4 MDCARL

Name: MDCARL Offset: 0xF54

Modulation Low Carrier Control Register

Bit	7	6	5	4	3	2	1	0
						CLS	[3:0]	
Access					R/W	R/W	R/W	R/W
Reset					0	0	0	0

Bits 3:0 – CLS[3:0] Modulator Carrier Low Input Selection bits

Table 27-2. MDCARL Source Selections

MDCARL			
CLS[3:0]	Connection		
1011-1111	Reserved		
1010	PWM7 OUT		
1001	PWM6 OUT		
1000	CCP5 OUT		
0111	CCP4 OUT		
0110	CCP3 OUT		
0101	CCP2 OUT		
0100	CCP1 OUT		
0011	CLKREF OUT		
0010	HFINTOSC		
0001	FOSC (system clock)		
0000	Pin selected by MDCARLPPS		



27.12.5 MDCARH

Name:	MDCARH
Offset:	0xF55

Modulation High Carrier Control Register



Bits 3:0 - CHS[3:0] Modulator Carrier High Selection bits

Table 27-3. MDCARH Source Selection	۱S
-------------------------------------	----

MDCARH			
CHS[3:0]	Connection		
1011-1111	Reserved		
1010	PWM7 OUT		
1001	PWM6 OUT		
1000	CCP5 OUT		
0111	CCP4 OUT		
0110	CCP3 OUT		
0101	CCP2 OUT		
0100	CCP1 OUT		
0011	CLKREF OUT		
0010	HFINTOSC		
0001	FOSC (system clock)		
0000	Pin selected by MDCARHPPS		



28. MSSP - Host Synchronous Serial Port Module

The Host Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, Shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

The SPI interface can operate in Host or Client mode and supports the following features:

- Selectable Clock Parity
- Client Select Synchronization (Client Mode Only)
- Daisy-Chain Connection of Client Devices

The I²C interface can operate in Host or Client mode and supports the following modes and features:

- Byte NACKing (Client Mode)
- Limited Multi-Host Support
- 7-Bit and 10-Bit Addressing
- Start and Stop Interrupts
- Interrupt Masking
- Clock Stretching
- Bus Collision Detection
- General Call Address Matching
- Address Masking
- Address Hold and Data Hold Modes
- Selectable SDA Hold Times

28.1 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a host/client environment where the host device initiates the communication. A client device is controlled through a Chip Select known as Client Select.

The SPI bus specifies four signal connections:


- Serial Clock (SCK)
- Serial Data Out (SDO)
- Serial Data In (SDI)
- Client Select (SS)

Figure 28-1 shows the block diagram of the MSSP module when operating in SPI mode.



3/31/2017

Figure 28-1. MSSP Block Diagram (SPI Mode)



Note 1: Output selection for Host mode.

2: Input selection for Client and Host modes.

The SPI bus operates with a single host device and one or more client devices. When multiple client devices are used, an independent Client Select connection is required from the host device to each client device.


Figure 28-2 shows a typical connection between a host device and multiple client devices.

The host selects only one client at a time. Most client devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.



Rev. 30-000012A 3/31/2017

Figure 28-2. SPI Host and Multiple Client Connection



28.1.1 SPI Mode Registers

The MSSP module has five registers accessible for SPI mode operation. These are:

- MSSP STATUS register (SSPxSTAT)
- MSSP Control register 1 (SSPxCON1)
- MSSP Control register 3 (SSPxCON3)
- MSSP Data Buffer register (SSPxBUF)
- MSSP Address register (SSPxADD)
- MSSP Shift register (SSPSR) (Not directly accessible)

SSPxCON1 and SSPxSTAT are the control and STATUS registers for SPI mode operation. The SSPxCON1 register is readable and writable. The lower six bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

One of the five SPI Host modes uses the SSPxADD value to determine the Baud Rate Generator clock frequency. More information on the Baud Rate Generator is available in Baud Rate Generator.

SSPSR is the Shift register used for shifting data in and out. SSPxBUF provides indirect access to the SSPSR register. SSPxBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPSR and SSPxBUF together create a buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, SSPxBUF is not buffered. A write to SSPxBUF will write to both SSPxBUF and SSPSR.

28.2 SPI Mode Operation

Transmissions involve two Shift registers, eight bits in size, one in the host and one in the client. With either the host or the client device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.



The following figure shows a typical connection between two processors configured as host and client devices.




Figure 28-3. SPI Host/Client Connection

Data is shifted out of both Shift registers on the programmed clock edge and latched onto the opposite edge of the clock.

The host device transmits information out on its SDO output pin, which is connected to and received by the client's SDI input pin. The client device transmits information out on its SDO output pin, which is connected to and received by the host's SDI input pin.

To begin communication, the host device first sends out the clock signal. Both the host and the client devices need to be configured for the same clock polarity.

The host device starts a transmission by sending out the MSb from its Shift register. The client device reads this bit from that same line and saves it into the LSb position of its Shift register.

During each SPI clock cycle, a full-duplex data transmission occurs. This means that while the host device is sending out the MSb from its Shift register (on its SDO pin) and the client device is reading this bit and saving it as the LSb of its Shift register, the client device is also sending out the MSb from its Shift register (on its SDO pin) and the host device is reading this bit and saving it as the LSb of its Shift register.

After eight bits have been shifted out, the host and the client have exchanged register values.

If there is more data to exchange, the Shift registers are loaded with new data and the process repeats itself.

Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- · Host sends useful data and client sends dummy data
- · Host sends useful data and client sends useful data
- Host sends dummy data and client sends useful data

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the host stops sending the clock signal and it deselects the client.



Every client device connected to the bus that has not been selected through its client select line must disregard the clock and transmission signals and must not transmit out any data of its own.

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1[5:0] and SSPxSTAT[7:6]). These control bits allow the following to be specified:

- Host mode (SCK is the clock output)
- Client mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Host mode only)
- Client Select mode (Client mode only)

To enable the serial port, the SSP Enable (SSPEN) bit must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPxCONx registers and then set the SSPEN bit. The SDI, SDO, SCK and \overline{SS} serial port pins are selected with the PPS controls. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- SDI must have the corresponding TRIS bit set
- SDO must have the corresponding TRIS bit cleared
- SCK (Host mode) must have the corresponding TRIS bit cleared
- SCK (Client mode) must have the corresponding TRIS bit set
- The RxyPPS and SSPxCLKPPS controls must select the same pin
- <u>SS</u> must have the corresponding TRIS bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

The MSSP consists of a Transmit/Receive Shift Register (SSPSR) and a buffer register (SSPxBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPSR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full Detect (BF) bit and the Interrupt Flag (SSPxIF) bit are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the Write Collision Detect (WCOL) bit will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPxBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPxBUF must be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full (BF) bit indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. The MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPxBUF register. Additionally, the SSPxSTAT register indicates the various Status conditions.

28.2.1 SPI Host Mode

The host can initiate the data transfer at any time because it controls the SCK line. The host determines when the client (Processor 2, Figure 28-3) is to broadcast data by the software protocol.



In Host mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDO output can be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. Once the eight bits of data have been received, that byte is moved to the SSPxBUF register and the corresponding interrupt and Status bits are set.

The clock polarity is selected by appropriately programming the CKP and CKE bits. Then, this will give waveforms for SPI communication as shown in Figure 28-4, Figure 28-6, Figure 28-7 and Figure 28-8, where the MSB is transmitted first. In Host mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- F_{OSC}/4 (or T_{CY})
- F_{OSC}/16 (or 4 * T_{CY})
- F_{OSC}/64 (or 16 * T_{CY})
- Timer2 output/2
- F_{OSC}/(4 * (SSPxADD + 1))

Figure 28-4 shows the waveforms for Host mode.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when SSPxBUF is loaded with the received data is shown.

Important: In Host mode, the clock signal output to the SCK pin is also the clock signal input to the peripheral. The pin selected for output with the RxyPPS register must also be selected as the peripheral input with the SSPxCLKPPS register. The pin that is selected using the SSPxCLKPPS register must also be made a digital I/O. This is done by clearing the corresponding ANSEL bit.






Figure 28-4. SPI Mode Waveform (Host Mode)

28.2.2 SPI Client Mode

In Client mode, the data is transmitted and received as external clock pulses appear on SCK. When the last bit is latched, the SSPxIF Interrupt Flag bit is set.

Before enabling the module in SPI Client mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit.

While in Client mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the **"Electrical Specifications"** chapter.

While in Sleep mode, the client can transmit/receive data. The Shift register is clocked from the SCK pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake up from Sleep.

28.2.3 Daisy-Chain Configuration


The SPI bus can sometimes be connected in a daisy-chain configuration. The first client output is connected to the second client input, the second client output is connected to the third client input, and so on. The final client output is connected to the host input. Each client sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock




Rev. 30-000015A 3/31/2017

pulses. The whole chain acts as one large communication Shift register. The daisy-chain feature only requires a single Client Select line from the host device.

The following figure shows the block diagram of a typical daisy-chain connection when operating in SPI mode.





In a daisy-chain configuration, only the most recent byte on the bus is required by the client. Setting the BOEN bit will enable writes to the SSPxBUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

28.2.4 Client Select Synchronization

The Client Select can also be used to synchronize communication. The Client Select line is held high until the host device is ready to communicate. When the Client Select line is pulled low, the client knows that a new transmission is starting.

If the client fails to receive the communication properly, it will be reset at the end of the transmission, when the Client Select line returns to a high state. The client is then ready to receive a new transmission when the Client Select line is pulled low again. If the Client Select line is not used, there is a risk that the client will eventually become out of sync with the host. If the client misses a bit, it will always be one bit off in future transmissions. Use of the Client Select line allows the client and host to align themselves at the beginning of each transmission.

The \overline{SS} pin allows a Synchronous Client mode. The SPI must be in Client mode with \overline{SS} pin control enabled (SSPM = 0100).

When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven.


When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.




Notes:

- 1. When the SPI is in Client mode with \overline{SS} pin control enabled (SSPM = 0100), the SPI module will reset if the \overline{SS} pin is set to V_{DD}.
- 2. When the SPI is used in Client mode with CKE set, the user must enable \overline{SS} pin control.
- 3. While operated in SPI Client mode, the SMP bit must remain clear.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the \overline{SS} pin to a high level or clearing the SSPEN bit.












Figure 28-7. SPI Mode Waveform (Client Mode with CKE = 0)







28.2.5 SPI Operation in Sleep Mode

In SPI Host mode, module clocks may be operating at a different speed than when in Full Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSP clock is much faster than the system clock.

In Client mode, when MSSP interrupts are enabled, after the host completes sending data, an MSSP interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSP interrupts may be disabled.


In SPI Host mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Client mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/ Receive Shift register. When all eight bits have been received, the MSSP interrupt flag bit will be set and, if enabled, will wake the device.

28.3 I²C Mode Overview

The Inter-Integrated Circuit (I²C) bus is a multi-host serial data communication bus. Devices communicate in a host/client environment where the host devices initiate the communication. A client device is controlled through addressing. The following two diagrams show block diagrams of the I²C Host and Client modes, respectively.

Figure 28-9. MSSP Block Diagram (I²C Host Mode)




Note 1: SDA pin selections must be the same for input and output.

2: SCL pin selections must be the same for input and output.



Rev. 30-000020A 4/3/2017

Figure 28-10. MSSP Block Diagram (I²C Client Mode)



Note 1: SDA pin selections must be the same for input and output.

2: SCL pin selections must be the same for input and output.


The I²C bus specifies two signal connections:

- Serial Clock (SCL)
- Serial Data (SDA)

Both the SCL and SDA connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

The following diagram shows a typical connection between two processors configured as host and client devices.

Figure 28-11. I²C Host/Client Connection



The I²C bus can operate with one or more host devices and one or more client devices.

There are four potential modes of operation for a given device:

- Host Transmit mode (host is transmitting data to a client)
- Host Receive mode (host is receiving data from a client)



- Client Transmit mode (client is transmitting data to a host)
- Client Receive mode (client is receiving data from the host)

To begin communication, a host device starts out in Host Transmit mode. The host device sends out a Start bit followed by the address byte of the client it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the host intends to transmit to or receive data from the client device.

If the requested client exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The host then continues in either Transmit mode or Receive mode and the client continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDA line while the SCL line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the host intends to read data from the client, and is sent out as a logical zero when it intends to write data to the client.

The Acknowledge (ACK) bit is an active-low signal, which holds the SDA line low to indicate to the transmitter that the client device has received the transmitted data and is ready to receive more.

The transition of a data bit is always performed while the SCL line is held low. Transitions that occur while the SCL line is held high are used to indicate Start and Stop bits.

If the host intends to write to the client, then it repeatedly sends out a byte of data, with the client responding after each byte with an \overline{ACK} bit. In this example, the host device is in Host Transmit mode and the client is in Client Receive mode.

If the host intends to read from the client, then it repeatedly receives a byte of data from the client, and responds after each byte with an ACK bit. In this example, the host device is in Host Receive mode and the client is in Client Transmit mode.

On the last byte of data communicated, the host device may end the transmission by sending a Stop bit. If the host device is in Receive mode, it sends the Stop bit in place of the last \overline{ACK} bit. A Stop bit is indicated by a low-to-high transition of the SDA line while the SCL line is held high.

In some cases, the host may want to maintain control of the bus and re-initiate another transmission. If so, the host device may send another Start bit in place of the Stop bit or last \overline{ACK} bit when it is in Receive mode.

The I²C bus specifies three message protocols:

- Single message where a host writes data to a client
- Single message where a host reads data from a client
- Combined message where a host initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more clients

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCL line, is called clock stretching. Clock stretching gives client devices a mechanism to control the flow of data. When this detection is used on the SDA line, it is called arbitration. Arbitration ensures that there is only one host device communicating at any single time.

28.3.1 Register Definitions: I²C Mode

The MSSPx module has seven registers accessible for I²C operation.

These registers are:

- MSSP Status register (SSPxSTAT)
- MSSP Control register 1 (SSPxCON1)



- MSSP Control register 2 (SSPxCON2)
- MSSP Control register 3 (SSPxCON3)
- Serial Receive/Transmit Buffer register (SSPxBUF)
- MSSP Address register (SSPxADD)
- I²C Client Address Mask register (SSPxMSK)
- MSSP Shift register (SSPSR) (Not directly accessible)

SSPxCON1, SSPxCON2, SSPxCON3 and SSPxSTAT are the Control and STATUS registers in I²C mode operation. The SSPxCON1, SSPxCON2 and SSPxCON3 registers are readable and writable. The lower six bits of SSPxSTAT are read-only. The upper two bits of SSPxSTAT are read/write. SSPSR is the Shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from. SSPxADD contains the client device address when the MSSP is configured in I²C Client mode. When the MSSP is configured in Host mode, the lower seven bits of SSPxADD act as the Baud Rate Generator reload value.

SSPxMSK holds the client address mask value when the module is configured for 7-Bit Address Masking mode. While it is a separate register, it shares the same SFR address as SSPxADD; it is only accessible when the SSPM[3:0] bits are specifically set to permit access. In receive operations, SSPSR and SSPxBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set. During transmission, SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPsR.

28.4 I²C Mode Operation

All MSSP I²C communication is byte-oriented and shifted out MSb first. Six SFR registers and two interrupt flags interface the module with the PIC[®] microcontroller and user software. Two pins, SDA and SCL, are exercised by the module to communicate with other external I²C devices.

28.4.1 Clock Stretching

When a client device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed client device may hold the SCL clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The host that is communicating with the client will attempt to raise the SCL line to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCL connection is open-drain, the client has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

28.4.2 Arbitration

Each host device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two host devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDA data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels do not match loses arbitration, and must stop transmitting on the SDA line.

For example, if one transmitter holds the SDA line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDA line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDA line. If this transmitter is also a host device, it also must stop driving the SCL line. Then, it can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the



SDA line continues with its original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message.

Client Transmit mode can also be arbitrated, when a host addresses multiple clients, but this is less common.

If two host devices are sending a message to two different client devices at the address stage, the host sending the lower client address always wins arbitration. When two host devices send messages to the same client address, and addresses can sometimes refer to multiple clients, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-host support.

28.4.3 Byte Format

All communication in I²C is done in 9-bit segments. A byte is sent from a host to a client or vice versa, followed by an Acknowledge bit sent back. After the eighth falling edge of the SCL line, the device outputting data on the SDA changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCL, is provided by the host. Data is valid to change while the SCL signal is low, and sampled on the rising edge of the clock. Changes on the SDA line while the SCL line is high define special conditions on the bus, explained below.

28.4.4 Definition of I²C Terminology

There is language and terminology in the description of I²C communication that have definitions specific to I²C. That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Philips I²C specification.

Term	Description
Transmitter	The device that shifts data out onto the bus
Receiver	The device that shifts data in from the bus
Host	The device that initiates a transfer, generates clock signals and terminates a transfer
Client	The device addressed by the host
Multi-host	A bus with more than one device that can initiate data transfers
Arbitration	Procedure to ensure that only one host at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus
Idle	No host is controlling the bus, and both SDA and SCL lines are high
Active	Any time one or more host devices are controlling the bus
Addressed Client	Client device that has received a matching address and is actively being clocked by a host
Matching Address	Address byte that is clocked into a client that matches the value stored in SSPxADD
Write Request	Client receives a matching address with R/\overline{W} bit clear, and is ready to clock in data
Read Request	Host sends an address byte with the R/W bit set, indicating that is ready to clock out data from Client. Any number of data bytes can be transferred until a Restart or Stop.
Clock Stretching	When a device on the bus holds SCL low to stall communication
Bus Collision	Any time the SDA line is sampled low by the module, drives the line and expects a high state

28.4.5 SDA and SCL Pins

Selection of any I²C mode with the SSPEN bit set forces the SCL and SDA pins to be open-drain. These pins may be set by the user to inputs by setting the appropriate TRIS bits.



Notes:

- 1. SDA is tied to output zero when an I^2C mode is enabled.
- 2. Any device pin can be selected for SDA and SCL functions with the PPS peripheral. These functions are bidirectional. The SDA input is selected with the SSPxDATPPS registers. The SCL input is selected with the SSPxCLKPPS registers. Outputs are selected with the RxyPPS registers. It is the user's responsibility to make the selections so that both the input and the output for each function are on the same pin.

28.4.6 SDA Hold Time

The hold time of the SDA pin is selected by the SDAHT bit. Hold time is the time SDA is held valid after the falling edge of SCL. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

28.4.7 Start Condition

The I²C specification defines a Start condition as a transition of SDA from a high to a low state while SCL line is high. A Start condition is always generated by the host and signifies the transition of the bus from an Idle to an Active state. Figure 28-12 shows wave forms for Start and Stop conditions.


A bus collision can occur on a Start condition if the module samples the SDA line low before asserting it low. This does not conform to the I²C Specification that states no bus collision can occur on a Start.

28.4.8 Stop Condition

A Stop condition is a transition of the SDA line from low-to-high state while the SCL line is high.

Important: At least one SCL low time must appear before a Stop is valid, therefore, if the SDA line goes low then high again while the SCL line stays high, only the Start condition is detected.

Figure 28-12. I²C Start and Stop Conditions



28.4.9 Restart Condition


A Restart is valid any time that a Stop is valid. A host can issue a Restart if it intends to hold the bus after terminating the current transfer. A Restart has the same effect on the client that a Start has, resetting all client logic and preparing it to clock in an address. The host may want to address the same or another client. Figure 28-13 shows the wave form for a Restart condition.

In 10-bit Addressing Client mode, a Restart is required for the host to clock data out of the addressed client. Once a client has been fully addressed, matching both high and low address bytes, the host can issue a Restart and the high address byte with the R/W bit set. The client logic will then hold the clock and prepare to clock out data.



After a full match with R/W clear in 10-bit mode, a prior Match flag is set and maintained until a Stop condition, a high address with R/W clear, or high address match fails.

Figure 28-13. I²C Restart Condition



28.4.10 Start/Stop Condition Interrupt Masking

The SCIE and PCIE bits can enable the generation of an interrupt in Client modes that do not typically support this function. These bits will have no effect in Client modes where interrupt on Start and Stop detect are already enabled.

28.4.11 Acknowledge Sequence

The ninth SCL pulse for any transferred byte in I²C is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal; pulling the SDA line low indicates to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an ACK is placed in the ACKSTAT bit in the SSPxCON2 register.

The client software, when the AHEN and DHEN bits in the SSPxCON3 register are set, allows the user to set the ACK value sent back to the transmitter. The ACKDT bit in the SSPxCON2 register is set/cleared to determine the response.

The client hardware will generate an ACK response if both the AHEN and DHEN bits are clear. However, if the BF bit in the SSPxSTAT register or the SSPOV bit in the SSPxCON1 register are set when a byte is received, then the ACK will not be sent by the client.

When the module is addressed, after the eighth falling edge of SCL on the bus, the ACKTIM bit in the SSPxCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when either the AHEN bit or DHEN bit is enabled.

28.5 I²C Client Mode Operation

The MSSP Client mode operates in one of four modes selected by the SSPM bits. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operate the same as the other modes with SSPxIF additionally getting set upon detection of a Start, Restart, or Stop condition.

28.5.1 Client Mode Addresses

The SSPxADD register contains the Client mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPxBUF register and an interrupt is generated. If the value does not match, the module goes Idle and no indication is given to the software that anything happened.



The SSPxMSK register affects the address matching process. See SSP Mask Register for more information.

28.5.1.1 I²C Client 7-Bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

28.5.1.2 I²C Client 10-Bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSbs of the 10-bit address, and are stored in bits 2 and 1 of the SSPxADD register.

After the acknowledge of the high byte, the UA bit is set and SCL is held low until the user updates SSPxADD with the low address. The low address byte is clocked in and all eight bits are compared to the low address value in SSPxADD. Even if there is not an address match, SSPxIF and UA are set, and SCL is held low until SSPxADD is updated to receive a high byte again. When SSPxADD is updated, the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the client is addressed, and clocking in the high address with the R/W bit set. The client hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a client after it has received a complete high and low address byte match.

28.5.2 Client Reception

When the R/W bit of a matching received address byte is clear, the R/W bit is cleared. The received address is loaded into the SSPxBUF register and acknowledged.

When the Overflow condition exists for a received address, then Not Acknowledge (NACK) is given. An Overflow condition is defined as either the BF bit is set, or the SSPOV bit is set. The BOEN bit modifies this operation. For more information, see SSPxCON3.

An MSSP interrupt is generated for each transferred data byte. The SSPxIF flag bit must be cleared by software.

When the SEN bit is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit, except sometimes in 10-bit mode. See 10-Bit Addressing Mode for more details.

28.5.2.1 7-Bit Addressing Reception

This section describes a standard sequence of events for the MSSP module configured as an I²C client in 7-bit Addressing mode. Figure 28-14 and Figure 28-15 are used as a visual reference for this description.

This is a step-by-step process of how to accomplish I²C communication.

- 1. Start bit detected.
- 2. The S bit is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with the R/W bit clear is received.
- 4. The client pulls SDA low sending an \overline{ACK} to the host, and sets the SSPxIF bit.
- 5. Software clears the SSPxIF bit.
- 6. Software reads the received address from SSPxBUF, clearing the BF flag.
- 7. If SEN = 1, client software sets the CKP bit to release the SCL line.
- 8. The host clocks out a data byte.
- 9. Client drives SDA low sending an \overline{ACK} to the host, and sets the SSPxIF bit.



- 10. Software clears SSPxIF.
- 11. Software reads the received byte from SSPxBUF, clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the host.
- 13. Host sends Stop condition, setting the P bit, and the bus goes Idle.

28.5.2.2 7-Bit Reception with AHEN and DHEN

Client device reception with the AHEN and DHEN set operate the same as without these options, with extra interrupts and clock stretching added after the eighth falling edge of SCL. These additional interrupts allow the client software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus[®] that was not present on previous versions of this module.

This list describes the steps that need to be taken by client software to use these options for I²C communication. Figure 28-16 displays a module using both address and data holding. Figure 28-17 includes the operation with the SEN bit of the SSPxCON2 register set.

- 1. The S bit is set; SSPxIF is set if interrupt on Start detect is enabled.
- 2. Matching address with R/W bit clear is clocked in. SSPxIF is set and CKP cleared after the eighth falling edge of SCL.
- 3. Client clears the SSPxIF.
- 4. Client can look at the ACKTIM bit to determine if SSPxIF was after or before the ACK.
- 5. Client reads the address value from SSPxBUF, clearing the BF flag.
- 6. Client sets the ACK value clocked out to the host by setting ACKDT.
- 7. Client releases the clock by setting CKP.
- 8. SSPxIF is set after an ACK, not after a NACK.
- 9. If SEN = 1, the client hardware will stretch the clock after the \overline{ACK} .
- 10. Client clears SSPxIF.


Important: SSPxIF is still set after the ninth falling edge of SCL even if there is no clock stretching and BF has been cleared. SSPxIF is not set only if NACK is sent to the host.


- 11. SSPxIF set and CKP cleared after eighth falling edge of SCL for a received data byte.
- 12. Client looks at the ACKTIM bit to determine the source of the interrupt.
- 13. Client reads the received data from SSPxBUF, clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the client sending an $\overline{ACK} = 1$, or the host sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the client will only know by polling the P bit.





Rev. 30-000024A 4/10/2017






MICROCHIP

Rev. 30-000025A 4/3/2017

MSSP - Host Synchronous Serial Port Module

PIC18(L)F67K40


Figure 28-16. I²C Client, 7-Bit Address, Reception (SEN = 0, AHEN = 1, DHEN = 1)



Rev. 30-000026A 4/3/2017

Figure 28-17. I²C Client, 7-Bit Address, Reception (SEN = 1, AHEN = 1, DHEN = 1)

MICROCHIP



PIC18(L)F67K40 MSSP - Host Synchronous Serial Port Module

Rev. 30-000027A 4/3/2017

DS40001841G - 487

28.5.3 Client Transmission

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/W bit is set. The received address is loaded into the SSPxBUF register, and an \overline{ACK} pulse is sent by the client on the ninth bit.

Following the ACK, client hardware clears the CKP bit and the SCL pin is held low (see Clock Stretching for more details). By stretching the clock, the host will be unable to assert another clock pulse until the client is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register, which also loads the SSPSR register. Then, the SCL pin may be released by setting the CKP bit. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The ACK pulse from the host receiver is latched onto the rising edge of the ninth SCL input pulse. This ACK value is copied to the ACKSTAT bit. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the client, the client goes Idle and waits for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPxBUF register. Again, the SCL pin must be released by setting the CKP bit.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.

28.5.3.1 Client Mode Bus Collision

A client receives a read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit is set, the BCLxIF bit of the PIR3 register is set. Once a bus collision is detected, the client goes Idle and waits to be addressed again. User software can use the BCLxIF bit to handle a client bus collision.

28.5.3.2 7-Bit Transmission

A host device can transmit a read request to a client, and then clock data out of the client. The list below outlines what software for a client will need to do to accomplish a standard transmission. Figure 28-18 can be used as a reference to this list.

- 1. The host sends a Start condition on SDA and SCL.
- 2. The S bit is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with the R/\overline{W} bit set is received by the Client, setting the SSPxIF bit.
- 4. Client hardware generates an ACK and sets SSPxIF.
- 5. The SSPxIF bit is cleared by user.
- 6. Software reads the received address from SSPxBUF, clearing BF.
- 7. R/\overline{W} is set, so CKP was automatically cleared after the \overline{ACK} .
- 8. The client software loads the transmit data into SSPxBUF.
- 9. The CKP bit is set releasing SCL, allowing the host to clock the data out of the client.
- 10. SSPxIF is set after the \overline{ACK} response from the host is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The client software checks the ACKSTAT bit to see if the host wants to clock out more data.

📉 Important:

- 1. If the host ACKs, then the clock will be stretched.
- 2. ACKSTAT is the only bit updated on the rising edge of the ninth SCL clock instead of the falling edge.




- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the host sends a not \overline{ACK} , the clock is not held, but SSPxIF is still set.
- 15. The host sends a Restart condition or a Stop.
- 16. The client is no longer addressed.









MSSP - Host Synchronous Serial Port Module PIC18(L)F67K40

28.5.3.3 7-Bit Transmission with Address Hold Enabled

Setting the AHEN bit enables additional clock stretching and interrupt generation after the eighth falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPxIF interrupt is set.

Figure 28-19 displays a standard waveform of a 7-bit address client transmission with AHEN enabled.

- 1. Bus starts Idle.
- 2. The host sends Start condition; the S bit is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. The host sends matching address with the R/W bit set. After the eighth falling edge of the SCL line, the CKP bit is cleared and SSPxIF interrupt is generated.
- 4. Client software clears SSPxIF.
- 5. Client software reads the ACKTIM, R/W and D/A bits to determine the source of the interrupt.
- 6. The client reads the address value from the SSPxBUF register, clearing the BF bit.
- 7. Client software decides from this information if it wants to ACK or not ACK and sets the ACKDT bit accordingly.
- 8. The client sets the CKP bit, releasing SCL.
- 9. The host clocks in the ACK value from the client.
- 10. Client hardware automatically clears the CKP bit and sets SSPxIF after the ACK if the R/W bit is set.
- 11. Client software clears SSPxIF.
- 12. The client loads the value to transmit to the host into SSPxBUF, setting the BF bit.


Important: SSPxBUF cannot be loaded until after the ACK.

- 13. The client sets the CKP bit, releasing the clock.
- 14. The host clocks out the data from the client and sends an ACK value on the ninth SCL pulse.
- 15. Client hardware copies the ACK value into the ACKSTAT bit.
- 16. Steps 10-15 are repeated for each byte transmitted to the host from the client.
- 17. If the host sends a not ACK, the client releases the bus allowing the host to send a Stop and end the communication.

Important: The host must send a not ACK on the last byte to ensure that the client releases the SCL line to receive a Stop.



Figure 28-19. I²C Client, 7-Bit Address, Transmission (AHEN = 1)



 \bigcirc

Rev. 30-00029A

4/10/201

Stop condition

MSSP - Host Synchronous Serial Port Module PIC18(L)F67K40

28.5.4 Client Mode 10-Bit Address Reception

This section describes a standard sequence of events for the MSSP module configured as an I^2C client in 10-bit Addressing mode.

Figure 28-20 is used as a visual reference for this description.

This is a step-by-step process of how the client software can accomplish I²C communication.

- 1. Bus starts Idle.
- 2. The host sends Start condition; the S bit is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. The host sends matching high address with the R/W bit clear; the UA bit is set.
- 4. The client sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads the received address from SSPxBUF, clearing the BF flag.
- 7. The client loads low address into SSPxADD, releasing SCL.
- 8. The host sends matching low address byte to the client; the UA bit is set.

Important: Updates to the SSPxADD register are not allowed until after the ACK sequence.

9. The client sends ACK and SSPxIF is set.

Important: If the low address does not match, SSPxIF and UA are still set so that the client software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.

- 10. The client clears SSPxIF.
- 11. The client reads the received matching address from SSPxBUF, clearing BF.
- 12. The client loads high address into SSPxADD.
- 13. The host clocks a data byte to the client and clocks out the client's ACK on the ninth SCL pulse; SSPxIF is set.
- 14. If the SEN bit is set, CKP is cleared by hardware and the clock is stretched.
- 15. The client clears SSPxIF.
- 16. The client reads the received byte from SSPxBUF, clearing BF.
- 17. If SEN is set, the client sets CKP to release the SCL.
- 18. Steps 13-17 are repeated for each received byte.
- 19. The host sends Stop to end the transmission.


28.5.5 10-Bit Addressing with Address or Data Hold

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCL line is held low, are the same. Figure 28-21 can be used as a reference of a client in 10-bit addressing with AHEN set.


Figure 28-22 shows a standard waveform for a client transmitter in 10-bit Addressing mode.







Rev. 30-000030A 4/3/2017



Host sends Host sends Stop condition Host sends Restart event not ACK Transmitting Data Byte ACK = 1 Receiving Address R/W = 0Receiving Second Address Byte Receive First Address Byte 0 /A9/A8/ /D7/D6/D5/D4/D3/D2/D1/D0/ 0 /A9/A8 ACK A7/A6/A5/A4/A3/A2/A1/A0 ACK ACK SDA 1 1\ 1 /2_3_4_5_6_7_8_9_ _1_2_3_4_5_6_7_8_9\ /1\/2\/3\/4\/5\/6\/7\/8\/9\ 1 2 3 4 5 6 7 8 9 SCL н, . P Sr SSPxIF Set by hardware Set by hardware Cleared by software BF SSPxBUF loaded Received address is Data to transmit is with received address read from SSPxBUF loaded into SSPxBUF UA High address is loaded UA indicates SSPxADD-After SSPxADD is back into SSPxADD must be updated updated, UA is cleared and SCL is released CKP When R/W = 1; Set by software releases SCL CKP is cleared on ACKSTAT Host sends a not ACK R/W R/\overline{W} is copied from the matching address byte D/Ā Indicates an address has been received

Rev. 30-000032A 4/3/2017

> PIC18(L)F67K40 MSSP - Host Synchronous Serial Port Module

28.5.6 Clock Stretching

Clock stretching occurs when a device on the bus holds the SCL line low, effectively pausing communication. The client may stretch the clock to allow more time to handle data or prepare a response for the host device. A host device is not concerned with stretching, as any time it is active on the bus and not transferring data it is stretching. Any stretching done by a client is invisible to the host software and handled by the hardware that generates SCL.

The CKP bit is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. Setting CKP will release SCL and allow more communication.

28.5.6.1 Normal Clock Stretching

Following an acknowledged read request, the client hardware will hold the SCL line low by clearing the CKP bit. This allows the client time to update SSPxBUF with data to transfer to the host. If the SEN bit is set, the client hardware will always stretch the clock after the ACK sequence. Once the client is ready, CKP is set by software and communication resumes.



- 1. The BF bit has no effect on whether or not the clock will be stretched. This is different than previous versions of the module that would not stretch the clock and clear CKP, if SSPxBUF was read before the ninth falling edge of SCL.
- 2. Previous versions of the module did not stretch the clock for a transmission if SSPxBUF was loaded before the ninth falling edge of SCL. It is now always cleared for read requests.

28.5.6.2 10-Bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCL is stretched without CKP being cleared. SCL is released immediately after a write to SSPxADD.

Important: Previous versions of the module did not stretch the clock if the second address byte did not match.

28.5.6.3 Byte NACKing

When the AHEN bit is set, CKP is cleared by hardware after the eighth falling edge of SCL for a received matching address byte. When the DHEN bit is set, CKP is cleared after the eighth falling edge of SCL for received data.

Stretching after the eighth falling edge of SCL allows the client to look at the received address or data and decide if it wants to ACK the received data.

28.5.7 Clock Synchronization and the CKP Bit

Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I²C host device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the I²C bus have released SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see the figure below).






Figure 28-23. Clock Synchronization Timing

28.5.8 General Call Address Support

The addressing procedure for the I²C bus is such that the first byte after the Start condition usually determines which device will be the client addressed by the host device. The exception is the general call address that can address all devices. When this address is used, all devices might, in theory, respond with an acknowledge.

The general call address is a reserved address in the I²C protocol, defined as address 0x00. When the GCEN bit is set, the client module will automatically \overline{ACK} the reception of this address regardless of the value stored in SSPxADD. After the client clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and client software can read SSPxBUF and respond. The following figure shows a general call reception sequence.




Figure 28-24. Client Mode General Call Address Sequence

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The client will prepare to receive the second byte as data, just as it would in 7-bit mode.



If the AHEN bit is set, just as with any other address reception, the client hardware will stretch the clock after the eighth falling edge of SCL. The client must then set its ACKEN value and release the clock with communication progressing.

28.5.9 SSP Mask Register

An SSP Mask (SSPxMSK) register is available in I²C Client mode as a mask for the value held in the SSPSR register during an address comparison operation. A zero ('0') bit in the SSPxMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSP operation until written with a mask value.

The SSP Mask register is active during:

- 7-bit Address mode: Address compare of A[7:1]
- 10-bit Address mode: Address compare of A[7:0] only. The SSP mask has no effect during the reception of the first (high) byte of the address.

28.6 I²C Host Mode

Host mode is enabled by setting and clearing the appropriate SSPM bits and setting the SSPEN bit. In Host mode, the SDA and SCK pins must be configured as inputs. The MSSP peripheral hardware will override the output driver TRIS controls when necessary to drive the pins low.

Host mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the l²C bus may be taken when the P bit is set, or the bus is Idle.

In Firmware Controlled Host mode, user code conducts all I²C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDA and SCL lines.

The following events will cause the SSP Interrupt Flag (SSPxIF) bit to be set (SSP interrupt, if enabled):

- Start condition detected
- Stop condition detected
- Data transfer byte transmitted/received
- Acknowledge transmitted/received
- Repeated Start generated

Important:

- 1. The MSSP module, when configured in I²C Host mode, does not allow queuing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur.
- 2. Host mode suspends Start/Stop detection when sending the Start/Stop condition by means of the SEN/PEN control bits. The SSPxIF bit is set at the end of the Start/Stop generation when hardware clears the control bit.

28.6.1 I²C Host Mode Operation

The host device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.




In Host Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the client address of the receiving device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Host Receive mode, the first byte transmitted contains the client address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit client address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCL. See Baud Rate Generator for more details.

28.6.2 Clock Arbitration

Clock arbitration occurs when the host, during any receive, transmit or Repeated Start/Stop condition, releases the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device as shown in the following figure.



01h

SCL is sampled high, reload takes place and BRG starts its count

Figure 28-25. Baud Rate Generator Timing with Clock Arbitration

03h

02h

28.6.3 WCOL Status Flag

BRG

Value

BRG Reload

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not Idle.

00h (hold off)

03h

02h

Important: Because queuing of events is not allowed, writing to the lower five bits of SSPxCON2 is disabled until the Start condition is complete.



Rev. 30-000035A

28.6.4 I²C Host Mode Start Condition Timing

To initiate a Start condition (Figure 28-26), the user sets the SEN Start Enable bit. If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (T_{BRG}), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit to be set. Following this, the Baud Rate Generator times out (T_{BRG}), the SDA DD and resumes its count. When the Baud Rate Generator times out (T_{BRG}), the SEN bit will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.



Important:

- If at the beginning of the Start condition the SDA and SCL pins are already sampled low, or if during the Start condition the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag (BCLxIF) is set, the Start condition is aborted and the I²C module is reset into its Idle state.
- 2. The Philips I²C specification states that a bus collision cannot occur on a Start.

Figure 28-26. First Start Bit Timing

Set S bit (SSPxSTAT[3]) Write to SEN bit occurs here At completion of Start bit, SDA = 1. hardware clears SEN bit SCL = 1and sets SSPxIF bit TBRG -Write to SSPxBUF occurs here SDA 1st bit 2nd bit TBRG + SCL S TBRG +

28.6.5 I²C Host Mode Repeated Start Condition Timing

A Repeated Start condition (Figure 28-27) occurs when the RSEN bit is programmed high and the host state machine is no longer active. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (T_{BRG}). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded and begins counting. SDA and SCL must be sampled high for one T_{BRG}. This action is then followed by assertion of the SDA pin (SDA = 0) for one T_{BRG} while SCL is high. SCL is asserted low. Following this, the RSEN bit will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.




Rev. 30-000036A

Rev. 30-000037

- 1. If RSEN is programmed while any other event is in progress, it will not take effect.
- 2. A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another host is attempting to transmit a data '1'.

Figure 28-27. Repeated Start Condition Waveform



28.6.6 I²C Host Mode Transmission

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full (BF) flag bit and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. SCL is held low for one Baud Rate Generator rollover count (T_{BRG}). Data must be valid before SCL is released high. When the SCL pin is released high, it is held that way for T_{BRG} . The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the host releases SDA. This allows the client device being addressed to respond with an \overline{ACK} bit during the ninth bit time if an address match occurred, or if data was received properly. The status of \overline{ACK} is written into the ACKSTAT bit on the rising edge of the ninth clock. If the host receives an Acknowledge, the Acknowledge Status (ACKSTAT) bit is cleared. If not, the bit is set. After the ninth clock, the SSPxIF bit is set and the host clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCL low and SDA unchanged (Figure 28-28).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/ \overline{W} bit are completed. On the falling edge of the eighth clock, the host will release the SDA pin, allowing the client to respond with an Acknowledge. On the falling edge of the ninth clock, the host will sample the SDA pin to see if the address was recognized by a client. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPxCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCL low and allowing SDA to float.



28.6.6.1 BF Status Flag

In Transmit mode, the BF bit is set when the CPU writes to SSPxBUF and is cleared when all eight bits are shifted out.

28.6.6.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

The WCOL bit must be cleared by software before the next transmission.

28.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit is cleared when the client has sent an Acknowledge ($\overline{ACK} = 0$) and is set when the client does not Acknowledge ($\overline{ACK} = 1$). A client sends an Acknowledge when it has recognized its address (including a general call), or when the client has properly received its data.

28.6.6.4 Typical Transmit Sequence:

- 1. The user generates a Start condition by setting the SEN bit.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. The MSSP module will wait the required start time before any other operation takes place.
- 5. The user loads SSPxBUF with the client address to transmit.
- 6. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- 7. The MSSP module shifts in the ACK bit from the client device and writes its value into the ACKSTAT bit.
- 8. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 9. The user loads the SSPxBUF with eight bits of data.
- 10. Data is shifted out the SDA pin until all eight bits are transmitted.
- 11. The MSSP module shifts in the ACK bit from the client device and writes its value into the ACKSTAT bit.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits. Interrupt is generated once the Stop/Restart condition is complete.






Figure 28-28. I²C Host Mode Waveform (Transmission, 7- or 10-Bit Address)

28.6.7 I²C Host Mode Reception

Host mode reception (Figure 28-29) is enabled by programming the RCEN Receive Enable bit.

Important: The MSSP module must be in an Idle state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting. On each rollover, the state of the SCL pin changes (high-to-low/low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, all the following events occur:

- The Receive Enable flag is automatically cleared
- The contents of the SSPSR are loaded into SSPxBUF
- The BF flag bit is set
- The SSPxIF flag bit is set
- The Baud Rate Generator is suspended from counting
- The SCL pin is held low

The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable (ACKEN) bit.

28.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPSR. It is cleared when the SSPxBUF register is read.



28.6.7.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when eight bits are received into the SSPSR while the BF flag bit is already set from a previous reception.


28.6.7.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

28.6.7.4 Typical Receive Sequence:

- 1. The user generates a Start condition by setting the SEN bit.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. The user writes SSPxBUF with the client address to transmit and the R/W bit set.
- 5. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- 6. The MSSP module shifts in the ACK bit from the client device and writes its value into the ACKSTAT bit.
- 7. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 8. The user sets the RCEN bit and the host clocks in a byte from the client.
- 9. After the eighth falling edge of SCL, SSPxIF and BF are set.
- 10. The host clears SSPxIF and reads the received byte from SSPUF which clears BF.
- 11. The host sets the ACK value to be sent to client in the ACKDT bit and initiates the ACK by setting the ACKEN bit.
- 12. Host's ACK is clocked out to the client and SSPxIF is set.
- 13. The user clears SSPxIF.
- 14. Steps 8-13 are repeated for each received byte from the client.
- 15. The host sends a not \overline{ACK} or Stop to end communication.






PIC18(L)F67K40 MSSP - Host Synchronous Serial Port Module

Rev. 30-000039A 4/3/2017

28.6.8 Acknowledge Sequence Timing

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable (ACKEN) bit. When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wants to generate an Acknowledge, then the ACKDT bit must be cleared. If not, the user must set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (T_{BRG}) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for T_{BRG} . The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode.

Figure 28-30. Acknowledge Sequence Waveform



Note: TBRG = one Baud Rate Generator period.

28.6.8.1 Acknowledge Write Collision


If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

28.6.9 Stop Condition Timing

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable PEN bit. At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the host will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one T_{BRG} (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit is set. One T_{BRG} later, the PEN bit is cleared and the SSPxIF bit is set.



Figure 28-31. Stop Condition in Receive or Transmit Mode



Note: TBRG = one Baud Rate Generator period.

28.6.9.1 Write Collision on Stop

If the user writes SSPxBUF when a stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

28.6.10 Sleep Operation

While in Sleep mode, the I²C client module can receive addresses or data and, when an address match or complete byte transfer occurs, it can wake the processor from Sleep (if the MSSP interrupt is enabled).

28.6.11 Effects of a Reset

A Reset disables the MSSP module and terminates the current transfer.

28.6.12 Multi-Host Mode

In Multi-Host mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits cleared. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-host operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCLxIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

28.6.13 Multi-Host Communication, Bus Collision and Bus Arbitration

Multi-Host mode support is achieved by bus arbitration. When the host outputs address/data bits onto the SDA pin, arbitration takes place when the host outputs a '1' on SDA, by letting SDA float high and another host asserts a '0'. When the SCL pin floats high, data may be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin is '0', then a bus collision has taken place. The host will set the Bus Collision Interrupt Flag (BCLxIF) and reset the I²C port to its Idle state (Figure 28-32).



If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted, and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.

The host will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Host mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I²C bus can be taken when the P bit is set, or the bus is Idle and the S and P bits are cleared.




Figure 28-32. Bus Collision Timing for Transmit and Acknowledge

28.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:


- 1. SDA or SCL are sampled low at the beginning of the Start condition (Figure 28-33).
- 2. SCL is sampled low before SDA is asserted low (Figure 28-34).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:


- the Start condition is aborted,
- the BCLxIF flag is set and
- the MSSP module is reset to its Idle state (Figure 28-33).





The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another host is attempting to drive a data '1' during the Start condition.

Figure 28-34. Bus Collision During Start Condition (SCL = 0)





Rev. 30-000045A

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 28-35). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.




Figure 28-35. BRG Reset Due to SDA Arbitration During Start Condition

Important: The reason that bus collision is not a factor during a Start condition is that no two bus hosts can assert a Start condition at the exact same time. Therefore, one host will always assert SDA before the other. This condition does not cause a bus collision because the two hosts must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.

28.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- 1. A low level is sampled on SDA when SCL goes from low level to high level (Case 1).
- 2. SCL goes low before SDA is asserted low, indicating that another host is attempting to transmit a data '1' (Case 2).

When the user releases SDA and the pin is allowed to float high, the BRG is loaded with SSPxADD and counts down to zero. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another host is attempting to transmit a data '0', see Figure 28-36). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two hosts can assert SDA at exactly the same time.







Figure 28-36. Bus Collision During a Repeated Start Condition (Case 1)

If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another host is attempting to transmit a data '1' during the Repeated Start condition, see Figure 28-37.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.





28.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- 1. After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out (Case 1).
- 2. After the SCL pin is deasserted, SCL is sampled low before SDA goes high (Case 2).

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with



SSPxADD and counts down to zero. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another host attempting to drive a data '0' (Figure 28-38). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another host attempting to drive a data '0' (Figure 28-39).





Figure 28-38. Bus Collision During a Stop Condition (Case 1)





28.7 Baud Rate Generator

The MSSP module has a Baud Rate Generator available for clock generation in both I²C and SPI Host modes. The Baud Rate Generator (BRG) reload value is placed in the SSPxADD register. When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal Reload signal, shown in Figure 28-40, triggers the value from SSPxADD to be loaded into the BRG counter. This occurs twice for each oscillation of the module clock line. The logic dictating when the reload signal is asserted depends on the mode in which the MSSP is being operated.

Table 28-1 illustrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD.




Rev. 30-000050A 4/3/2017

Example 28-1. MSSP Baud Rate Generator Frequency Equation F_{OSC}

 $F_{CLOCK} = \frac{F_{OSC}}{4 \times (SSPxADD + 1)}$

Figure 28-40. Baud Rate Generator Block Diagram



Important: Values of 0×00 , 0×01 and 0×02 are not valid for SSPxADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

Table 28-1. MSSP Clock Rate w/BRG

Fosc	F _{CY}	BRG Value	F _{CLOCK} (Two Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

Note: Refer to the **"I/O Ports"** section in the **"Electrical Specifications"** chapter, Internal Oscillator Parameters, to ensure the system is designed to support all requirements.



28.8 Register Summary - MSSP Control

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0ED4										
0x0ED5	SSP2BUF	7:0				BUF	[7:0]			
0x0ED6	SSP2ADD	7:0				ADD	D[7:0]			
0x0ED7	SSP2MSK	7:0				MSK[6:0]				MSK0
0x0ED8	SSP2STAT	7:0	SMP	CKE	D/Ā	Р	S	R/W	UA	BF
0x0ED9	SSP2CON1	7:0	WCOL	SSPOV	SSPEN	CKP		SSPN	1[3:0]	
0x0EDA	SSP2CON2	7:0	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
0x0EDB	SSP2CON3	7:0	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
0x0EDC										
	Reserved									
0x0F90										
0x0F91	SSP1BUF	7:0				BUF	[7:0]			
0x0F92	SSP1ADD	7:0				ADD	D[7:0]			
0x0F93	SSP1MSK	7:0		MSK[6:0]				MSK0		
0x0F94	SSP1STAT	7:0	SMP	CKE	D/Ā	Р	S	R/W	UA	BF
0x0F95	SSP1CON1	7:0	WCOL	WCOL SSPOV SSPEN CKP SSPM[3:0]				1[3:0]		
0x0F96	SSP1CON2	7:0	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
0x0F97	SSP1CON3	7:0	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN

28.9 Register Definitions: MSSP Control



28.9.1 SSPxBUF

Name:	SSPxBUF
Offset:	0xF91,0xED5

MSSP Data Buffer Register

Bit	7	6	5	4	3	2	1	0
				BUF	[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	Х	х	х	х	х	х	х	х

Bits 7:0 - BUF[7:0] MSSP Input and Output Data Buffer bits



28.9.2 SSPxADD

Name:	SSPxADD
Offset:	0xF92,0xED6

MSSP Baud Rate Divider and Address Register

Bit	7	6	5	4	3	2	1	0
				ADD	[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 – ADD[7:0]

- SPI and I²C Host: Baud rate divider
- I²C Client: Address bits

Value	Mode	Description
11111111 - 00000011	SPI and I ² C Host	Baud rate divider. SCK/SCL pin clock period = $((n + 1) * 4)/F_{OSC}$. Values less than 3 are not valid.
xxxxx11x - xxxxx00x	I ² C 10-bit Client MS Address	Bits 7-3 and Bit 0 are not used and are "don't care". Bits 2:1 are bits 9:8 of the 10-bit Client Most Significant Address
1111111 - 00000000	l ² C 10-bit Client LS Address	Bits 7:0 of 10-bit Client Least Significant Address
1111111x - 0000000x	l ² C 7-bit Client	Bit 0 is not used and is "don't care". Bits 7:1 are the 7-bit Client Address



28.9.3 SSPxMSK

Name:	SSPxMSK
Offset:	0xF93,0xED7

MSSP Address Mask Register

Bit	7	6	5	4	3	2	1	0
				MSK[6:0]				MSK0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

Bits 7:1 - MSK[6:0] Mask bits

Value	Mode	Description
1	I ² C Client	The received address bit n is compared to SSPxADD bit n to detect I ² C address match
0	I ² C Client	The received address bit n is not used to detect I ² C address match

Bit 0 – MSK0

Mask bit for I²C 10-bit Client mode

Value	Mode	Description
1	I ² C 10-bit Client	The received address bit 0 is compared to SSPxADD bit 0 to detect I ² C address match
0	I ² C 10-bit Client	The received address bit 0 is not used to detect I ² C address match
х	SPI or I ² C 7-bit	Don't care



28.9.4 SSPxSTAT

Name:	SSPxSTAT
Offset:	0xF94,0xED8

MSSP Status Register

Bit	7	6	5	4	3	2	1	0
	SMP	CKE	D/Ā	Р	S	R/W	UA	BF
Access	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0

Bit 7 – SMP Slew Rate Control bit

Value	Mode	Description
1	SPI Host	Input data is sampled at the end of data output time
0	SPI Host	Input data is sampled at the middle of data output time
0	SPI Client	Keep this bit cleared in SPI Client mode
1	I ² C	Slew rate control is disabled for Standard Speed mode (100 kHz and 1 MHz)
0	I ² C	Slew rate control is enabled for High Speed mode (400 kHz)

Bit 6 – CKE

SPI: Clock select bit⁽⁴⁾ I²C: SMBus Select bit

Value	Mode	Description
1	SPI	Transmit occurs on the transition from active to Idle Clock state
0	SPI	Transmit occurs on the transition from Idle to Active Clock state
1	I ² C	Enables SMBus-specific inputs
0	I ² C	Disables SMBus-specific inputs

Bit 5 – D/Ā

Data/Address bit

Value	Mode	Description
х	SPI or I ² C Host	Reserved
1	I ² C Client	Indicates that the last byte received or transmitted was data
0	I ² C Client	Indicates that the last byte received or transmitted was address

Bit 4 – P

Stop bit⁽¹⁾

Value	Mode	Description
х	SPI	Reserved
1	I ² C	Stop bit was detected last
0	I ² C	Stop bit was not detected last

Bit 3 – S

Start bit⁽¹⁾

Value	Mode	Description
х	SPI	Reserved
1	I ² C	Start bit was detected last
0	l ² C	Start bit was not detected last

Bit 2 – R/W

Read/Write Information bit^(2,3)



Value	Mode	Description
х	SPI	Reserved
1	I ² C Client	Read
0	I ² C Client	Write
1	I ² C Host	Transmit is in progress
0	I ² C Host	Transmit is not in progress

Bit 1 – UA Update Address bit (10-Bit Client mode only)

Value	Mode	Description
x	All other modes	Reserved
1	I ² C 10-bit Client	Indicates that the user needs to update the address in the SSPxADD register
0	I ² C 10-bit Client	Address does not need to be updated

Bit 0 – BF

Buffer Full Status bit⁽⁵⁾

Value	Mode	Description
1	I ² C Transmit	Character written to SSPxBUF has not been sent
0	I ² C Transmit	SSPxBUF is ready for next character
1	SPI and I ² C Receive	Received character in SSPxBUF has not been read
0	SPI and I ² C Receive	Received character in SSPxBUF has been read

Notes:

- 1. This bit is cleared on Reset and when SSPEN is cleared.
- 2. In I²C Client mode, this bit holds the R/\overline{W} bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit or not \overline{ACK} bit.
- 3. ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Active mode.
- 4. Polarity of Clock state is set by the CKP bit.
- 5. I^2C receive status does not include \overline{ACK} and Stop bits.



28.9.5 SSPxCON1

Name:	SSPxCON1
Offset:	0xF95,0xED9

MSSP Control Register 1

Bit	7	6	5	4	3	2	1	0
	WCOL	SSPOV	SSPEN	CKP		SSPN	1[3:0]	
Access	R/W/HS	R/W/HS	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – WCOL

Write Collision Detect bit

Value	Mode	Description
1	SPI	A write to the SSPxBUF register was attempted while the previous byte was still transmitting (must be cleared by software)
1	I ² C Host Transmit	A write to SSPxBUF was attempted while the I ² C conditions were not valid for a transmission to be started (must be cleared by software)
1	I ² C Client Transmit	The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software)
0	SPI or l ² C Host or Client Transmit	No collision
х	Host or Client Receive	Don't care

Bit 6 – SSPOV

Receive Overflow Indicator bit⁽¹⁾

Value	Mode	Description
1	SPI Client	A byte is received while the SSPxBUF register is still holding the previous byte. The user must read SSPxBUF, even if only transmitting data, to avoid setting overflow. (must be cleared in software)
1	I ² C Receive	A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared in software)
0	SPI Client or I ² C Receive	No overflow
х	SPI Host or I ² C Host Transmit	Don't care

Bit 5 – SSPEN

Host Synchronous Serial Port Enable bit.⁽²⁾

Value	Mode	e Description
1	SPI	Enables the serial port. The SCKx, SDOx, SDIx, and SSx pin selections must be made with the PPS controls. Each signal must be configured with the corresponding TRIS control to the direction appropriate for the mode selected.
1	I ² C	Enables the serial port. The SDAx and SCLx pin selections must be made with the PPS controls. Since both signals are bidirectional, the PPS input pin and PPS output pin selections must be made that specify the same pin. Both pins must be configured as inputs with the corresponding TRIS controls.
0	All	Disables serial port and configures these pins as I/O PORT pins

Bit 4 – CKP

SCK Release Control bit

Value	Mode	Description
1	SPI	Idle state for the clock is a high level
0	SPI	Idle state for the clock is a low level
1	I ² C Client	Releases clock
0	I ² C Client	Holds clock low (clock stretch), used to ensure data setup time



Value	Mode	Description	
x	I ² C Host	Unused in this mode	

Bits 3:0 – SSPM[3:0]

Host Synchronous Serial Port Mode Select bits⁽⁴⁾

Value	Description
1111	I ² C Client mode: 10-bit address with Start and Stop bit interrupts enabled
1110	I ² C Client mode: 7-bit address with Start and Stop bit interrupts enabled
1101	Reserved - do not use
1100	Reserved - do not use
1011	I ² C Firmware Controlled Host mode (client Idle)
1010	SPI Host mode: Clock = $F_{OSC}/(4 * (SSPxADD + 1))$. SSPxADD must be greater than 0. ⁽³⁾
1001	Reserved - do not use
1000	l ² C Host mode: Clock = F _{OSC} /(4 * (SSPxADD + 1))
0111	l ² C Client mode: 10-bit address
0110	I ² C Client mode: 7-bit address
0101	SPI Client mode: Clock = SCKx pin. \overline{SSx} pin control is disabled
0100	SPI Client mode: Clock = SCKx pin. \overline{SSx} pin control is enabled
0011	SPI Host mode: Clock = TMR2 output/2
0010	SPI Host mode: Clock = F _{OSC} /64
0001	SPI Host mode: Clock = F _{OSC} /16
0000	SPI Host mode: Clock = F _{OSC} /4

Notes:

- 1. In Host mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPxBUF register.
- 2. When enabled, these pins must be properly configured as inputs or outputs.
- 3. SSPxADD = 0 is not supported.
- 4. Bit combinations not specifically listed here are either reserved or implemented in I²C mode only.



28.9.6 SSPxCON2

Name:	SSPxCON2
Offset:	0xF96,0xEDA

Control Register for I²C Operation Only

MSSP Control Register 2

Bit	7	6	5	4	3	2	1	0
	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
Access	R/W	R/W/HC	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – GCEN

General Call Enable bit (Client mode only)

Value	Mode	Description
х	Host mode	Don't care
1	Client mode	General call is enabled
0	Client mode	General call is not enabled

Bit 6 – ACKSTAT Acknowledge Status bit (Host Transmit mode only)

Value	Description
1	Acknowledge was not received from client
0	Acknowledge was received from client

Bit 5 – ACKDT

Acknowledge Data bit (Host Receive mode only)⁽¹⁾

Value	Description
1	Not Acknowledge
0	Acknowledge

Bit 4 – ACKEN

Acknowledge Sequence Enable bit⁽²⁾

Value	Description
1	Initiates Acknowledge sequence on SDAx and SCLx pins, and transmits ACKDT data bit; automatically cleared by hardware
0	Acknowledge sequence is Idle

Bit 3 – RCEN

Receive Enable bit (Host Receive mode only)⁽²⁾

Value	Description
1	Enables Receive mode for I ² C
0	Receive is Idle

Bit 2 – PEN

Stop Condition Enable bit (Host mode only)⁽²⁾

Value	Description
1	Initiates Stop condition on SDAx and SCLx pins; automatically cleared by hardware
0	Stop condition is Idle

Bit 1 – RSEN

Repeated Start Condition Enable bit (Host mode only)⁽²⁾



Value	Description
1	Initiates Repeated Start condition on SDAx and SCLx pins; automatically cleared by hardware
0	Repeated Start condition is Idle

Bit 0 – SEN

Start Condition Enable bit (Host mode only)⁽²⁾

Value	Description
1	Initiates Start condition on SDAx and SCLx pins; automatically cleared by hardware
0	Start condition is Idle

Notes:

- 1. The value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.
- 2. If the I²C module is active, these bits may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).



28.9.7 SSPxCON3

Name:	SSPxCON3
Offset:	0xF97,0xEDB

MSSP Control Register 3

Bit	7	6	5	4	3	2	1	0
	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
Access	R/HS/HC	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – ACKTIM Acknowledge Time Status bit

Unused in Host mode.

Value	Mode	Description
х	SPI or I ² C Host	This bit is not used
1	I ² C Client and AHEN = 1 or DHEN = 1	Eighth falling edge of SCL has occurred and the $\overline{\text{ACK}}$ /NACK state is Active
0	I ² C Client	$\overline{\text{ACK}}/\text{NACK}$ state is not Active. Transitions low on ninth rising edge of SCL.

Bit 6 – PCIE

Stop Condition Interrupt Enable bit⁽¹⁾

Value	Mode	Description
x	SPI or SSPM = 1111 or 0111	Don't care
1	SSPM ≠ 1111 and SSPM ≠ 0111	Enable interrupt on detection of Stop condition
0	SSPM ≠ 1111 and SSPM ≠ 0111	Stop detection interrupts are disabled

Bit 5 – SCIE Start Condition Interrupt Enable bit

Value	Mode	Description
х	SPI or SSPM = 1111 or 0111	Don't care
1	SSPM ≠ 1111 and SSPM ≠ 0111	Enable interrupt on detection of Start condition
0	SSPM ≠ 1111 and SSPM ≠ 0111	Start detection interrupts are disabled

Bit 4 – BOEN

Buffer Overwrite Enable bit⁽²⁾

Value	Mode Description		
1	SPI	SSPxBUF is updated every time a new data byte is available, ignoring the BF bit	
0	SPI	If a new byte is receive with BF set, then SSPOV is set and SSPxBUF is not updated	
1	l ² C	SSPxBUF is updated every time a new data byte is available, ignoring the SSPOV effect on updating the buffer	
0	I ² C	SSPxBUF is only updated when SSPOV is clear	

Bit 3 - SDAHT SDA Hold Time Selection bit

Value	Mode	Description	
х	SPI	Not used in SPI mode	
1	I ² C	Minimum of 300 ns hold time on SDA after the falling edge of SCL	
0	l ² C	Minimum of 100 ns hold time on SDA after the falling edge of SCL	

Bit 2 – SBCDE Client Mode Bus Collision Detect Enable bit

Unused in Host mode.

Value	Mode	Description
х	SPI or I ² C Host	Don't care
1	I ² C Client	Collision detection is enabled



Value	Mode	Description
0	l ² C Client	Collision detection is not enabled

Bit 1 – AHEN Address Hold Enable bit

Value	Mode	Description
х	SPI or I ² C Host	Don't care
1	I ² C Client	Address hold is enabled. As a result, CKP is cleared after the eighth falling SCL edge of an address byte reception. Software must set the CKP bit to resume operation.
0	l ² C Client	Address hold is not enabled

Bit 0 – DHEN Data Hold Enable bit

Value	Mode	Description
x	SPI or I ² C Host	Don't care
1	I ² C Client	Data hold is enabled. As a result, CKP is cleared after the eighth falling SCL edge of a data byte reception. Software must set the CKP bit to resume operation.
0	I ² C Client	Data hold is not enabled

Notes:

- 1. This bit has no effect in Client modes where Start and Stop condition detection is explicitly listed as enabled.
- 2. For daisy-chained SPI operation; allows the user to ignore all but the last received byte. SSPOV is still set when a new byte is received and BF = 1, but hardware continues to write the most recent byte to SSPxBUF.



29. EUSART - Enhanced Universal Synchronous Asynchronous Receiver Transmitter

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, Shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a host synchronous device.

The EUSART module includes the following capabilities:

- Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- Programmable 8-bit or 9-bit character length
- Address detection in 9-bit mode
- Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous host
- Half-duplex synchronous client
- Programmable clock polarity in Synchronous modes
- Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 29-1 and Figure 29-2.

The operation of the EUSART module consists of six registers:


- Transmit Status and Control (TXxSTA)
- Receive Status and Control (RCxSTA)
- Baud Rate Control (BAUDxCON)
- Baud Rate Value (SPxBRG)
- Receive Data Register (RCxREG)
- Transmit Data Register (TXxREG)

The RXx/DTx and TXx/CKx input pins are selected with the RXxPPS and TXxPPS registers, respectively. TXx, CKx, and DTx output pins are selected with each pin's RxyPPS register. Since the RX input is coupled with the DT output in Synchronous mode, it is the user's responsibility to select the same pin for both of these functions when operating in Synchronous mode. The EUSART control logic will control the data direction drivers automatically.



Figure 29-1. EUSART Transmit Block Diagram

Rev. 10-000 113C 2/15/201 7



Notes: 1. In Synchronous mode, the DT output and RX input PPS selections may enable the same pin.

2. In Host Synchronous mode, the TX output and CK input PPS selections may enable the same pin.






Figure 29-2. EUSART Receive Block Diagram

29.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a V_{OH} Mark state which represents a '1' data bit, and a V_{OL} Space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the Mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 29-2 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

29.1.1 EUSART Asynchronous Transmitter

Figure 29-1 is a simplified representation of the transmitter. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXxREG register.

29.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

• The TXEN bit in the TXxSTA register is set to '1' to enable the transmitter circuitry of the EUSART



- The SYNC bit in the TXxSTA register is set to '0' to configure the EUSART for asynchronous operation
- The SPEN bit in the RCxSTA register is set to '1' to enable the EUSART interface and to enable automatically the output drivers for RxyPPS selected as the TXx/CKx output

All other EUSART control bits are assumed to be in their default state.

If the TXx/CKx pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Important: The TXxIF Transmitter Interrupt flag in the PIR3 register is set when the TXEN enable bit in the PIE3 register is set and the Transmit Shift Register (TSR) is Idle.

29.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXxREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXxREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXxREG until the Stop bit of the previous character has been transmitted. The pending character in the TXxREG is then transferred to the TSR in one T_{CY} immediately following the Stop bit transmission. The transmission of the Start bit, data bits and Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXxREG.

29.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the SCKP bit of the BAUDxCON register. The default state of this bit is '0' which selects high true transmit idle and data bits. Setting the SCKP bit to '1' will invert the transmit data resulting in low true idle and data bits. The SCKP bit controls transmit data polarity in Asynchronous mode only. In Synchronous mode, the SCKP bit has a different function. See the Clock Polarity section for more details.

29.1.1.4 Transmit Interrupt Flag

The TXxIF interrupt flag bit of the PIR3 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXxREG. In other words, the TXxIF bit is only cleared when the TSR is busy with a character and a new character has been queued for transmission in the TXxREG. The TXxIF flag bit is not cleared immediately upon writing TXxREG. TXxIF becomes valid in the second instruction cycle following the write execution. Polling TXxIF immediately following the TXxREG write will return invalid results. The TXxIF bit is read-only, it cannot be set or cleared by software.

The TXxIF interrupt can be enabled by setting the TXxIE interrupt enable bit of the PIE3 register. However, the TXxIF flag bit will be set whenever the TXxREG is empty, regardless of the state of TXxIE enable bit.

To use interrupts when transmitting data, set the TXxIE bit only when there is more data to send. Clear the TXxIE interrupt enable bit upon writing the last character of the transmission to the TXxREG.

29.1.1.5 TSR Status

The TRMT bit of the TXxSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXxREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user needs to poll this bit to determine the TSR status.





Important: The TSR register is not mapped in data memory, so it is not available to the user.

29.1.1.6 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXxSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXxSTA register is the ninth, and Most Significant data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXxREG. All nine bits of data will be transferred to the Transmit Shift Register (TSR) immediately after TXxREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See Address Detection for more information on the Address mode.

29.1.1.7 Asynchronous Transmission Setup

- 1. Initialize the SPxBRGH, SPxBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see EUSART Baud Rate Generator (BRG)).
- 2. Select the transmit output pin by writing the appropriate value to the RxyPPS register.
- 3. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 4. If 9-bit transmission is desired, set the TX9 control bit in the TXxSTA register. That will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 5. Set the SCKP bit if inverted transmit is desired.
- 6. Enable the transmission by setting the TXEN control bit. This will cause the TXxIF interrupt bit to be set.
- 7. If interrupts are desired, set the TXxIE interrupt enable bit of the PIE3 register.
- 8. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 9. If 9-bit transmission is selected, the ninth bit may be loaded into the TX9D data bit.
- 10. Load 8-bit data into the TXxREG register. This will start the transmission.

Figure 29-3. Asynchronous Transmission







Figure 29-4. Asynchronous Transmission (Back-to-Back)



29.1.2 EUSART Asynchronous Receiver

The Asynchronous mode is typically used in RS-232 systems. A simplified representation of the receiver is shown in the Figure 29-2. The data is received on the RXx/DTx pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all eight or nine bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCxREG register.

29.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN bit in the RCxSTA register is set to '1' to enables the receiver circuitry of the EUSART
- SYNC bit in the TXxSTA register is set to '0' to configure the EUSART for asynchronous operation
- SPEN bit in the RCxSTA register is set to '1' to enable the EUSART interface

All other EUSART control bits are assumed to be in their default state.

The user must set the RXxPPS register to select the RXx/DTx I/O pin and set the corresponding TRIS bit to configure the pin as an input.

Important: If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

29.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero, then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds, then the data recovery circuit and the center of the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position, then a



framing error is set for this character, otherwise the framing error is cleared for this character. See Receive Framing Error for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO, and the RCxIF interrupt flag bit of the PIR3 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCxREG register.

Important: If the receive FIFO is overrun, no additional characters will be received until the Overrun condition is cleared. See Receive Overrun Error for more information.

29.1.2.3 Receive Interrupts

The RCxIF interrupt flag bit of the PIR3 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCxIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCxIF interrupts are enabled by setting all of the following bits:

- RCxIE, Interrupt Enable bit of the PIE3 register
- PEIE, Peripheral Interrupt Enable bit of the INTCON register
- GIE, Global Interrupt Enable bit of the INTCON register

The RCxIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

29.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCxSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCxREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCxSTA register which resets the EUSART. Clearing the CREN bit of the RCxSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Important: If all receive characters in the receive FIFO have framing errors, repeated reads of the RCxREG will not clear the FERR bit.

29.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCxSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCxSTA register or by resetting the EUSART by clearing the SPEN bit of the RCxSTA register.

29.1.2.6 Receiving 9-Bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCxSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCxSTA



register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCxREG.

29.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCxSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCxIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

29.1.2.8 Asynchronous Reception Setup

- 1. Initialize the SPxBRGH:SPxBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see EUSART Baud Rate Generator (BRG)).
- 2. Set the RXxPPS register to select the RXx/DTx input pin.
- 3. Clear the ANSEL bit for the RXx pin (if applicable).
- 4. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 5. If interrupts are desired, set the RCxIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set the RX9 bit.
- 7. Enable reception by setting the CREN bit.
- 8. The RCxIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCxIE interrupt enable bit was also set.
- 9. Read the RCxSTA register to get the Error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 10. Get the received eight Least Significant data bits from the receive buffer by reading the RCxREG register.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

29.1.2.9 9-Bit Address Detection Mode Setup

This mode is typically used in RS-485 systems. To set up an asynchronous reception with address detect enable, follow these steps:

- 1. Initialize the SPxBRGH:SPxBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see EUSART Baud Rate Generator (BRG)).
- 2. Set the RXxPPS register to select the RXx input pin.
- 3. Clear the ANSEL bit for the RXx pin (if applicable).
- 4. Enable the serial port by setting the SPEN bit. The SYNC bit must be cleared for asynchronous operation.
- 5. If interrupts are desired, set the RCxIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 6. Enable 9-bit reception by setting the RX9 bit.



- 7. Enable address detection by setting the ADDEN bit.
- 8. Enable reception by setting the CREN bit.
- 9. The RCxIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCxIE Interrupt Enable bit is also set.
- 10. Read the RCxSTA register to get the Error flags. The ninth data bit will always be set.
- 11. Get the received eight Least Significant data bits from the receive buffer by reading the RCxREG register. Software determines if this is the device's address.
- 12. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 13. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.




Figure 29-5. Asynchronous Reception

Note: This timing diagram shows three bytes appearing on the RXx input. The OERR flag is set because the RCxREG is not read before the third word is received.

29.1.3 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (INTOSC). However, the INTOSC frequency may drift as V_{DD} or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind.

The first (preferred) method uses the OSCTUNE register to adjust the INTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see Auto-Baud Detect). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

29.2 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDxCON register selects the 16-bit mode.



The SPxBRGH, SPxBRGL register pair determines the period of the free-running baud rate timer. In Asynchronous mode, the multiplier of the baud rate period is determined by both the BRGH bit of the TXxSTA register and the BRG16 bit of the BAUDxCON register. In Synchronous mode, the BRGH bit is ignored.

Table 29-1 contains the formulas for determining the baud rate. Equation 29-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various Asynchronous modes have been computed and are shown in Table 29-2. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies. The BRGH bit is used to achieve very high baud rates.

Writing a new value to the SPxBRGH, SPxBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is idle before changing the system clock.

Equation 29-1. Calculating Baud Rate Error

For a device with F_{OSC} of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:

$$DesiredBaudrate = \frac{F_{OSC}}{(64 \times SPxBRG) + 1}$$

Solving for SPxBRG:

$$SPxBRG = \frac{F_{OSC}}{64 \times DesiredBaudrate} - 1$$
$$SPxBRG = \frac{16000000}{64 \times 9600} - 1$$
$$SPxBRG = 25.042 \simeq 25$$

$$CalculatedBaudrate = \frac{16000000}{64 \times (25 + 1)}$$

CalculatedBaudrate = 9615

 $Error = \frac{9615 - 9600}{9600}$

Error = 0.16%

Table 29-1. Baud Rate Formulas

	Configuration Bit	ts	BRG/EUSART Mode	Baud Rate Formula						
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula						
0	0	0	8-bit/Asynchronous	F _{OSC} /[64 (n+1)]						
0	0	1	8-bit/Asynchronous	F /[16 (p+1)]						
0	1	0	16-bit/Asynchronous	F _{OSC} /[16 (n+1)]						
0	1	1	16-bit/Asynchronous							
1	0	х	8-bit/Synchronous	F _{OSC} /[4 (n+1)]						
1	1	х	16-bit/Synchronous							
Note: x = Don't care, n = value of the SPxBRGH:SPxBRGL register pair.										



					SYN	NC = 0, BRGH	H = 0, BRG	516 = 0						
BAUD	F _{OSC} = 32.000 MHz			F _{OSC} = 20.000 MHz			F _{OSC} = 18.432 MHz			F _{OSC} = 11.0592 MHz				
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)		
300	—	—	—	—	—	—	—	—	—	—	—	—		
1200	—	—	—	1221	1.73	255	1200	0.00	239	1200	0.00	143		
2400	2404	0.16	207	2404	0.16	129	2400	0.00	119	2400	0.00	71		
9600	9615	0.16	51	9470	-1.36	32	9600	0.00	29	9600	0.00	17		
10417	10417	0.00	47	10417	0.00	29	10286	-1.26	27	10165	-2.42	16		
19.2k	19.23k	0.16	25	19.53k	1.73	15	19.20k	0.00	14	19.20k	0.00	8		
57.6k	55.55k	-3.55	3	—	—	—	57.60k	0.00	7	57.60k	0.00	2		
115.2k	_	_	_	_	_		_	_	_	_	_	_		

Table 29-2. Sample Baud Rates for Asynchronous Modes

SYNC = 0, BRGH = 0, BRG16 = 0

BAUD	Fog	_{5C} = 8.00	0 MHz	F _{OSC} = 4.000 MHz			Fost	= 3.68	64 MHz	F _{OSC} = 1.000 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	—	_	—	300	0.16	207	300	0.00	191	300	0.16	51	
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12	
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	—	—	
9600	9615	0.16	12	—	—	—	9600	0.00	5	—	—	—	
10417	10417	0.00	11	10417	0.00	5	—	—	—	—	—	-	
19.2k	—	—	—	—	—	—	19.20k	0.00	2	—	—	_	
57.6k	—	—	—	—	—	—	57.60k	0.00	0	—	—	_	
115.2k	_	_	_	_	_		_	_		_	_	_	

		SYNC = 0, BRGH = 1, BRG16 = 0													
BAUD	F _{OSC} = 32.000 MHz			F _{OSC} = 20.000 MHz			F _{OSC} = 18.432 MHz			F _{OSC} = 11.0592 MHz					
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)			
300	—	—	—	—	—	—	—	—	—	—	—	—			
1200	—	—	—	—	—	—	—	—	—	—	—	—			
2400	—	—	—	—	—	—	—	—	—	—	—	—			
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71			
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65			
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35			
57.6k	57.14k	-0.79	34	56.82k	-1.36	21	57.60k	0.00	19	57.60k	0.00	11			
115.2k	117.64k	2.12	16	113.64k	-1.36	10	115.2k	0.00	9	115.2k	0.00	5			

BAUD RATE		SYNC = 0, BRGH = 1, BRG16 = 0												
	F _{OSC} = 8.000 MHz			F _{OSC} = 4.000 MHz			F _{OSC} = 3.6864 MHz			F _{OSC} = 1.000 MHz				
	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)		
300	—	—	—	—	—	—	—	—	—	300	0.16	207		



PIC18(L)F67K40

EUSART - Enhanced Universal Synchronous Asynchronous Receiver Transmitter

1200	_	_	_	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	—	—
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	—	—	—
57.6k	55556	-3.55	8	—	—	—	57.60k	0.00	3	—	—	—
115.2k	_	_		_	_		115.2k	0.00	1	_	_	

		SYNC = 0, BRGH = 0, BRG16 = 1													
BAUD	Fost	c = 32.00	00 MHz	F _{OSC} = 20.000 MHz			Fost	= 18.43	32 MHz	F _{OSC} = 11.0592 MHz					
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)			
300	300.0	0.00	6666	300.0	-0.01	4166	300.0	0.00	3839	300.0	0.00	2303			
1200	1200	-0.02	3332	1200	-0.03	1041	1200	0.00	959	1200	0.00	575			
2400	2401	-0.04	832	2399	-0.03	520	2400	0.00	479	2400	0.00	287			
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71			
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65			
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35			
57.6k	57.14k	-0.79	34	56.818	-1.36	21	57.60k	0.00	19	57.60k	0.00	11			
115.2k	117.6k	2.12	16	113.636	-1.36	10	115.2k	0.00	9	115.2k	0.00	5			

		SYNC = 0, BRGH = 0, BRG16 = 1													
BAUD	F _{OSC} = 8.000 MHz			F _{OSC} = 4.000 MHz			Fost	₂ = 3.686	54 MHz	F _{OSC} = 1.000 MHz					
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)			
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207			
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51			
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25			
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	—	—			
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5			
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	—	—	—			
57.6k	55556	-3.55	8	—	—	—	57.60k	0.00	3	—	_	—			
115.2k		_		_	_		115.2k	0.00	1	_	_	_			

SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1
--

BAUD	F _{OSC} = 32.000 MHz			F _{OSC}	F _{OSC} = 20.000 MHz			= 18.43	32 MHz	F _{OSC} = 11.0592 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	300.0	0.00	26666	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	9215	
1200	1200	0.00	6666	1200	-0.01	4166	1200	0.00	3839	1200	0.00	2303	
2400	2400	0.01	3332	2400	0.02	2082	2400	0.00	1919	2400	0.00	1151	
9600	9604	0.04	832	9597	-0.03	520	9600	0.00	479	9600	0.00	287	
10417	10417	0.00	767	10417	0.00	479	10425	0.08	441	10433	0.16	264	
19.2k	19.18k	-0.08	416	19.23k	0.16	259	19.20k	0.00	239	19.20k	0.00	143	
57.6k	57.55k	-0.08	138	57.47k	-0.22	86	57.60k	0.00	79	57.60k	0.00	47	



PIC18(L)F67K40

EUSART - Enhanced Universal Synchronous Asynchronous Receiver Transmitter

115.2k 115.9k (0.64 68	116.3k 0.9	4 42	115.2k	0.00	39	115.2k	0.00	23
-----------------	---------	------------	------	--------	------	----	--------	------	----

	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
BAUD	F _{OSC} = 8.000 MHz		F _{OSC} = 4.000 MHz		F _{OSC} = 3.6864 MHz			F _{OSC} = 1.000 MHz				
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	—	—	—
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	_	_	_

29.2.1 Auto-Baud Detect

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDxCON register starts the auto-baud calibration sequence. While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPxBRG begins counting up using the BRG counter clock as shown in Figure 29-6. The fifth rising edge will occur on the RXx pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPxBRGH, SPxBRGL register pair, the ABDEN bit is automatically cleared, and the RCxIF interrupt flag is set. The value in RCxREG needs to be read to clear the RCxIF interrupt. RCxREG content may be discarded. When calibrating for modes that do not use the SPxBRGH register, the user can verify that the SPxBRGL register did not overflow by checking for 00h in the SPxBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits, as shown in Table 29-3. During ABD, both the SPxBRGH and SPxBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPxBRGH and SPxBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

Notes:

- 1. If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Auto-Wake-up on Break).
- 2. It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
- 3. During the auto-baud process, the auto-baud counter starts counting at one. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPxBRGH:SPxBRGL register pair.


Table 29-3. BRG Counter Clock Rates

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
1	1	F _{OSC} /4	F _{OSC} /32



BRG16	BRGH	BRG Base Clock	BRG ABD Clock
1	0	F _{OSC} /16	F _{OSC} /128
0	1	F _{OSC} /16	F _{OSC} /128
0	0	F _{OSC} /64	F _{OSC} /512

Figure 29-6. Automatic Baud Rate Calibration



29.2.2 Auto-Baud Overflow

During the course of automatic baud detection, the ABDOVF bit of the BAUDxCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RXx pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPxBRGH:SPxBRGL register pair. After the ABDOVF bit has been set, the counter continues to count until the fifth rising edge is detected on the RXx pin. Upon detecting the fifth RX edge, the hardware will set the RCxIF interrupt flag and clear the ABDEN bit of the BAUDxCON register. The RCxIF flag can be subsequently cleared by reading the RCxREG register. The ABDOVF flag of the BAUDxCON register can be cleared by software directly.

To terminate the auto-baud process before the RCxIF flag is set, clear the ABDEN bit then clear the ABDOVF bit of the BAUDxCON register. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

29.2.3 Auto-Wake-up on Break

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDxCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)



The EUSART module generates an RCxIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes as shown in Figure 29-7, and asynchronously if the device is in Sleep mode, as shown in Figure 29-8. The Interrupt condition is cleared by reading the RCxREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

29.2.3.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled, the function works independent of the low time on the data stream. If the WUE bit is set and a valid nonzero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be ten or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.

Oscillator Start-up Time


Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

WUE Bit

The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The Interrupt condition is then cleared in software by reading the RCxREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.







Note 1: The EUSART remains in Idle while the WUE bit is set.



Figure 29-8. Auto-Wake-up (WUE) Bit Timings During Sleep





29.2.4 Break Character Sequence

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXxSTA register. The Break character transmission is then initiated by a write to the TXxREG. The value of data written to TXxREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXxSTA register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 29-9 for more details.

29.2.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus host.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load TXxREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXxREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When TXxREG becomes empty, as indicated by TXxIF, the next data byte can be written to TXxREG.

29.2.5 Receiving a Break Character

The EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCxSTA register and the received data as indicated by RCxREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when all three of the following conditions are true:

- The RCxIF bit is set
- The FERR bit is set




• RCxREG = 00h

The second method uses the Auto-Wake-up feature described in Auto-Wake-up on Break. By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCxIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDxCON register before placing the EUSART in Sleep mode.





29.3 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single host and one or more clients. The host device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Client devices can take advantage of the host clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: A bidirectional data line and a clock line. The clients use the external clock supplied by the host to shift the serial data into and out of their respective Receive and Transmit Shift Registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that host and client devices can receive and transmit data, but not both simultaneously. The EUSART can operate as either a host or client device.

Start and Stop bits are not used in synchronous transmissions.

29.3.1 Synchronous Host Mode

The following bits are used to configure the EUSART for synchronous host operation:

- The SYNC bit in the TXxSTA register is set to '1' to configure the EUSART for synchronous operation
- The CSRC bit in the TXxSTA register is set to '1' to configure the EUSART as the host
- The SREN bit in the RCxSTA register is set to '0' for transmit; SREN = 1 for receive (recommended setting to receive one byte)
- The CREN bit in the RCxSTA register is set to '0' for transmit; CREN = 1 to receive continuously
- The SPEN bit in the RCxSTA register is set to '1' to enable the EUSART interface





Important: Clearing the SREN and CREN bits of the RCxSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive.

29.3.1.1 Host Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a host transmits the clock on the TX/CK line. The TXx/CKx pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

29.3.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDxCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

29.3.1.3 Synchronous Host Transmission

Data is transferred out of the device on the RXx/DTx pin. The RXx/DTx and TXx/CKx pin output drivers are automatically enabled when the EUSART is configured for synchronous host transmit operation.

A transmission is initiated by writing a character to the TXxREG register. If the TSR still contains all or part of a previous character, the new character data is held in the TXxREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXxREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXxREG.

Each data bit changes on the leading edge of the host clock and remains valid until the subsequent leading clock edge.


Note: The TSR register is not mapped in data memory, so it is not available to the user.

29.3.1.4 Synchronous Host Transmission Setup

- 1. Initialize the SPxBRGH, SPxBRGL register pair and the BRG16 bit to achieve the desired baud rate (see EUSART Baud Rate Generator (BRG)).
- 2. Select the transmit output pin by writing the appropriate values to the RxyPPS and RXxPPS registers. Both selections may enable the same pin.
- 3. Select the clock output pin by writing the appropriate values to the RxyPPS and CKxPPS registers. Both selections may enable the same pin.
- 4. Enable the synchronous host serial port by setting bits SYNC, SPEN and CSRC.
- 5. Disable Receive mode by clearing the SREN and CREN bits.
- 6. Enable Transmit mode by setting the TXEN bit.
- 7. If 9-bit transmission is desired, set the TX9 bit.
- 8. If interrupts are desired, set the TXxIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 9. If 9-bit transmission is selected, the ninth bit may be loaded in the TX9D bit.
- 10. Start transmission by loading data to the TXxREG register.



Figure 29-10. Synchronous Transmission



29.3.1.5 Synchronous Host Reception

Data is received at the RXx/DTx pin. The RXx/DTx pin output driver is automatically disabled when the EUSART is configured for synchronous host receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCxSTA register) or the Continuous Receive Enable bit (CREN of the RCxSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character, the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RXx/DTx pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCxIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCxREG. The RCxIF bit remains set as long as there are unread characters in the receive FIFO.

Note: If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

29.3.1.6 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCxREG is read to access the FIFO. When this happens, the OERR bit of the RCxSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read; however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the Overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear, then the error is cleared by reading RCxREG. If the overrun occurred when the CREN bit is set, then the Error condition is cleared by either clearing the CREN bit of the RCxSTA register or by clearing the SPEN bit, which resets the EUSART.

29.3.1.7 Receiving 9-Bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCxSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCxSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCxREG.



29.3.1.8 Synchronous Host Reception Setup

- 1. Initialize the SPxBRGH:SPxBRGL register pair and set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Select the receive input pin by writing the appropriate values to the RxyPPS and RXxPPS registers. Both selections may enable the same pin.
- 3. Select the clock output pin by writing the appropriate values to the RxyPPS and CKxPPS registers. Both selections may enable the same pin.
- 4. Clear the ANSEL bit for the RXx pin (if applicable).
- 5. Enable the synchronous host serial port by setting bits SYNC, SPEN and CSRC.
- 6. Ensure that the CREN and SREN bits are cleared.
- 7. If interrupts are desired, set the RCxIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 8. If 9-bit reception is desired, set bit RX9.
- 9. Start reception by setting the SREN bit, or for continuous reception set the CREN bit.
- 10. Interrupt flag bit RCxIF will be set when the reception of a character is complete. An interrupt will be generated if the enable bit RCxIE was set.
- 11. Read the RCxSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 12. Read the 8-bit received data by reading the RCxREG register.
- 13. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCxSTA register or by clearing the SPEN bit which resets the EUSART.

Figure 29-11. Synchronous Reception (Host Mode, SREN)

		2/13/201 7
RXx/DTx pin	bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7	
TXx/CKx pin SCKP = 0		
TXx/CKx pin SCKP = 1		
Write to SREN	Ω	
SREN bit		
CREN bit	ʻ0'	ʻ0'
RCxIF (Interrupt)		
Read RCxREG		

29.3.2 Synchronous Client Mode

The following bits are used to configure the EUSART for synchronous client operation:

- SYNC = 1 (configures the EUSART for synchronous operation)
- CSRC = 0 (configures the EUSART as a client)



- SREN = 0 (for transmit); SREN = 1 (for single byte receive)
- CREN = 0 (for transmit); CREN = 1 (recommended setting for continuous receive)
- SPEN = 1 (enables the EUSART)

Important: Clearing the SREN and CREN bits of the RCxSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive.

29.3.2.1 Client Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a client receives the clock on the TX/CK line. The TXx/CKx pin output driver is automatically disabled when the device is configured for synchronous client transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles may be received as there are data bits.

Important: If the device is configured as a client and the TX/CK function is on an analog pin, the corresponding ANSEL bit must be cleared.

29.3.2.2 EUSART Synchronous Client Transmit

The operation of the Synchronous Host and Client modes are identical (see Synchronous Host Transmission), except in the case of the Sleep mode.

If two words are written to TXxREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in the TXxREG register.
- 3. The TXxIF bit will not be set.
- 4. After the first character has been shifted out of TSR, the TXxREG register will transfer the second character to the TSR and the TXxIF bit will now be set.
- 5. If the PEIE and TXxIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.

29.3.2.3 Synchronous Client Transmission Setup

- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Select the transmit output pin by writing the appropriate values to the RxyPPS and RXxPPS registers. Both selections may enable the same pin.
- 3. Select the clock input pin by writing the appropriate value to the CKxPPS register.
- 4. Clear the ANSEL bit for the CKx pin (if applicable).
- 5. Clear the CREN and SREN bits.
- 6. If interrupts are desired, set the TXxIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is desired, set the TX9 bit.
- 8. Enable transmission by setting the TXEN bit.
- 9. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.



10. Prepare for transmission by writing the Least Significant eight bits to the TXxREG register. The word will be transmitted in response to the Host clocks at the CKx pin.

29.3.2.4 EUSART Synchronous Client Reception

The operation of the Synchronous Host and Client modes is identical (see Synchronous Host Reception), with the following exceptions:

- Sleep
- The CREN bit is always set, therefore the receiver is never Idle
- The SREN bit, which is a "don't care" in Client mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCxREG register. If the RCxIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

29.3.2.5 Synchronous Client Reception Setup

- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Select the receive input pin by writing the appropriate value to the RXxPPS register.
- 3. Select the clock input pin by writing the appropriate values to the CKxPPS register.
- 4. Clear the ANSEL bit for both the TXx/CKx and RXx/DTx pins (if applicable).
- 5. If interrupts are desired, set the RCxIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set the RX9 bit.
- 7. Set the CREN bit to enable reception.
- 8. The RCxIF bit will be set when reception is complete. An interrupt will be generated if the RCxIE bit was set.
- 9. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCxSTA register.
- 10. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCxREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCxSTA register or by clearing the SPEN bit which resets the EUSART.

29.4 EUSART Operation During Sleep

The EUSART will remain active during Sleep only in the Synchronous Client mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the Transmit or Receive Shift registers during Sleep.

Synchronous Client mode uses an externally generated clock to run the Transmit and Receive Shift registers.

29.4.1 Synchronous Receive During Sleep

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- The RCxSTA and TXxSTA Control registers must be configured for synchronous client reception (see Synchronous Client Reception Setup)
- If interrupts are desired, set the RCxIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register
- The RCxIF interrupt flag must be cleared by reading RCxREG to unload any pending characters in the receive buffer



Upon entering Sleep mode, the device will be ready to accept data and clocks on the RXx/DTx and TXx/CKx pins, respectively. When the data word has been completely clocked in by the external device, the RCxIF interrupt flag bit of the PIR3 register will be set, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit of the INTCON register is also set, then the Interrupt Service Routine at address 0x0004 will be called.

29.4.2 Synchronous Transmit During Sleep

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- The RCxSTA and TXxSTA Control registers must be configured for synchronous client transmission (see Synchronous Client Transmission Setup)
- The TXxIF interrupt flag must be cleared by writing the output data to the TXxREG, thereby filling the TSR and transmit buffer
- The TXxIE interrupt enable bits of the PIE3 register and PEIE of the INTCON register must be written to '1'
- If interrupts are desired, set the GIE bit of the INTCON register

Upon entering Sleep mode, the device will be ready to accept clocks on the TXx/CKx pin and transmit data on the RXx/DTx pin. When the data word in the TSR register has been completely clocked out by the external device, the pending byte in TXxREG will transfer to TSR and the TXxIF flag will be set, waking the processor from Sleep. At this point, TXxREG is available to accept another character for transmission. Writing TXxREG will clear the TXxIF flag.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit is also set, then the Interrupt Service Routine at address 0x0004 will be called.



29.5 Register Summary - EUSART

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0EDB										
0x0EDC	RC5REG	7:0				RCRE	G[7:0]			
0x0EDD	TX5REG	7:0				TXRE	G[7:0]			
0.0505	CREARC	7:0				SPBR	G[7:0]			
0x0EDE	SP5BRG	15:8				SPBRO	G[15:8]			
0x0EE0	RC5STA	7:0	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
0x0EE1	TX5STA	7:0	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
0x0EE2	BAUD5CON	7:0	ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN
0x0EE3	RC4REG	7:0				RCRE	G[7:0]			
0x0EE4	TX4REG	7:0				TXRE	G[7:0]			
		7:0					G[7:0]			
0x0EE5	SP4BRG	15:8				SPBRO	5[15:8]			
0x0EE7	RC4STA	7:0	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
0x0EE8	TX4STA	7:0	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
0x0EE9	BAUD4CON	7:0	ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN
0x0EEA	RC3REG	7:0					G[7:0]			
0x0EEB	TX3REG	7:0					G[7:0]			
		7:0					G[7:0]			
0x0EEC	SP3BRG	15:8	SPBRG[15:8]							
0x0EEE	RC3STA	7:0	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
0x0EEF	TX3STA	7:0	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
0x0EF0	BAUD3CON	7:0	ABDOVF	RCIDL		SCKP	BRG16	Biteri	WUE	ABDEN
0x0EF1	RC2REG	7:0	7.55 0 11	iterb 2			G[7:0]			7.852.11
0x0EF2	TX2REG	7:0				TXRE				
UXUEI 2	MZREG	7:0					G[7:0]			
0x0EF3	SP2BRG	15:8					G[15:8]			
0x0EF5	RC2STA	7:0	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
0x0EF6	TX2STA	7:0	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
0x0EF7	BAUD2CON	7:0	ABDOVF	RCIDL	IXEN	SCKP	BRG16	DIGIT	WUE	ABDEN
0x0EF8	DAODZCON	7.0	ADDOVI	RCIDE		JCINI	Dicerto		WOL	ADDEN
	Reserved									
 0x0F97	Reserved									
0x0F98	RC1REG	7:0				PCPE	G[7:0]			
0x0F98	TX1REG	7:0	RCREG[7:0] TXREG[7:0]							
070133	INIKEG	7:0	SPBRG[7:0]							
0x0F9A	SP1BRG	15:8								
0,0500	DC1CTA		CDEN	DVO			G[15:8]		OFPD	DVOD
0x0F9C	RC1STA	7:0	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
0x0F9D	TX1STA	7:0	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
0x0F9E	BAUD1CON	7:0	ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN

29.6 Register Definitions: EUSART Control



29.6.1 RCxREG

Name:	RCxREG
Offset:	0xF98,0xEF1,0xEEA,0xEE3,0xEDC

Receive Data Register

Bit	7	6	5	4	3	2	1	0
				RCRE	G[7:0]			
Access	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0

Bits 7:0 - RCREG[7:0] Receive data



29.6.2 TXxREG

Name:	TXxREG
Offset:	0xF99,0xEF2,0xEEB,0xEE4,0xEDD

Transmit Data Register

Bit	7	6	5	4	3	2	1	0
				TXRE	G[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 – TXREG[7:0] Transmit Data



29.6.3 SPxBRG

Name:	SPxBRG
Offset:	0xF9A,0xEF3,0xEEC,0xEE5,0xEDE

UART BAUD Rate Generator

Bit	15	14	13	12	11	10	9	8
				SPBRO	5[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				SPBR	G[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:0 - SPBRG[15:0] Baud Rate Register

Notes: The individual bytes in this multibyte register can be accessed with the following register names:

- SPxBRGH: Accesses the high byte SPBRG[15:8]
- SPxBRGL: Accesses the low byte SPBRG[7:0]



29.6.4 RCxSTA

Name:	RCxSTA
Offset:	0xF9C,0xEF5,0xEEE,0xEE7,0xEE0

Receive Status and Control Register

Bit	7	6	5	4	3	2	1	0
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
Access	R/W	R/W	R/W	R/W	R/W	RO	R/HC	R/HC
Reset	0	0	0	0	0	0	0	0

Bit 7 – SPEN Serial Port Enable bit

Value	Description
1	Serial port enabled
0	Serial port disabled (held in Reset)

Bit 6 – RX9 9-Bit Receive Enable bit

Value	Description
1	Selects 9-bit reception
0	Selects 8-bit reception

Bit 5 – SREN Single Receive Enable bit

Controls reception. This bit is cleared by hardware when reception is complete

Value	Condition	Description
1	SYNC = 1 AND CSRC = 1	Start single receive
0	SYNC = 1 AND CSRC = 1	Single receive is complete
Х	SYNC = 0 OR CSRC = 0	Don't care

Bit 4 – CREN Continuous Receive Enable bit

Value	Condition	Description
1	SYNC = 1	Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)
0	SYNC = 1	Disables continuous receive
1	SYNC = 0	Enables receiver
0	SYNC = 0	Disables receiver

Bit 3 – ADDEN Address Detect Enable bit

Value	Condition	Description
1	SYNC = 0 AND RX9 = 1	The receive buffer is loaded and the interrupt occurs only when the ninth received bit is set
0	SYNC = 0 AND RX9 = 1	All bytes are received and interrupt always occurs. Ninth bit can be used as parity bit
Х	RX9 = 0 OR SYNC = 1	Don't care

Bit 2 – FERR Framing Error bit

Value	Description
1	Unread byte in RCxREG has a framing error
0	Unread byte in RCxREG does not have a framing error

Bit 1 – OERR Overrun Error bit

Value	Description
1	Overrun error (can be cleared by clearing either SPEN or CREN bit)



Value	Description
0	No overrun error

Bit 0 – RX9D Ninth bit of Received Data

This can be address/data bit or a parity bit which is determined by user firmware.



29.6.5 TXxSTA

Name:	TXxSTA
Offset:	0xF9D,0xEF6,0xEEF,0xEE8,0xEE1

Transmit Status and Control Register

Bit	7	6	5	4	3	2	1	0
Γ	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
Access	R/W	R/W	R/W	R/W	R/W	R/W	RO	R/W
Reset	0	0	0	0	0	0	1	0

Bit 7 – CSRC Clock Source Select bit

Value	Condition	Description
1	SYNC = 1	Host mode (clock generated internally from BRG)
0	SYNC = 1	Client mode (clock from external source)
Х	SYNC = 0	Don't care

Bit 6 – TX9 9-bit Transmit Enable bit

Value	Description
1	Selects 9-bit transmission
0	Selects 8-bit transmission

Bit 5 – TXEN Transmit Enable bit

Enables transmitter⁽¹⁾

Value	Description
1	Transmit enabled
0	Transmit disabled

Bit 4 – SYNC EUSART Mode Select bit

Value	Description
1	Synchronous mode
0	Asynchronous mode

Bit 3 – SENDB Send Break Character bit

Value	Condition	Description
1	SYNC = 0	Send Sync Break on next transmission (cleared by hardware upon completion)
0	SYNC = 0	Sync Break transmission disabled or completed
Х	SYNC = 1	Don't care

Bit 2 – BRGH High Baud Rate Select bit

Value	Condition	Description
1	SYNC = 0	High speed, if BRG16 = 1, baud rate is baudclk/4; else baudclk/16
0	SYNC = 0	Low speed
Х	SYNC = 1	Don't care

Bit 1 – TRMT Transmit Shift Register (TSR) Status bit

Value	Description
1	TSR is empty
0	TSR is not empty



Bit 0 – TX9D Ninth bit of Transmit Data

Can be address/data bit or a parity bit.

Note: 1. The SREN and CREN bits override TXEN in Sync mode.



29.6.6 BAUDxCON

Name:	BAUDxCON
Offset:	0xF9E,0xEF7,0xEF0,0xEE9,0xEE2

Baud Rate Control Register

Bit	7	6	5	4	3	2	1	0
	ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN
Access	RO	RO	•	RW	RW		RW	RW
Reset	0	1		0	0		0	0

Bit 7 – ABDOVF Auto-Baud Detect Overflow bit

Value	Condition	Description
1	SYNC = 0	Auto-baud timer overflowed
0	SYNC = 0	Auto-baud timer did not overflow
Х	SYNC = 1	Don't care

Bit 6 – RCIDL Receive Idle Flag bit

Value	Condition	Description
1	SYNC = 0	Receiver is Idle
0	SYNC = 0	Start bit has been received and the receiver is receiving
X	SYNC = 1	Don't care

Bit 4 – SCKP Synchronous Clock Polarity Select bit

Value	Condition	Description
1	SYNC = 0	Idle state for transmit (TX) is a low level (transmit data inverted)
0	SYNC = 0	Idle state for transmit (TX) is a high level (transmit data is noninverted)
1	SYNC = 1	Data is clocked on rising edge of the clock
0	SYNC = 1	Data is clocked on falling edge of the clock

Bit 3 – BRG16 16-bit Baud Rate Generator Select bit

Value	Description
1	16-bit Baud Rate Generator is used
0	8-bit Baud Rate Generator is used

Bit 1 – WUE Wake-Up Enable bit

Value	Condition	Condition Description							
1	SYNC = 0	Receiver is waiting for a falling edge. Upon falling edge, no character will be received and the RCxIF flag will be set. WUE will automatically clear after RCxIF is set.							
0	SYNC = 0	Receiver is operating normally							
Х	SYNC = 1	Don't care							

Bit 0 – ABDEN Auto-Baud Detect Enable bit

Value	Condition	Description
1	SYNC = 0	Auto-Baud Detect mode is enabled (clears when auto-baud is complete)
0	SYNC = 0	Auto-Baud Detect is complete or mode is disabled
Х	SYNC = 1	Don't care



30. FVR - Fixed Voltage Reference

The Fixed Voltage Reference (FVR) is a stable voltage reference, independent of V_{DD} , with the following selectable output levels:

- 1.024V
- 2.048V
- 4.096V

The output of the FVR can be configured to supply a reference voltage to the following:

- ADC input channel
- ADC positive reference
- Comparator input
- Digital-to-Analog Converter (DAC)

The FVR can be enabled by setting the FVREN bit of the FVRCON register.



Important: Fixed Voltage Reference output cannot exceed V_{DD} .

30.1 Independent Gain Amplifiers

The output of the FVR, which is connected to the ADC, Comparators, and DAC, is routed through two independent programmable gain amplifiers. Each amplifier can be programmed for a gain of 1x, 2x or 4x, to produce the three possible voltage levels.

The ADFVR[1:0] bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module.

The CDAFVR[1:0] bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the DAC and comparator module.

Related Links

ADCC - Analog-to-Digital Converter with Computation Module CMP - Comparator Module DAC - 5-Bit Digital-to-Analog Converter


30.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set.



Figure 30-1. Voltage Reference Block Diagram

Rev. 10-000 053C 12/9/201 3



Note:

1. Any peripheral requiring the FVR



30.3 Register Summary - FVR

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0EC3										
0x0EC4	FVRCON	7:0	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR[1:0]		ADFV	R[1:0]

30.4 Register Definitions: FVR Control



30.4.1 FVRCON

Name:	FVRCON
Offset:	0xEC4

Fixed Voltage Reference Control Register

Bit	7	6	5	4	3	2	1	0
	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	/R[1:0]	ADFV	R[1:0]
Access	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – FVREN Fixed Voltage Reference Enable bit

Value	Description
1	Fixed Voltage Reference is enabled
0	Fixed Voltage Reference is disabled

Bit 6 – FVRRDY Fixed Voltage Reference Ready Flag bit ⁽³⁾

Value	Description
1	Fixed Voltage Reference output is ready for use
0	Fixed Voltage Reference output is not ready or not enabled

Bit 5 – TSEN Temperature Indicator Enable bit⁽²⁾

Value	Description
1	Temperature Indicator is enabled
0	Temperature Indicator is disabled

Bit 4 – TSRNG Temperature Indicator Range Selection bit⁽²⁾

Value	Description
1	$V_{OUT} = V_{DD} - 4 V_T$ (High Range)
0	$V_{OUT} = V_{DD} - 2 V_T$ (Low Range)

Bits 3:2 - CDAFVR[1:0] Comparator FVR Buffer Gain Selection bits

Value	Description
11	Comparator FVR Buffer Gain is 4x, (4.096V) ⁽¹⁾
10	Comparator FVR Buffer Gain is 2x, (2.048V) ⁽¹⁾
01	Comparator FVR Buffer Gain is 1x, (1.024V)
00	Comparator FVR Buffer is off

Bits 1:0 - ADFVR[1:0] ADC FVR Buffer Gain Selection bit

Value	Description
11	ADC FVR Buffer Gain is 4x, (4.096V) ⁽¹⁾
10	ADC FVR Buffer Gain is 2x, (2.048V) ⁽¹⁾
01	ADC FVR Buffer Gain is 1x, (1.024V)
00	ADC FVR Buffer is off

Notes:

- 1. Fixed Voltage Reference output cannot exceed V_{DD}.
- 2. See the **"Temperature Indicator Module"** chapter for additional information.
- 3. FVRRDY is always '1'.



Related Links Temperature Indicator Module



31. Temperature Indicator Module

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Refer to Application Note AN1333, *"Use and Calibration of the Internal Temperature Indicator"* (DS00001333) for more details regarding the calibration process.

31.1 Circuit Operation

Figure 31-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

The following equation describes the output characteristics of the temperature indicator.

Equation 31-1. V_{OUT} Ranges

High Range: $V_{OUT} = V_{DD} - 4V_T$

Low Range: $V_{OUT} = V_{DD} - 2V_T$

The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See **"FVR** - Fixed Voltage Reference" chapter for more information.


The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher V_{DD} is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for low-voltage operation.



Figure 31-1. Temperature Circuit Diagram



Related Links FVR - Fixed Voltage Reference

31.2 Minimum Operating V_{DD}

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, V_{DD}, must be high enough to ensure that the temperature circuit is correctly biased.

Table 31-1 shows the recommended minimum V_{DD} vs. range setting.

Table 31-1. Recommended V_{DD} vs. Range

Min. V _{DD} , TSRNG = 1	Min. V _{DD} , TSRNG = 0			
3.6V	1.8V			

31.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is reserved for the temperature circuit output. Refer to the **"ADCC - Analog-to-Digital Converter with Computation Module**" chapter for detailed information.

Related Links

ADCC - Analog-to-Digital Converter with Computation Module

31.4 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait at least 200 μ s after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200 μ s between consecutive conversions of the temperature indicator output.



32. DAC - 5-Bit Digital-to-Analog Converter

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The positive input source (V_{SOURCE}+) of the DAC can be connected to:

- FVR Buffer
- External V_{REF}+ pin
- V_{DD} supply voltage

The negative input source (V_{SOURCE} -) of the DAC can be connected to:

- External V_{REF}- pin
- V_{SS}

The output of the DAC (DACx_output) can be selected as a reference voltage to the following:

- Comparator positive input
- ADC input channel
- DACxOUT1 pin
- DACxOUT2 pin

The Digital-to-Analog Converter (DAC) can be enabled by setting the EN bit.






Figure 32-1. Digital-to-Analog Converter Block Diagram

32.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DAC1R bits.

The DAC output voltage can be determined by using the following equation.

Equation 32-1. DAC Output Voltage

$$DACx_output = \left(\left(V_{SOURCE} + -V_{SOURCE} - \right) x \frac{DACR[4:0]}{32} \right) + V_{SOURCE} -$$

Note: See the DAC1CON0 register for the available V_{SOURCE} + and V_{SOURCE} - selections.

32.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in the *"5-Bit DAC Specifications"* table from the **"Electrical Specifications"** chapter.



Related Links 5-Bit DAC Specifications

32.3 DAC Voltage Reference Output

The unbuffered DAC voltage can be output to the DACxOUTn pin(s) by setting the respective OEn bit(s). Selecting the DAC reference voltage for output on either DACxOUTn pin automatically overrides the digital output buffer, the weak pull-up and digital input threshold detector functions of that pin.

Reading the DACxOUTn pin when it has been configured for DAC reference voltage output will always return a '0'.

Important: The unbuffered DAC output (DACxOUTn) is not intended to drive an external load.

32.4 Operation During Sleep

The DAC continues to function during Sleep. When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DAC1CON0 register are not affected.

32.5 Effects of a Reset

A device Reset affects the following:

- DACx is disabled
- DACx output voltage is removed from the DACxOUTn pin(s)
- The DAC1R range select bits are cleared



32.6 Register Summary - DAC Control

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0EC5										
0x0EC6	DAC1CON0	7:0	EN		OE1		PSS	[1:0]		NSS
0x0EC7	DAC1CON1	7:0						DAC1R[4:0]		

32.7 Register Definitions: DAC Control



32.7.1 DAC1CON0

Name:	DAC1CON0
Offset:	0xEC6

DAC Control Register

Bit	7	6	5	4	3	2	1	0
	EN		OE1		PSS[1:0]		NSS
Access	R/W	•	R/W		R/W	R/W		R/W
Reset	0		0		0	0		0

Bit 7 – EN DAC Enable bit

Value	Description
1	DAC is enabled
0	DAC is disabled

Bit 5 – OE1 DAC Voltage Output Enable bit

Value	Description
1	DAC voltage level is output on the DAC1OUT1 pin
0	DAC voltage level is disconnected from the DAC1OUT1 pin

Bits 3:2 - PSS[1:0] DAC Positive Source Select bit

Value	Description
11	Reserved
10	FVR buffer
01	V _{REF} +
00	AV _{DD}

Bit 0 – NSS DAC Negative Source Select bit

Value	Description
1	V _{REF} -
0	AV _{SS}



32.7.2 DAC1CON1

	Name: Offset:	DAC1CON1 0xEC7								
[DAC Data Register									
Bit	7	6	5	4	3	2	1	0		
DAC1R[4:0]										
Access			•	R/W	R/W	R/W	R/W	R/W		
Reset				0	0	0	0	0		

Bits 4:0 – DAC1R[4:0] Data Input Register for DAC bits



33. ADCC - Analog-to-Digital Converter with Computation Module

The Analog-to-Digital Converter with Computation (ADCC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs that are multiplexed into a single Sample-and-Hold circuit. The output of the Sample-and-Hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRES).

Additionally, the following features are provided within the ADC module:

- 8-bit Acquisition Timer
- Hardware Capacitive Voltage Divider (CVD) support:
 - 8-bit precharge timer
 - Adjustable Sample-and-Hold capacitor array
 - Guard ring digital output drive
- Automatic Repeat and Sequencing:
 - Automated double sample conversion for CVD
 - Two sets of Result registers (Result and Previous Result)
 - Auto-conversion trigger
 - Internal retrigger
- Computation Features:
 - Averaging and low-pass filter functions
 - Reference comparison
 - 2-level threshold comparison
 - Selectable interrupts

Figure 33-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion and upon threshold comparison. These interrupts can be used to wake up the device from Sleep.






Figure 33-1. ADCC Block Diagram

33.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port Configuration
- Channel Selection
- ADC Voltage Reference Selection
- ADC Conversion Clock Source
- Interrupt Control
- Result Formatting
- Conversion Trigger Selection
- ADC Acquisition Time



- ADC Precharge Time
- Additional Sample-and-Hold Capacitor
- Single/Double Sample Conversion
- Guard Ring Outputs

33.1.1 Port Configuration

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin may be configured for analog by setting the associated TRIS and ANSEL bits. Refer to the **"I/O Ports"** section for more information.

Important: Analog voltages on any pin that is defined as a digital input may cause the input buffer to conduct excess current.

Related Links

I/O Ports

33.1.2 Channel Selection

The ADPCH register determines which channel is connected to the Sample-and-Hold circuit.

There are several channel selections available as shown in the following selection table:

ADPCH	ADC Positive Channel Input
111111	Fixed Voltage Reference (FVR) ⁽²⁾
111110	DAC1 output ⁽¹⁾
111101	Temperature Indicator ⁽³⁾
111100	AVSS (Analog Ground)
100011-111000	Reserved. No channel connected.
110111	RG7/ANG7
110110	RG6/ANG6
110101	RG5/ANG5
110100	RG4/ANG4
110011	RG3/ANG3
110010	RG2/ANG2
110001	RG1/ANG1
110000	RG0/ANG0
101111	RF7/ANF7
101110	RF6/ANF6
101101	RF5/ANF5
101100	RF4/ANF4
101011	RF3/ANF3
101010	RF2/ANF2
101001	RF1/ANF1
101000	RF0/ANF0
100111	RE7/ANE7
100110	RE6/ANE6
100101	RE5/ANE5
100100	RE4/ANE4

Table 33-1. ADC Positive Input Channel Selections



continued	
ADPCH	ADC Positive Channel Input
100011	RE3/ANE3
100010	RE2/ANE2
100001	RE1/ANE1
100000	RE0/ANE0
011111	RD7/AND7
011110	RD6/AND6
011101	RD5/AND5
011100	RD4/AND4
011011	RD3/AND3
011010	RD2/AND2
011001	RD1/AND1
011000	RD0/AND0
010111-010000	Reserved. No channel connected
001111	RB7/ANB7
001110	RB6/ANB6
001101	RB5/ANB5
001100	RB4/ ANB4
001011	RB3/ANB3
001010	RB2/ ANB2
001001	RB1/ANB1
001000	RB0/ANB0
000111	RA7/ANA7
000110	RA6/ANA6
000101	RA5/ANA5
000100	RA4/ ANA4
000011	RA3/ ANA3
000010	RA2/ ANA2
000001	RA1/ ANA1
000000	RA0/ANA0

When changing channels, a delay is required before starting the next conversion.

Refer to the "ADC Operation" section for more information.

Important: It is recommended to discharge the Sample-and-Hold capacitor when switching between ADC channels by starting a conversion on a channel connected to V_{SS} and terminating the conversion after the acquisition time has elapsed. If the ADC does not have a dedicated V_{SS} input channel, the V_{SS} selection (DAC1R[4:0] = b'00000') through the DAC output channel can be used. If the DAC is in use, a free input channel can be connected to V_{SS} , and can be used in place of the DAC.

33.1.3 ADC Voltage Reference

The ADPREF bits provide control of the positive voltage reference. The positive voltage reference can be:

• V_{REF}+ pin



- V_{DD}
- FVR 1.024V
- FVR 2.048V
- FVR 4.096V

The ADNREF bit provides control of the negative voltage reference. The negative voltage reference can be:

- V_{REF}- pin
- V_{SS}

33.1.4 Conversion Clock

The conversion clock source is software selected with the ADCS bit. When ADCS = 1 the ADC clock source is an internal fixed-frequency clock referred to as FRC. When ADCS = 0 the ADC clock frequencies are derived from F_{OSC} . The ADCLK register selects one of 64 possible clock options from $F_{OSC}/2$ to $F_{OSC}/128$.

The time to complete one bit conversion is defined as the T_{AD} . One full 10-bit conversion requires 11.5 T_{AD} periods as shown in Figure 33-2.

For correct conversion, the appropriate T_{AD} specification must be met. Refer to the *"ADC Timing Specifications"* for more information. The *"ADC Clock Period"* table below gives examples of appropriate ADC clock selections.

S Important:


- 1. Except for the FRC clock source, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.
- 2. The internal control logic of the ADC runs off of the clock selected by ADCS. When the ADCS is set to '1' (ADC runs on FRC), there may be unexpected delays in operation when setting ADC control bits.


ADC	Clock Perio	d (T _{AD})	Device Frequency (F _{OSC})						
ADC Clock Source	ADCS	ADCLK	64 MHz	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz
F _{OSC} /2	0	000000	31.25 ns ⁽²⁾	62.5 ns ⁽²⁾	100 ns ⁽²⁾	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 µs
F _{OSC} /4	0	000001	62.5 ns ⁽²⁾	125 ns ⁽²⁾	200 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 µs	4.0 µs
F _{OSC} /6	0	000010	125 ns ⁽²⁾	187.5 ns ⁽²⁾	300 ns ⁽²⁾	375 ns ⁽²⁾	750 ns ⁽²⁾	1.5 µs	6.0 µs
F _{OSC} /8	0	000011	187.5 ns ⁽²⁾	250 ns ⁽²⁾	400 ns ⁽²⁾	500 ns ⁽²⁾	1.0 µs	2.0 µs	8.0 µs ⁽³⁾
F _{OSC} /16	0	000111	250 ns ⁽²⁾	500 ns ⁽²⁾	800 ns ⁽²⁾	1.0 µs	2.0 µs	4.0 µs	16.0 µs ⁽³⁾
F _{OSC} /128	0	111111	2.0 µs	4.0 µs	6.4 µs	8.0 µs	16.0 µs ⁽³⁾	32.0 µs ⁽²⁾	128.0 µs ⁽²⁾
FRC	1	-	1.0-6.0 µs	1.0-6.0 µs	1.0-6.0 µs	1.0-6.0 µs	1.0-6.0 µs	1.0-6.0 µs	1.0-6.0 µs



con	tinued								
ADC Clock Period (T _{AD})			Device Frequency (F _{OSC})						
ADC Clock Source	ADCS	ADCLK	64 MHz	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz
Notes:									

- See T_{AD} parameter in the "Electrical Specifications" chapter for FRC source typical T_{AD} value. 1.
- These values violate the required T_{AD} time. 2.
- Outside the recommended T_{AD} time. 3.
- 4. The ADC clock period (T_{AD}) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock F_{OSC}. However, the FRC oscillator source must be used when conversions are to be performed with the device in Sleep mode.





Related Links

Analog-to-Digital Converter (ADC) Conversion Timing Specifications

33.1.5 Interrupts

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital Conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Important:


- 1. The ADIF bit is set at the completion of every conversion, regardless of whether or not the ADC interrupt is enabled.
 - The ADC operates during Sleep only when the FRC oscillator is selected.


This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake up from Sleep and resume in-line code execution, the ADIE bit and the PEIE bit of the INTCON register must both be set, and the GIE bit of the INTCON register must be cleared. If these bits are set, the execution will switch to the Interrupt Service Routine.



33.1.6 Result Formatting

The 10-bit ADC conversion result can be supplied in two formats, left justified or right justified. The ADFM bit controls the output format as shown in the following figure.






33.2 ADC Operation

33.2.1 Starting a Conversion

To enable the ADC module, the ADON must be set to a '1'. A conversion may be started by any of the following:

- Software setting the ADGO bit to '1'
- An external trigger (source selected by ADACT)
- A continuous-mode retrigger (see section Continuous Sampling Mode)



33.2.2 Completion of a Conversion

When any individual conversion is complete, the value already in ADRES is written into ADPREV (if ADPSIS = 0) and the new conversion results appear in ADRES. When the conversion completes, the ADC module will:

- Clear the ADGO bit (unless the ADCONT bit is set)
- Set the ADIF Interrupt Flag bit
- Set the ADMATH bit
- Update ADACC

After every conversion when ADDSEN = 0, or after every other conversion when ADDSEN = 1, the following events occur:

- ADERR is calculated
- ADTIF interrupt is set if ADERR calculation meets threshold comparison



Important: Filter and threshold computations occur after the conversion itself is complete. As such, interrupt handlers responding to ADIF will check ADTIF before reading filter and threshold results.

33.2.3 Terminating a Conversion

If a conversion must be terminated before completion, the ADGO bit can be cleared in software. The partial conversion results will be discarded and the ADRES registers will retain the value from the previous conversion.

Important: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

33.2.4 ADC Operation During Sleep

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC oscillator source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

33.2.5 External Trigger During Sleep

If the external trigger is received during Sleep while the ADC clock source is set to the FRC, the ADC module will perform the conversion and set the ADIF bit upon completion.

If an external trigger is received when the ADC clock source is something other than FRC, the trigger will be recorded, but the conversion will not begin until the device exits Sleep.

33.2.6 Auto-Conversion Trigger

The auto-conversion trigger allows periodic ADC measurements without software intervention. When a rising edge of the selected source occurs, the ADGO bit is set by hardware.

The auto-conversion trigger source is selected with the ADACT bits.

Using the auto-conversion trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met. See the following table for auto-conversion sources.

ADACT	Auto-conversioin Trigger Source
11111	Software write to ADPCH
11110	Reserved, do not use
11101	Software read of ADRESH
11100	Software read of ADERRH
11011-11000	Reserved, do not use
10111	Interrupt-on-change Interrupt Flag
10110	CMP3OUT
10101	CMP2OUT
10100	CMP1OUT
10011	PWM7OUT

Table 33-3. ADC Auto-Conversion Trigger Sources



continued	
ADACT	Auto-conversioin Trigger Source
10010	PWM6OUT
10001	CCP5OUT
10000	CCP4OUT
01111	CCP3OUT
01110	CCP2OUT
01101	CCP1OUT
01100	SMT2_overflow
01011	SMT1_overflow
01010	TMR8_postscaled
01001	TMR7_overflow
01000	TMR6_postscaled
00111	TMR5_overflow
00110	TMR4_postscaled
00101	TMR3_overflow
00100	TMR2_postscaled
00011	TMR1_overflow
00010	TMR0_overflow
00001	Pin selected by ADACTPPS
00000	External Trigger Disabled

33.2.7 ADC Conversion Procedure (Basic Mode)

This is an example procedure for using the ADC to perform an Analog-to-Digital Conversion:

- 1. Configure the Port:
 - a. Disable the pin output driver (Refer to the TRISx register)
 - b. Configure the pin as analog (Refer to the ANSELx register)
- 2. Configure the ADC module:
 - a. Select the ADC conversion clock
 - b. Configure the voltage reference
 - c. Select the ADC input channel (precharge+acquisition)
 - d. Turn on ADC module
- 3. Configure the ADC interrupt (optional):
 - a. Clear the ADC interrupt flag
 - b. Enable the ADC interrupt
 - c. Enable the peripheral interrupt (PEIE bit)
 - d. Enable the global interrupt (GIE bit)⁽¹⁾
- 4. If ADACQ = 0, software must wait the required acquisition time⁽²⁾.
- 5. Start the conversion by setting the ADGO bit.
- 6. Wait for the ADC conversion to complete by one of the following:
 - a. Polling the ADGO bit
 - b. Waiting for the ADC interrupt (interrupts enabled)
- 7. Read the ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).



Important:

- Important:
 1. With global interrupts disabled, the device will wake from Sleep but will not
 - 2. Refer to ADC Acquisition Requirements.

```
Example 33-1. ADC Conversion (assembly)
 ; This code block configures the ADC for polling, Vdd and Vss references,
 ; FRC oscillator, and ANO input.
 ; Conversion start & polling for completion are included.
       BANKSEL ADCON1
                                   ;
        clrf
                   ADCON1
      clrf ADCON2 ; Legacy mode, no filtering, ADRES->ADF
clrf ADREF ; Vref = Vdd & Vss
clrf ADREF ; Vref = Vdd & Vss
clrf ADPCH ; select RA0/AN0
clrf ADACQ ; software controlled acquisition time
clrf ADCAP ; default S&H capacitance
clrf ADRPT ; no repeat measurements
clrf ADACT ; auto-conversion disabled
                                      ; Legacy mode, no filtering, ADRES->ADPREV
       movlw B'10010100' ; ADC On, right-justified, FRC clock
                    ADCON0
       movwf
       BANKSEL TRISA
                                      ;
       bsf
                  TRISA,0 ; Set RAO to input
       BANKSEL ANSEL ;
bsf ANSEL,0 ; Set RAO to analog
                   SampleTime ; Acquisiton delay
        call
        BANKSEL ADCON0
       bsf ADCON0, ADGO ; Start conversion
       btfsc ADCON0,ADGO ; Is conversion done?
goto $-2 ; No, test again
       BANKSEL ADRESH ;
movf ADRESH,W ; Read upper 2 bits
movwf RESULTHI ; store in GPR space
movf ADRESL,W ; Read lower 8 bits
movwf RESULTLO ; Store in GPR space
```

Example 33-2. ADC Conversion (C)

```
/*This code block configures the ADC
for polling, V_{\text{DD}} and V_{\text{SS}} references, ADCRC
oscillator and ANO input.
Conversion start & polling for completion
are included.
  */
     void main() {
         //System Initialize
         initializeSystem();
          //Setup ADC
         ADCONObits.FM = 1; //right justify
ADCONObits.CS = 1; //FRC Clock
ADPCH = 0x00; //RA0 is Analog channel
         TRISAbits.TRISA0 = 1; //Set RA0 to input
         ANSELAbits.ANSELA0 = 1; //Set RA0 to analog
         ADCONObits.ON = 1;
                                      //Turn ADC On
     while (1) {
         ADCONObits.GO = 1;
                                    //Start conversion
         while (ADCONObits.GO); //Wait for conversion done
         resultHigh = ADRESH; //Read result
resultLow = ADRESL; //Read result
     }
 }
```



33.3 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (C_{HOLD}) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 33-4. The source impedance (R_S) and the internal sampling switch (R_{SS}) impedance directly affect the time required to charge the capacitor C_{HOLD} . The sampling switch (R_{SS}) impedance varies over the device voltage (V_{DD}), refer to Figure 33-4. The maximum recommended impedance for analog sources is 10 k Ω . As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be completed before the conversion can be started. To calculate the minimum acquisition time, Equation 33-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

Equation 33-1. Acquisition Time Example

Assumptions: Temperature = 50°C; External impedance = 10 k Ω ; V_{DD} = 5.0V

T_{ACQ} = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient

$$T_{ACQ} = T_{AMP} + T_C + T_{COFF}$$

 $T_{ACQ} = 2 \mu s + T_C + [(Temperature - 25^{\circ}C) (0.05 \mu s/^{\circ}C)]$ The value for T_C can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{\left(2^{n+1}\right) - 1}\right) = V_{CHOLD}; [1] V_{CHOLD} \text{ charged to within } \frac{1}{2} \text{ LSb}$$

$$V_{APPLIED}\left(1 - e^{\frac{-T_C}{RC}}\right) = V_{CHOLD}; [2] V_{CHOLD} \text{ charge response to } V_{APPLIED}$$

$$V_{APPLIED}\left(1 - e^{\frac{-T_C}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{\left(2^{n+1}\right) - 1}\right); \text{ Combining [1] and [2]}$$

Note: Where n = ADC resolution in bits

Solving for T_C:

$$T_{C} = -C_{HOLD}(R_{IC} + R_{SS} + R_{S}) \ln (1/2047)$$

$$T_{C} = -10 \, pF(1 \, k\Omega + 7 \, k\Omega + 10 \, k\Omega) \ln (0.0004885)$$

$$T_{C} = 1.37 \, \mu s$$

Therefore:

$$T_{ACQ} = 2 \,\mu s + 892 \,ns + \left[\left(50^{\circ}C - 25^{\circ}C \right) \, \left(\, 0.05 \,\mu s / {}^{\circ}C \right) \right]$$
$$T_{ACQ} = 4.62 \,\mu s$$

Notes:

- 1. The reference voltage (V_{REF}) has no effect on the equation, since it cancels itself out.
- 2. The charge holding capacitor (C_{HOLD}) is not discharged after each conversion.
- 3. The maximum recommended impedance for analog sources is 10 k Ω . This is required to meet the pin leakage specification.



Figure 33-4. Analog Input Model





Figure 33-5. ADC Transfer Function



33.4 Capacitive Voltage Divider (CVD) Features

The ADC module contains several features that allow the user to perform a relative capacitance measurement on any ADC channel using the internal ADC Sample-and-Hold capacitance as a reference. This relative capacitance measurement can be used to implement capacitive touch or proximity sensing applications. The following figure shows the basic block diagram of the CVD portion of the ADC module.






Figure 33-6. Hardware Capacitive Voltage Divider Block Diagram

33.4.1 CVD Operation

A CVD operation begins with the ADC's internal Sample-and-Hold capacitor (C_{HOLD}) being disconnected from the path which connects it to the external capacitive sensor node. While disconnected, C_{HOLD} is precharged to V_{DD} or V_{SS} the sensor node is also charged to V_{SS} or V_{DD} , respectively to the level opposite that of C_{HOLD} . When the precharge phase is complete, the V_{DD}/V_{SS} bias paths for the two nodes are shut off and the paths between C_{HOLD} and the external sensor node is reconnected, at which time the acquisition phase of the CVD operation begins. During acquisition, a capacitive voltage divider is formed between the precharged C_{HOLD} and sensor nodes, which results in a final voltage level setting on C_{HOLD} which is determined by the capacitances and precharge levels of the two nodes. After acquisition, the ADC converts the voltage level on C_{HOLD} . This process is then repeated with the selected precharge levels inverted for both the C_{HOLD} and the sensor nodes. The waveform for two CVD measurements, which is known as differential CVD measurement, is shown in the following figure.






Figure 33-7. Differential CVD Measurement Waveform

33.4.2 Precharge Control

The Precharge stage is an optional period of time that brings the external channel and internal Sample-and-Hold capacitor to known voltage levels. Precharge is enabled by writing a nonzero value to the ADPRE register. This stage is initiated when an ADC conversion begins, either from setting the ADGO bit, a Special Event Trigger, or a conversion restart from the computation functionality. If the ADPRE register is cleared when an ADC conversion begins, this stage is skipped.

During the precharge time, C_{HOLD} is disconnected from the outer portion of the sample path that leads to the external capacitive sensor and is connected to either V_{DD} or V_{SS} , depending on the value of the ADPPOL bit. At the same time, the port pin logic of the selected analog channel is overridden to drive a digital high or low out, in order to precharge the outer portion of the ADC's sample path, which includes the external sensor. The output polarity of this override is also determined by the ADPPOL bit such that the external sensor cap is charged opposite that of the internal C_{HOLD} cap. The amount of time that this charging needs is controlled by the ADPRE register.

Important: The external charging overrides the TRIS setting of the respective I/O pin. If there is a device attached to this pin, precharge must not be used.

33.4.3 Acquisition Control for CVD (ADPRE > 0)

The Acquisition stage allows time for the voltage on the internal Sample-and-Hold capacitor to charge or discharge from the selected analog channel. This acquisition time is controlled by the



ADACQ register. When ADPRE = 0, acquisition starts at the beginning of conversion. When ADPRE > 0, the acquisition stage begins when precharge ends.

At the start of the acquisition stage, the port pin logic of the selected analog channel is overridden to turn off the digital high/low output drivers so they do not affect the final result of the charge averaging. Also, the selected ADC channel is connected to C_{HOLD} . This allows charge averaging to proceed between the precharged channel and the C_{HOLD} capacitor.

Important: When ADPRE > 0 setting ADACQ to '0' will set a maximum acquisition time (256 ADC clock cycles). When precharge is disabled, setting ADACQ to '0' will disable hardware acquisition time control.

33.4.4 Guard Ring Outputs


Figure 33-8 shows a typical guard ring circuit. C_{GUARD} represents the capacitance of the guard ring trace placed on the PCB board. The user selects values for R_A and R_B that will create a voltage profile on C_{GUARD} , which will match the selected acquisition channel.

The purpose of the guard ring is to generate a signal in phase with the CVD sensing signal to minimize the effects of the parasitic capacitance on sensing electrodes. It also can be used as a mutual drive for mutual capacitive sensing. For more information about active guard and mutual drive, see AN1478, *"mTouchTMSensingSolution Acquisition Methods Capacitive Voltage Divider"*.

The ADC has two guard ring drive outputs, ADGRDA and ADGRDB. These outputs can be routed through PPS controls to I/O pins (see the **"PPS - Peripheral Pin Select Module"** chapter for details). The polarity of these outputs are controlled by the ADGPOL and ADIPEN bits.

At the start of the first precharge stage, both outputs are set to match the ADGPOL bit. Once the acquisition stage begins, ADGRDA changes polarity, while ADGRDB remains unchanged. When performing a double sample conversion, setting the ADIPEN bit causes both guard ring outputs to transition to the opposite polarity of ADGPOL at the start of the second precharge stage, and ADGRDA toggles again for the second acquisition. For more information on the timing of the guard ring output, refer to Figure 33-8 and Figure 33-9.

Figure 33-8. Guard Ring Circuit









Figure 33-9. Differential CVD with Guard Ring Output Waveform








33.4.5 Additional Sample-and-Hold Capacitance

Additional capacitance can be added in parallel with the internal Sample-and-Hold capacitor (C_{HOLD}) by using the ADCAP register. This register selects a digitally programmable capacitance that is added to the ADC conversion bus, increasing the effective internal capacitance of the Sample-and-Hold capacitor in the ADC module. This is used to improve the match between internal and external capacitance for a better sensing performance. The additional capacitance does not affect analog performance of the ADC because it is not connected during conversion. See Figure 33-11.

33.5 Computation Operation

The ADC module hardware is equipped with post conversion computation features. These features provide data post-processing functions that can be operated on the ADC conversion result, including digital filtering/averaging and threshold comparison functions.





The operation of the ADC computational features is controlled by the ADMD bits.

The module can be operated in one of five modes:

- Basic: This is a legacy mode. In this mode, ADC conversion occurs on single (ADDSEN = 0) or double (ADDSEN = 1) samples. ADIF is set after each conversion is complete.
- Accumulate: With each trigger, the ADC conversion result is added to the accumulator and ADCNT increments. ADIF is set after each conversion. ADTIF is set according to the calculation mode.
- Average: With each trigger, the ADC conversion result is added to the accumulator. When the ADRPT number of samples have been accumulated, a threshold test is performed. Upon the next trigger, the accumulator is cleared. For the subsequent tests, additional ADRPT samples are required to be accumulated.
- Burst Average: At the trigger, the accumulator is cleared. The ADC conversion results are then collected repetitively until ADRPT samples are accumulated and finally the threshold is tested.
- Low-Pass Filter (LPF): With each trigger, the ADC conversion result is sent through a filter. When ADRPT samples have occurred, a threshold test is performed. Every trigger after that the ADC conversion result is sent through the filter and another threshold test is performed.

The five modes are summarized in the following table.



Table 33-4. Computation Modes

- Register Clear Event		Register Clear Event	Value after Cy	cle ⁽²⁾ Completion	Т	hreshold Operatio	Value at ADTIF Interrupt			
Mode	ADMD	ADACC and ADCNT	ADACC ⁽¹⁾	ADCNT	Retrigger	Threshold Test	Interrupt	ADAOV	ADFLTR	ADCN ⁻
Basic	0	ADACLR = 1	Unchanged	Unchanged	No	Every Sample	If threshold=true	N/A	N/A	count
Accumulate	1	ADACLR = 1	S1 + ADACC or (S2-S1) + ADACC	If (ADCNT=FF): ADCNT, otherwise: ADCNT+1	No	Every Sample	If threshold=true	ADACC Overflow	ADACC/2 ^{ADCRS}	count
Average	2	ADACLR = 1 or ADCNT ≥ ADRPT at ADGO or retrigger	S1 + ADACC or (S2-S1) + ADACC	If (ADCNT=FF): ADCNT, otherwise: ADCNT+1	No	If ADCNT ≥ ADRPT	lf threshold=true	ADACC Overflow	ADACC/2 ^{ADCRS}	count
Burst Average	3	ADACLR = 1 or ADGO set or retrigger	Each repetition: same as Average End with sum of all samples	Each repetition: same as Average End with ADCNT=ADRPT	Repeat while ADCNT < ADRPT	If ADCNT ≥ ADRPT	If threshold=true	ADACC Overflow	ADACC/2 ^{ADCRS}	ADRPT
Low-pass Filter	4	ADACLR = 1	S1 + ADACC-ADACC/ 2 ^{ADCRS} or (S2-S1) + ADACC- ADACC/2 ^{ADCRS}	If (ADCNT=FF): ADCNT, otherwise: ADCNT+1	No	If ADCNT ≥ ADRPT	lf threshold=true	ADACC Overflow	Filtered Value	count

Notes:

1. S1 and S2 are abbreviations for Sample 1 and Sample 2, respectively. When ADDSEN = 0, S1 = ADRES. When ADDSEN = 1, S1 = ADPREV and S2 = ADRES.

2. When ADDSEN = 0, then Cycle means one conversion. When ADDSEN = 1 then Cycle means two conversions.

33.5.1 Digital Filter/Average

The digital filter/average module consists of an accumulator with data feedback options, and control logic to determine when threshold tests need to be applied. The accumulator is a 16-bit wide register that can be accessed through the ADACC registers.

Upon each trigger event (the ADGO bit set or external event trigger), the ADC conversion result is added to the accumulator. If the accumulated value exceeds $2^{(accumulator_width)} - 1 = 2^{16} = 65535$, the ADAOV overflow bit is set.

The number of samples to be accumulated is determined by the ADRPT (A/D Repeat Setting) register. Each time a sample is added to the accumulator, the ADCNT register is incremented. Once ADRPT samples are accumulated (ADCNT = ADRPT), an accumulator clear command can be issued by the software by setting the ADACLR bit. Setting the ADACLR bit will also clear the ADAOV (Accumulator overflow) bit, as well as the ADCNT register. The ADACLR bit is cleared by the hardware when accumulator clearing action is complete.

Important: When ADC is operating from FRC, five FRC clock cycles are required to execute the ADACC clearing operation.

The ADCRS bits control the data shift on the accumulator result, which effectively divides the value in accumulator (ADACC) registers. For the Accumulate mode of the digital filter, the shift provides a simple scaling operation. For the Average/Burst Average mode, the shift bits are used to determine number of samples for averaging. For the Low-pass Filter mode, the shift is an integral part of the filter, and determines the cutoff frequency of the filter. Table 33-5 shows the -3 dB cutoff frequency in ω T (radians) and the highest signal attenuation obtained by this filter at nyquist frequency (ω T = π).

ADCRS	ωT (radians) @ -3 dB Frequency	dB @ F _{nyquist} =1/(2T)
1	0.72	-9.5
2	0.284	-16.9
3	0.134	-23.5
4	0.065	-29.8
5	0.032	-36.0
6	0.016	-42.0

Table 33-5. Low-pass Filter -3 dB Cutoff Frequency

33.5.2 Basic Mode

Basic mode (ADMD = 000) disables all additional computation features. In this mode, no accumulation occurs but threshold error comparison is performed. Double sampling, Continuous mode, and all CVD features are still available, but no features involving the digital filter/average features are used.

33.5.3 Accumulate Mode

In Accumulate mode (ADMD = 001), after every conversion, the ADC result is added to the ADACC register. The ADACC register is right-shifted by the value of the ADCRS bits. This right-shifted value is copied in to the ADFLT register. The Formatting mode does not affect the right-justification of the ADACC value. Upon each sample, ADCNT is also incremented, incrementing the number of samples accumulated. After each sample and accumulation, the ADACC value has a threshold comparison performed on it (see Threshold Comparison) and the ADTIF interrupt may trigger.

33.5.4 Average Mode

In Average Mode (ADMD = 010), the ADACC registers accumulate with each ADC sample, much as in Accumulate mode, and the ADCNT register increments with each sample. The ADFLT register is



also updated with the right-shifted value of the ADACC register. The value of the ADCRS bits governs the number of right shifts. However, in Average mode, the threshold comparison is performed upon ADCNT being greater than or equal to a user-defined ADRPT value. In this mode when ADRPT = 2^ADCNT, then the final accumulated value will be divided by number of samples, allowing for a threshold comparison operation on the average of all gathered samples.

33.5.5 Burst Average Mode

The Burst Average mode (ADMD = 011) acts the same as the Average mode in most respects. The one way it differs is that it continuously retriggers ADC sampling until the ADCNT value is greater than or equal to ADRPT, even if Continuous Sampling mode (see Continuous Sampling Mode) is not enabled. This allows for a threshold comparison on the average of a short burst of ADC samples.

33.5.6 Low-pass Filter Mode

The Low-pass Filter mode (ADMD = 100) acts similarly to the Average mode in how it handles samples (accumulates samples until ADCNT value greater than or equal to ADRPT, then triggers threshold comparison), but instead of a simple average, it performs a low-pass filter operation on all of the samples, reducing the effect of high-frequency noise on the average, then performs a threshold comparison on the results. (see Computation Operation for a more detailed description of the mathematical operation). In this mode, the ADCRS bits determine the cutoff frequency of the low-pass filter (as demonstrated by Digital Filter/Average).

33.5.7 Threshold Comparison

At the end of each computation:

- The conversion results are latched and held stable at the end-of-conversion.
- The error (ADERR) is calculated based on a difference calculation which is selected by the ADCALC bits. The value can be one of the following calculations (see Table 33-6 for more details):
 - The first derivative of single measurements
 - The CVD result when double-sampling is enabled
 - The current result vs. a setpoint
 - The current result vs. the filtered/average result
 - The first derivative of the filtered/average value
 - Filtered/average value vs. a setpoint
- The result of the calculation (ADERR) is compared to the upper and lower thresholds, ADUTH and ADLTH registers, to set the ADUTHR and ADLTHR flag bits. The threshold logic is selected by ADTMD bits. The threshold trigger option can be one of the following:
 - Never interrupt
 - Error is less than lower threshold
 - Error is greater than or equal to lower threshold
 - Error is between thresholds (inclusive)
 - Error is outside of thresholds
 - Error is less than or equal to upper threshold
 - Error is greater than upper threshold
 - Always interrupt regardless of threshold test results
 - If the threshold condition is met, the threshold interrupt flag ADTIF is set.



Notes:

- 1. The threshold tests are signed operations.
- 2. If ADAOV is set, a threshold interrupt is signaled. It is good practice for threshold interrupt handlers to verify the validity of the threshold by checking ADAOV.

		ADERR	
ADCALC	ADDSEN = 0 Single-Sample Mode	ADDSEN = 1 CVD Double-Sample Mode ⁽¹⁾	Application
111	ADFLTR	ADFLTR	Filtered results above or below the threshold
110	ADRES	ADRES	Measurement above or below the threshold
101	ADLFTR-ADSTPT	ADFLTR-ADSTPT	Average/filtered value vs. setpoint
100	ADPREV-ADFLTR	ADPREV-ADFLTR	First derivative of filtered value ⁽³⁾ (negative)
011	Reserved	Reserved	Reserved
010	ADRES-ADFLTR	(ADRES-ADPREV)-ADFLTR	Actual result vs. averaged/filtered value
001	ADRES-ADSTPT	(ADRES-ADPREV)-ADSTPT	Actual result vs.setpoint
000	ADRES-ADPREV	ADRES-ADPREV	First derivative of single measurement ⁽²⁾
			Actual CVD result ^(1,2)

Table 33-6. ADC Error Calculation Mode

Notes:

- 1. When ADDSEN = 1, ADERR is computed only after every second sample.
- 2. When ADPSIS = 0.
- 3. When ADPSIS = 1.

33.5.8 Continuous Sampling Mode

Setting the ADCONT bit register automatically retriggers a new conversion cycle after updating the ADACC register. That means the ADGO bit is set to generate automatic retriggering, until the device Reset occurs or the ADSOI A/D Stop-on-interrupt bit is set (correct logic).

33.5.9 Double Sample Conversion

Double sampling is enabled by setting the ADDSEN bit. When this bit is set, two conversions are required before the module will calculate threshold error. Each conversion must still be triggered separately when ADCONT = 0. The first conversion will set the ADMATH bit and update ADACC, but will not calculate ADERR or trigger ADTIF. When the second conversion completes, the first value is transferred to ADPREV (depending on the setting of ADPSIS) and the value of the second conversion is placed into ADRES. Only upon the completion of the second conversion is ADERR calculated and ADTIF triggered (depending on the value of ADCALC).



33.6 Register Summary - ADC Control

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0F55										
0x0F56	ADACT	7:0						ADACT[4:0]		
0x0F57	ADCLK	7:0					ADC	S[5:0]		
0x0F58	ADREF	7:0				ADNREF			ADPR	EF[1:0]
0x0F59	ADCON1	7:0	ADPPOL	ADIPEN	ADGPOL					ADDSEN
0x0F5A	ADCON2	7:0	ADPSIS		ADCRS[2:0]		ADACLR		ADMD[2:0]	
0x0F5B	ADCON3	7:0			ADCALC[2:0]		ADSOI		ADTMD[2:0]	
0x0F5C	ADACQ	7:0				ADAC	Q[7:0]			
0x0F5D	ADCAP	7:0						ADCAP[4:0]		
0x0F5E	ADPRE	7:0			ADPRE[7:0]					
0x0F5F	ADPCH	7:0			ADPCH[5:0]					
0x0F60	ADCON0	7:0	ADON	ADCONT		ADCS		ADFM		ADGO
0x0F61	ADPREV	7:0				ADPRE	VL[7:0]			
UXUFUI	ADFREV	15:8				ADPRE	VH[7:0]			
0x0F63	ADRES	7:0				ADRE	SL[7:0]			
020502	ADRES	15:8				ADRES	GH[7:0]			
0x0F65	ADSTAT	7:0	ADAOV	ADUTHR	ADLTHR	ADMATH			ADSTAT[2:0]	
0x0F66	ADRPT	7:0				ADRP	T[7:0]			
0x0F67	ADCNT	7:0				ADCN	T[7:0]			
0x0F68	ADSTPT	7:0				ADSTP	TL[7:0]			
UXUFUO	AUSTET	15:8					TH[7:0]			
0x0F6A	ADLTH	7:0				ADLTH	HL[7:0]			
UXUFUA	ADLIII	15:8				ADLTH	IH[7:0]			
0x0F6C	ADUTH	7:0				ADUTI	HL[7:0]			
UXUFOC	ADUTH	15:8				ADUTH	HI[7:0]			
0x0F6E	ADERR	7:0	ADERRL[7:0]							
UXUFUE	ADERK	15:8				ADERF	RH[7:0]			
0x0F70	ADACC	7:0				ADAC	CL[7:0]			
020570	ADACC	15:8				ADACO	CH[7:0]			
0x0F72	ADFLTR	7:0				ADFLT	RL[7:0]			
UXUF/2	AUFLIK	15:8				ADFLT	RH[7:0]			

33.7 Register Definitions: ADC Control



33.7.1 ADCON0

Name:	ADCON0
Offset:	0xF60

ADC Control Register 0

Bit	7	6	5	4	3	2	1	0
	ADON	ADCONT		ADCS		ADFM		ADGO
Access	R/W	R/W		R/W		R/W		R/W/HC
Reset	0	0		0		0		0

Bit 7 – ADON ADC Enable bit

Value	Description
1	ADC is enabled
0	ADC is disabled

Bit 6 – ADCONT ADC Continuous Operation Enable bit

Value	Description
1	ADGO is retriggered upon completion of each conversion trigger until ADTIF is set (if ADSOI is set) or until ADGO is cleared (regardless of the value of ADSOI)
0	ADC is cleared upon completion of each conversion trigger

Bit 4 – ADCS ADC Clock Selection bit

Value	Description
1	Clock supplied from FRC dedicated oscillator
0	Clock supplied by Fosc, divided according to ADCLK register

Bit 2 – ADFM ADC results Format/alignment Selection

Value	Description
1	ADRES and ADPREV data are right justified
0	ADRES and ADPREV data are left justified, zero-filled

Bit 0 - ADGO ADC Conversion Status bit

Value	Description
1	ADC conversion cycle in progress. Setting this bit starts an ADC conversion cycle. The bit is cleared by hardware as determined by the ADCONT bit
0	ADC conversion completed/not in progress



33.7.2 ADCON1

Name:	ADCON1
Offset:	0xF59

ADC Control Register 1

Bit	7	6	5	4	3	2	1	0
Γ	ADPPOL	ADIPEN	ADGPOL					ADDSEN
Access	R/W	R/W	R/W	•		•	•	R/W
Reset	0	0	0					0

Bit 7 – ADPPOL Precharge Polarity bit

Action During 1st Precharge Stage

Value	Condition	Description
x	ADPRE = 0	Bit has no effect
1	ADPRE > 0 and ADC input is I/O pin	Pin shorted to AV _{DD}
0	ADPRE > 0 and ADC input is I/O pin	Pin shorted to V _{SS}
1	ADPRE > 0 and ADC input is internal	C _{HOLD} shorted to AV _{DD}
0	ADPRE > 0 and ADC input is internal	C _{HOLD} shorted to V _{SS}

Bit 6 – ADIPEN A/D Inverted Precharge Enable bit

Value	Condition	Description
x	ADDSEN = 0	Bit has no effect
1	ADDSEN = 1	The precharge and guard signals in the second conversion cycle are the opposite polarity of the first cycle
0	ADDSEN = 1	Both conversion cycles use the precharge and guards specified by ADPPOL and ADGPOL

Bit 5 – ADGPOL Guard Ring Polarity Selection bit

Value	Description
1	ADC guard ring outputs start as digital high during Precharge stage
0	ADC guard ring outputs start as digital low during Precharge stage

Bit 0 – ADDSEN Double-Sample Enable bit

Value	Description
1	Two conversions are processed as a pair. The selected computation is performed after every second conversion.
0	Selected computation is performed after every conversion



33.7.3 ADCON2

Name:	ADCON2
Offset:	0xF5A

ADC Control Register 2

Bit	7	6	5	4	3	2	1	0
Γ	ADPSIS		ADCRS[2:0]		ADACLR		ADMD[2:0]	
Access	R/W	R/W	R/W	R/W	R/W/HC	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – ADPSIS ADC Previous Sample Input Select bits

Value	Description
1	ADFLTR is transferred to ADPREV at start-of-conversion
0	ADRES is transferred to ADPREV at start-of-conversion

Bits 6:4 - ADCRS[2:0] ADC Accumulated Calculation Right Shift Select bits

Value	Condition	Description
1 to 6	ADMD = 'b100	Low-pass filter time constant is 2 ^{ADCRS} , filter gain is 1:1 ⁽²⁾
1 to 6	ADMD = 'b011 to 'b001	The accumulated value is right-shifted by ADCRS (divided by 2 ^{ADCRS}) ^(1,2)
х	ADMD = 'b000	These bits are ignored

Bit 3 – ADACLR A/D Accumulator Clear Command bit⁽³⁾

Value	Description
1	ADACC, ADAOV and ADCNT registers are cleared
0	Clearing action is complete (or not started)

Bits 2:0 - ADMD[2:0] ADC Operating Mode Selection bits⁽⁴⁾

Value	Description
111-101	Reserved
100	Low-pass Filter mode
011	Burst Average mode
010	Average mode
001	Accumulate mode
000	Basic (Legacy) mode

Notes:

- 1. To correctly calculate an average, the number of samples (set in ADRPT) must be 2^{ADCRS}.
- 2. ADCRS = 'b111 and 'b000 are reserved.
- 3. This bit is cleared by hardware when the accumulator operation is complete; depending on oscillator selections, the delay may be many instructions.
- 4. See Table 33-4 for Full mode descriptions.



33.7.4 ADCON3

Name:	ADCON3
Offset:	0xF5B

ADC Control Register 3

Bit	7	6	5	4	3	2	1	0
			ADCALC[2:0]		ADSOI		ADTMD[2:0]	
Access		R/W	R/W	R/W	R/W/HC	R/W	R/W	R/W
Reset		0	0	0	0	0	0	0

Bits 6:4 – ADCALC[2:0] ADC Error Calculation Mode Select bits See Table 33-6 for selection details.

Bit 3 - ADSOI ADC Stop-on-Interrupt bit

Value	Condition	Description
1	ADCONT = 1	ADGO is cleared when the threshold conditions are met, otherwise the conversion is retriggered
0	ADCONT = 1	ADGO is not cleared by hardware, must be cleared by software to stop retriggers
х	ADCONT = 0	This bit is not used

Bits 2:0 – ADTMD[2:0] Threshold Interrupt Mode Select bits

Value	Description
111	Interrupt regardless of threshold test results
110	Interrupt if ADERR > ADUTH
101	Interrupt if ADERR ≤ ADUTH
100	Interrupt if ADERR < ADLTH or ADERR > ADUTH
011	Interrupt if ADERR > ADLTH and ADERR < ADUTH
010	Interrupt if $ADERR \ge ADLTH$
001	Interrupt if ADERR < ADLTH
000	Never interrupt



33.7.5 ADSTAT

Name:	ADSTAT
Offset:	0xF65

ADC Status Register

Bit	7	6	5	4	3	2	1	0
	ADAOV	ADUTHR	ADLTHR	ADMATH			ADSTAT[2:0]	
Access	R/C/HS/HC	RO	RO	R/C/HS/HC		RO	RO	RO
Reset	0	0	0	0		0	0	0

Bit 7 – ADAOV ADC Accumulator Overflow bit

Value	Description
1	ADC accumulator or ADERR calculation have overflowed
0	ADC accumulator and ADERR calculation have not overflowed

Bit 6 – ADUTHR ADC Module Greater-than Upper Threshold Flag bit

Value	Description
1	ADERR > ADUTH
0	ADERR ≤ ADUTH

Bit 5 – ADLTHR ADC Module Less-than Lower Threshold Flag bit

Value	Description
1	ADERR < ADLTH
0	ADERR ≥ ADLTH

Bit 4 – ADMATH ADC Module Computation Status bit

Value	Description
1	Registers ADACC, ADFLTR, ADUTH, ADLTH and the ADAOV bit are updating or have already updated
0	Associated registers/bits have not changed since this bit was last cleared

Bits 2:0 – ADSTAT[2:0]

ADC Module Cycle Multi-Stage Status bits⁽¹⁾

Value	Description
111	ADC module is in 2 nd conversion stage
110	ADC module is in 2 nd acquisition stage
101	ADC module is in 2 nd precharge stage
100	ADC computation is suspended between 1 st and 2 nd sample; the computation results are incomplete and awaiting data from the 2 nd sample ^(2,3)
011	ADC module is in 1 st conversion stage
010	ADC module is in 1 st acquisition stage
001	ADC module is in 1 st precharge stage
000	ADC module is not converting

Notes:

- 1. If ADCS = 1, and $F_{OSC} < F_{RC}$, the indicated status may not be valid.
- 2. If ADC clock source is ADCRC and F_{OSC} < ADRC, the indicated status may not be valid.
- 3. STAT = 'b100 appears between the two triggers when DSEN = 1 and CONT = 0.



33.7.6 ADCLK

Name:	ADCLK
Offset:	0xF57

ADC Clock Selection Register

Bit	7	6	5	4	3	2	1	0
					ADCS	5[5:0]		
Access		•	R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0

Bits 5:0 - ADCS[5:0] ADC Conversion Clock Select bits

Value	Description
XXXXXX	ADC Clock frequency = F _{OSC} /(2*(ADCS[5:0]+1))



33.7.7 ADREF

Name:	ADREF
Offset:	0xF58

ADC Reference Selection Register

Bit	7	6	5	4	3	2	1	0
				ADNREF			ADPR	EF[1:0]
Access		•		R/W	•		R/W	R/W
Reset				0			0	0

Bit 4 – ADNREF ADC Negative Voltage Reference Selection bit

Value	Description
1	V _{REF} - is connected to external V _{REF} -
0	V _{REF} - is connected to AV _{SS}

Bits 1:0 – ADPREF[1:0] ADC Positive Voltage Reference Selection bits

Value	Description
11	V _{REF} + is connected to internal Fixed Voltage Reference (FVR) module
10	V _{REF} + is connected to external V _{REF} +
01	Reserved
00	V_{REF} + is connected to V_{DD}



33.7.8 ADPCH

Name:	ADPCH
Offset:	0xF5F

ADC Positive Channel Selection Register

Bit	7	6	5	4	3	2	1	0
					ADPC	H[5:0]		
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0

Bits 5:0 – ADPCH[5:0] ADC Positive Input Channel Selection bits See Channel Selection Table for input selection details.



33.7.9 ADPRE

Name:	ADPRE
Offset:	0xF5E

ADC Precharge Time Control Register

Bit	7	6	5	4	3	2	1	0	
	ADPRE[7:0]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bits 7:0 - ADPRE[7:0] Precharge Time Select bits

ADPRE Value	Precharge Time			
	ADCS = `0'	ADCS = \1'		
255	255 clocks of F _{OSC}	255 clocks of F _{RC}		
254	254 clocks of F _{OSC}	254 clocks of F _{RC}		
2	2 clocks of F _{OSC}	2 clocks of F _{RC}		
1	1 clock of F _{OSC}	1 clocks of F _{RC}		
0	Not included in the data conversion cycle			



33.7.10 ADACQ

Name:	ADACQ
Offset:	0xF5C

ADC Acquisition Time Control Register

Bit	7	6	5	4	3	2	1	0
	ADACQ[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 – ADACQ[7:0] Acquisition (charge share time) Select bits

Table 33-7.

ADACQ Value	Acquisition Time				
	ADCS = `0'	ADCS = \1'			
255	255 clock of F _{OSC}	255 clock of F _{RC}			
254	254 clock of F _{OSC}	254 clock of F _{RC}			
2	2 clock of F _{OSC}	2 clock of F _{RC}			
1	1 clock of F _{OSC}	1 clock of F _{RC}			
0	Not included in the data conversion cycle ⁽¹⁾				

Note:

1. If ADPRE is not equal to '0', then ADACQ = $0b0000_{000}$ means Acquisition Time is 256 clocks of F_{OSC} or F_{RC} .



33.7.11 ADCAP

Name:	ADCAP
Offset:	0xF5D

ADC Additional Sample Capacitor Selection Register

Bit	7	6	5	4	3	2	1	0
						ADCAP[4:0]		
Access				R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

Bits 4:0 - ADCAP[4:0] ADC Additional Sample Capacitor Selection bits

Value	Description
11111 - 00001	Additional capacitance for sample capacitor (in pF)
00000	No additional capacitance



33.7.12 ADRPT

Name:	ADRPT
Offset:	0xF66

ADC Repeat Setting Register

Bit	7	6	5	4	3	2	1	0
	ADRPT[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 - ADRPT[7:0] ADC Repeat Threshold bits

Determines the number of times that the ADC is triggered for a threshold check. When ADCNT reaches this value the error threshold is checked. Used when the computation mode is Low-pass Filter, Burst Average, or Average. See Table 33-4 for more details.



33.7.13 ADCNT

Name:	ADCNT
Offset:	0xF67

ADC Repeat Counter Register

Bit	7	6	5	4	3	2	1	0
	ADCNT[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 – ADCNT[7:0] ADC Repeat Count bits

Counts the number of times that the ADC is triggered before the threshold is checked. When this value reaches ADPRT then the threshold is checked. Used when the computation mode is Low-pass Filter, Burst Average, or Average. See Table 33-4 for more details.



33.7.14 ADFLTR

Name:ADFLTROffset:0xF72

ADC Filter Register. In Accumulate, Average, and Burst Average mode, this is equal to ADACC right shifted by the ADCRS bits of ADCON2. In LPF mode, this is the output of the low-pass filter.

Bit	15	14	13	12	11	10	9	8
				ADFLT	RH[7:0]			
Access	RO	RO	RO	RO	RO	RO	RO	RO
Reset	х	х	х	х	х	х	х	х
Bit	7	6	5	4	3	2	1	0
				ADFLT	RL[7:0]			
Access	RO	RO	RO	RO	RO	RO	RO	RO
Reset	х	х	х	х	х	х	х	х

Bits 15:8 – ADFLTRH[7:0] ADC Filter Output Most Significant bits

Bits 7:0 - ADFLTRL[7:0] ADC Filter Output Least Significant bits



33.7.15 ADRES

Name:	ADRES
Offset:	0xF63

ADC Result Register

Bit	15	14	13	12	11	10	9	8
				ADRES	5H[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				ADRES	5L[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:8 - ADRESH[7:0] ADC Result Register bits. High bits

Value	Condition	Description
0x00,0x01 ,0x02,0x0 3		Upper 2 bits of result
0x00 to 0xFF	ADFM = 0	Upper 8 bits of result

Bits 7:0 - ADRESL[7:0] ADC Result Register bits. Lower bits

Value	Condition	Description
0x00 to	ADFM = 1	Lower 8 bits of result
0xFF		
0x00,0x40	ADFM = 0	Lower 2 bits of result
,0x80,0xC		
0		



33.7.16 ADPREV

Name:	ADPREV
Offset:	0xF61

ADC Previous Result Register

Bit	15	14	13	12	11	10	9	8
				ADPRE	VH[7:0]			
Access	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				ADPRE	VL[7:0]			
Access	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0

Bits 15:8 - ADPREVH[7:0] Previous ADC Result Most Significant bits

Value	Condition	Description
0 to 0xFF	ADPSIS = 1	Upper byte of ADFLTR at the start of current ADC conversion
0 to 0xFF	ADPSIS = 0	Upper bits of ADRES at the start of current ADC conversion ⁽¹⁾

Bits 7:0 - ADPREVL[7:0] Previous ADC Result Least Significant bits

Value	Condition	Description
0 to 0xFF	ADPSIS = 1	Lower byte of ADFLTR at the start of current ADC conversion
0 to 0xFF	ADPSIS = 0	Lower bits of ADRES at the start of current ADC conversion ⁽¹⁾

Note: When ADPSIS = 0, ADPREVH and ADPREVL use the same data format as ADRESH and ADRESL, as determined by the ADFM bit. Refer to ADRES for details.



33.7.17 ADACC

Name:	ADACC
Offset:	0xF70

ADC Accumulator Register See Table 33-4 for more details.

Bit	15	14	13	12	11	10	9	8
				ADACO	[H[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	х	х	х	х	х	х	х	х
Bit	7	6	5	4	3	2	1	0
				ADACO	CL[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	х	х	х	х	х	х	х	х

Bits 15:8 - ADACCH[7:0]

ADC Accumulator Most Significant Byte.

Reset States: POR/BOR = xxxxxxx All Other Resets = uuuuuuu

Bits 7:0 – ADACCL[7:0]

ADC Accumulator Least Significant Byte.

Reset States: POR/BOR = xxxxxxxx All Other Resets = uuuuuuuu



33.7.18 ADSTPT

Name: ADSTPT Offset: 0xF68

ADC Threshold Setpoint Register Depending on ADCALC, may be used to determine ADERR. See Table 33-6 for more details.

Bit	15	14	13	12	11	10	9	8
Γ				ADSTP	TH[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				ADSTP	TL[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:8 - ADSTPTH[7:0]

ADC Threshold Setpoint Most Significant Byte.

Bits 7:0 - ADSTPTL[7:0]

ADC Threshold Setpoint Least Significant Byte.



33.7.19 ADERR

Name:	ADERR
Offset:	0xF6E

ADC Setpoint Error Register. ADC Setpoint Error calculation is determined by the ADCALC bits.

Bit	15	14	13	12	11	10	9	8
	ADERRH[7:0]							
Access	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	ADERRL[7:0]							
Access	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0

Bits 15:8 – ADERRH[7:0]

ADC Setpoint Error MSB

Bits 7:0 - ADERRL[7:0]

ADC Setpoint Error LSB



33.7.20 ADLTH

Name:	ADLTH
Offset:	0xF6A

ADC Lower Threshold Register

ADLTH and ADUTH are compared with ADERR to set the ADUTHR and ADLTHR bits of ADSTAT. Depending on the setting of ADTMD, an interrupt may be triggered by the results of this comparison.

Bit	15	14	13	12	11	10	9	8
Γ				ADLTH	IH[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				ADLTH	HL[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:8 - ADLTHH[7:0] ADC Lower Threshold MSB

Bits 7:0 - ADLTHL[7:0] ADC Lower Threshold LSB



33.7.21 ADUTH

Name:ADUTHOffset:0xF6C

ADC Upper Threshold Register

ADLTH and ADUTH are compared with ADERR to set the ADUTHR and ADLTHR bits of ADSTAT. Depending on the setting of ADTMD, an interrupt may be triggered by the results of this comparison.

Bit	15	14	13	12	11	10	9	8
Γ				ADUTH	HH[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				ADUTH	HL[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:8 – ADUTHH[7:0] ADC Upper Threshold MSB

Bits 7:0 - ADUTHL[7:0] ADC Upper Threshold LSB



33.7.22 ADACT

Name:	ADACT
Offset:	0xF56

ADC AUTO Conversion Trigger Source Selection Register

Bit	7	6	5	4	3	2	1	0
						ADACT[4:0]		
Access				R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

Bits 4:0 - ADACT[4:0] Auto-Conversion Trigger Select Bits

Value	Description
00000 to	See Auto-Conversion Trigger Sources table
11111	



34. CMP - Comparator Module

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed-signal building blocks because they provide analog functionality independent of program execution. The PIC18(L)F67K40 devices have three comparators (C1/C2/C3).


The analog comparator module includes the following features:

- Programmable Input Selection
- Programmable Output Polarity
- Rising/Falling Output Edge Interrupts
- Wake-up from Sleep
- CWG Auto-Shutdown Source
- Selectable Voltage Reference
- ADC Auto-Trigger
- Odd Numbered Timers (Timer1, Timer3, etc.) Gate
- Even Numbered Timers (Timer2, Timer4, etc.) Reset
- CCP Capture Mode Input
- DSM Modulator Source
- Input and Window Signal-to-Signal Measurement Timer

34.1 Comparator Overview

A single comparator is shown in Figure 34-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at V_{IN} + is less than the analog voltage at V_{IN} , the output of the comparator is a digital low level. When the analog voltage at V_{IN} + is greater than the analog voltage at V_{IN} -, the output of the comparator is a digital low level. When the analog voltage at V_{IN} + is greater than the analog voltage at V_{IN} -, the output of the comparator is a digital low level.

Figure 34-1. Single Comparator



Note:

1. The black areas of the output of the comparator represent the uncertainty due to input offsets and response time.






Figure 34-2. Comparator Module Simplified Block Diagram



Related Links

CMxNCH

CMxPCH

34.2 Comparator Control

Each comparator has two control registers: CMxCON0 and CMxCON1.

The CMxCON0 register contains Control and Status bits for the following:

- Enable
- Output
- Output Polarity
- Hysteresis Enable
- Timer1 Output Synchronization

The CMxCON1 register contains Control bits for the following:

- Interrupt on Positive/Negative Edge Enables
- Positive Input Channel Selection
- Negative Input Channel Selection

34.2.1 Comparator Enable

Setting the EN bit enables the comparator for operation. Clearing the CxEN bit disables the comparator, resulting in minimum current consumption.



34.2.2 Comparator Output

The output of the comparator can be monitored by reading either the CxOUT bit or the MCxOUT bit.

The comparator output can also be routed to an external pin through the RxyPPS register. The corresponding TRIS bit must be clear to enable the pin as an output.

Note:

1. The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

Related Links

RxyPPS

Pin Rxy Output Source Selection Register

34.2.3 Comparator Output Polarity

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit. Clearing the CxPOL bit results in a noninverted output.

Table 34-1 shows the output state versus input conditions, including polarity control.

Table 34-1. Comparator Output State vs. Input Conditions

Input Condition	CxPOL	CxOUT
CxVn > CxVp	0	0
CxVn < CxVp	0	1
CxVn > CxVp	1	1
CxVn < CxVp	1	0

34.3 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit.

See the **"Comparator Specifications"** section for more information.

Related Links

Comparator Specifications

34.4 Operation with Timer1 Gate

The output resulting from a comparator operation can be used as a source for gate control of the odd numbered timers (Timer1, Timer3, etc.). See Timer1 Gate for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to the timer by setting the SYNC bit in the CMxCON0 register. This ensures that the timer does not increment while a change in the comparator is occurring. However, synchronization is only possible with the Timer1 clock source. Synchronization with the other odd numbered timers is only possible when they use the same clock source as Timer1.

Related Links

Timer1 Gate

34.4.1 Comparator Output Synchronization

The output from a comparator can be synchronized with Timer1 by setting the SYNC bit.

Once enabled, the comparator output is latched onto the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a Race condition, the comparator output is latched onto the falling edge of the Timer1 clock



source and Timer1 increments on the rising edge of its clock source. See Figure 34-2 and Figure 19-1 for more information.

Related Links

TMR1 - Timer1 Module with Gate Control

34.5 Comparator Interrupt

An interrupt can be generated when either the rising edge or falling edge detector detects a change in the output value of each comparator.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits), the corresponding Interrupt Flag bit (the CxIF bit of the PIR2 register) will be set.

To enable the interrupt, the following bits must be set:

- The EN and POL bits
- The CxIE bit of the PIE2 register
- The INTP bit (for a rising edge detection)
- The INTN bit (for a falling edge detection)
- The PEIE and GIE bits of the INTCON register

The associated Interrupt Flag bit, the CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

Important: Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the CxPOL bit, or by switching the comparator on or off with the CxEN bit.

34.6 Comparator Positive Input Selection

Configuring the PCH bits in the CMxPCH register direct an internal voltage reference or an analog pin to the noninverting input of the comparator:

- CxINy+ analog pin
- DAC output
- Fixed Voltage Reference (FVR)

Important: To use CxINy+ pins as analog input, the appropriate bits must be set in the ANSEL register and the corresponding TRIS bits must also be set to disable the output drivers.

Any time the comparator is disabled (CxEN = 0), all comparator inputs are disabled.

Related Links

FVR - Fixed Voltage Reference DAC - 5-Bit Digital-to-Analog Converter

34.7 Comparator Negative Input Selection

The NCH bits in the CMxNCH register direct an analog input pin and internal reference voltage or analog ground to the inverting input of the comparator:

· CxINy- analog pin



• Fixed Voltage Reference (FVR)

Important: To use CxINy- pins as analog input, the appropriate bits must be set in the ANSEL register and the corresponding TRIS bits must also be set to disable the output drivers.

34.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in Comparator Specifications and Fixed Voltage Reference (FVR) Specifications for more details.

Related Links


Comparator Specifications Fixed Voltage Reference (FVR) Specifications

34.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 34-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to V_{DD} and V_{SS} . The analog input, therefore, must be between V_{SS} and V_{DD} . If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, must have very little leakage current to minimize inaccuracies introduced.

Figure 34-3. Analog Input Model



Related Links Electrical Specifications



34.10 CWG1 Auto-Shutdown Source

The output of the comparator module can be used as an auto-shutdown source for the CWG1 module. When the output of the comparator is active and the corresponding WGASxE is enabled, the CWG operation will be suspended immediately.

Related Links

External Input Source

34.11 ADC Auto-Trigger Source

The output of the comparator module can be used to trigger an ADC conversion. When the ADACT register is set to trigger on a comparator output, an ADC conversion will trigger when the comparator output goes high.

34.12 Even Numbered Timers Reset

The output of the comparator module can be used to reset the even numbered timers (Timer2, Timer4, etc.). When the TxERS register is appropriately set, the timer will reset when the comparator output goes high.

34.13 Operation in Sleep Mode

The comparator module can operate during Sleep. The comparator clock source is based on the Timer1 clock source. If the Timer1 clock source is either the system clock (F_{OSC}) or the instruction clock (F_{OSC} /4), Timer1 will not operate during Sleep, and synchronized comparator outputs will not operate.

A comparator interrupt will wake the device from Sleep. The CxIE bits of the PIE2 register must be set to enable comparator interrupts.



34.14 Register Summary - Comparator

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0EC7										
0x0EC8	CM3CON0	7:0	EN	OUT		POL			HYS	SYNC
0x0EC9	CM3CON1	7:0							INTP	INTN
0x0ECA	CM3NCH	7:0							NCH[2:0]	
0x0ECB	СМЗРСН	7:0							PCH[2:0]	
0x0ECC	CM2CON0	7:0	EN	OUT		POL			HYS	SYNC
0x0ECD	CM2CON1	7:0							INTP	INTN
0x0ECE	CM2NCH	7:0							NCH[2:0]	
0x0ECF	CM2PCH	7:0							PCH[2:0]	
0x0ED0	CM1CON0	7:0	EN	OUT		POL			HYS	SYNC
0x0ED1	CM1CON1	7:0							INTP	INTN
0x0ED2	CM1NCH	7:0							NCH[2:0]	
0x0ED3	CM1PCH	7:0							PCH[2:0]	
0x0ED4	CMOUT	7:0						MC3OUT	MC2OUT	MC10UT

34.15 Register Definitions: Comparator Control



34.15.1 CMOUT

Name:CMOUTOffset:0xED4

Comparator Output Register

Bit	7	6	5	4	3	2	1	0
						MC3OUT	MC2OUT	MC1OUT
Access				•		RO	RO	RO
Reset						0	0	0





34.15.2 CMxCON0

Name:	CMxCON0
Offset:	0xED0,0xECC,0xEC8

Comparator x Control Register 0

Bit	7	6	5	4	3	2	1	0
	EN	OUT		POL			HYS	SYNC
Access	R/W	RO		R/W	•		R/W	R/W
Reset	0	0		0			0	0

Bit 7 – EN Comparator Enable bit

Value	Description
1	Comparator is enabled
0	Comparator is disabled and consumes no active power

Bit 6 – OUT Comparator Output bit

Value	Condition	Description
1	If POL = 0 (noninverted polarity):	CxVP > CxVN
0	If POL = 0 (noninverted polarity):	CxVP < CxVN
1	If POL = 1 (inverted polarity):	CxVP < CxVN
0	If POL = 1 (inverted polarity):	CxVP > CxVN

Bit 4 – POL Comparator Output Polarity Select bit

Value	Description
1	Comparator output is inverted
0	Comparator output is not inverted

Bit 1 – HYS Comparator Hysteresis Enable bit

Value	Description
1	Comparator hysteresis enabled
0	Comparator hysteresis disabled

Bit 0 – SYNC Comparator Output Synchronous Mode bit

Output updated on the falling edge of prescaled Timer1 clock.

Value	Description
1	Comparator output to Timer1 and I/O pin is synchronous to changes on the prescaled Timer1 clock
0	Comparator output to Timer1 and I/O pin is asynchronous



34.15.3 CMxCON1

Name:	CMxCON1
Offset:	0xED1,0xECD,0xEC9

Comparator x Control Register 1

Bit	7	6	5	4	3	2	1	0
							INTP	INTN
Access							R/W	R/W
Reset							0	0

Bit 1 – INTP Comparator Interrupt on Positive-Going Edge Enable bit

Value	Description
1	The CxIF interrupt flag will be set upon a positive-going edge of the CxOUT bit
0	No interrupt flag will be set on a positive-going edge of the CxOUT bit

Bit 0 – INTN Comparator Interrupt on Negative-Going Edge Enable bit

Value	Description
1	The CxIF interrupt flag will be set upon a negative-going edge of the CxOUT bit
0	No interrupt flag will be set on a negative-going edge of the CxOUT bit



34.15.4 CMxNCH

Name:	CMxNCH
Offset:	0xED2,0xECE,0xECA

Comparator x Inverting Channel Select Register

Bit	7	6	5	4	3	2	1	0
							NCH[2:0]	
Access				•		R/W	R/W	R/W
Reset						0	0	0

Bits 2:0 - NCH[2:0] Comparator Inverting Input Channel Select bits

NCH	Negative Input Source
111	V _{SS}
110	FVR_Buffer
101	CxNCH not connected
100	CxIN4-
011	CxIN3-
010	CxIN2-
001	CxIN1-
000	CxIN0-



34.15.5 CMxPCH

Name:	CMxPCH
Offset:	0xED3,0xECF,0xECB

Comparator x Noninverting Channel Select Register

Bit	7	6	5	4	3	2	1	0
							PCH[2:0]	
Access			•	•		R/W	R/W	R/W
Reset						0	0	0

Bits 2:0 - PCH[2:0] Comparator Noninverting Input Channel Select bits

PCH	Positive Input Source
111	V _{SS}
110	FVR_Buffer
101	DAC Output
100	CxPCH not connected
011	CxPCH not connected
010	CxPCH not connected
001	CxIN1+
000	CxIN0+




35. HLVD - High/Low-Voltage Detect

The HLVD module can be configured to monitor the device voltage. This is useful in battery monitoring applications.

Complete control of the HLVD module is provided through the HLVDCON0 and HLVDCON1 registers.

The module's block diagram is shown in the figure below.

Figure 35-1. HLVD Module Block Diagram



Since the HLVD can be software enabled through the HLVDEN bit, setting and clearing the enable bit does not produce a false HLVD event glitch. Each time the HLVD module is enabled, the RDY bit can be used to detect when the module is stable and ready to use.

The INTH and INTL bits determine the overall operation of the module. When INTH is set, the module monitors for rises in V_{DD} above the trip point set by the bits. When INTL is set, the module monitors for drops in V_{DD} below the trip point set by the SEL bits. When both the INTH and INTL bits are set, any changes above or below the trip point set by the SEL bits can be monitored.

The OUT bit can be read to determine if the voltage is greater than or less than the selected trip point.

35.1 Operation

When the HLVD module is enabled, a comparator uses an internally generated voltage reference as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module.

When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit.



The trip point voltage is software programmable to any of 16 values. The trip point is selected by programming the SEL bits.

35.2 Setup

To set up the HLVD module:

- 1. Select the desired HLVD trip point by writing the value to the SEL bits of the HLVDCON1 register.
- 2. Depending on the application to detect high-voltage peaks or low-voltage drops or both, set the INTH or INTL bit appropriately.
- 3. Enable the HLVD module by setting the EN bit.
- 4. Clear the HLVD interrupt flag (HLVDIF), which may have been set from a previous interrupt.
- 5. If interrupts are desired, enable the HLVD interrupt by setting the HLVDIE and GIE bits. An interrupt will not be generated until the RDY bit is set.

35.3 Current Consumption

When the module is enabled, the HLVD comparator and voltage divider are enabled and consume static current. The total current consumption, when enabled, is specified in electrical specification Parameter D206.

Depending on the application, the HLVD module does not need to operate constantly. To reduce current consumption, the module can be enabled for short periods where the voltage is checked. After such a check, the module may be disabled.

Related Links Power-Down Current (IPD)(1,2)


35.4 HLVD Start-up Time

If the HLVD or other circuits using the internal voltage reference are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, T_{FVRST}, is an interval that is independent of device clock speed. It is specified in electrical specification.

The HLVD interrupt flag is not enabled until T_{FVRST} has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval (see the figures below).



Important: Before changing any module settings (interrupts and tripping point), first disable the module (EN = 0), make the changes and re-enable the module. This prevents the generation of false HLVD events.









Figure 35-3. High-Voltage Detect Operation (INTH = 1)




35.5 Applications

In many applications, it is desirable to detect a drop below, or rise above, a particular voltage threshold. For example, the HLVD module can be periodically enabled to detect Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach will indicate a High-Voltage Detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature can save a design a few extra components and an attach signal (input pin).

For general battery applications, the figure below shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage V_A, the HLVD logic generates an interrupt at time T_A . The interrupt can cause the execution of an Interrupt Service Routine (ISR), which will allow the application to perform "housekeeping tasks" and a controlled shutdown before the device voltage exits the valid operating range at T_B . This will give the application a time window, represented by the difference between T_A and T_B , to safely exit.



Figure 35-4. Typical Low-Voltage Detect Application



Legend: VA = HLVD trip point VB = Minimum valid device operating voltage

35.6 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

35.7 Operation During Idle and Doze Modes

In both Idle and Doze modes, the module is active and events are generated if peripheral is enabled.

35.8 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.



35.9 Register Summary - HLVD

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0EC1										
0x0EC2	HLVDCON0	7:0	EN		OUT	RDY			INTH	INTL
0x0EC3	HLVDCON1	7:0						SEL	[3:0]	

35.10 Register Definitions: HLVD Control

Long bit name prefixes for the HLVD peripheral is shown in the following table. Refer to the **"Long Bit Names"** section for more information.

Table 35-1. HLVD Long Bit Name Prefixes

Peripheral	Bit Name Prefix
HLVD	HLVD

Related Links

Long Bit Names



35.10.1 HLVDCON0

Name:HLVDCON0Offset:0xEC2

High/Low-Voltage Detect Control Register 0

Bit	7	6	5	4	3	2	1	0
	EN		OUT	RDY			INTH	INTL
Access	R/W		RO	RO			R/W	R/W
Reset	0		х	х			0	0

Bit 7 – EN High/Low-Voltage Detect Power Enable bit

Value	Description
1	Enables the HLVD module
0	Disables the HLVD module

Bit 5 – OUT HLVD Comparator Output bit

Value	Description
1	Voltage \leq selected detection limit (SEL)
0	Voltage ≥ selected detection limit (SEL)

Bit 4 – RDY Band Gap Reference Voltages Stable Status Flag bit

Value	Description
1	Indicates HLVD Module is ready and output is stable
0	Indicates HLVD Module is not ready

Bit 1 – INTH HLVD Positive-going (High Voltage) Interrupt Enable

Value	Description
1	HLVDIF will be set when voltage \geq selected detection limit (SEL)
0	HLVDIF will not be set

Bit 0 – INTL HLVD Negative-going (Low Voltage) Interrupt Enable

Value	Description
1	HLVDIF will be set when voltage ≤ selected detection limit (SEL)
0	HLVDIF will not be set



35.10.2 HLVDCON1

Name:	HLVDCON1
Offset:	0xEC3

Low-Voltage Detect Control Register 1

Bit	7	6	5	4	3	2	1	0
						SEL	[3:0]	
Access					R/W	R/W	R/W	R/W
Reset					0	0	0	0

Bits 3:0 – SEL[3:0] High/Low-Voltage Detection Limit Selection bits

Table 35-2. HLVD Detection Lim	its
SEL	Detection Limit
1111	Reserved
1110	4.63V
1101	4.32V
1100	4.12V
1011	3.91V
1010	3.71V
1001	3.60V
1000	3.40V
0111	3.09V
0110	2.88V
0101	2.78V
0100	2.57V
0011	2.47V
0010	2.26V
0001	2.06V
0000	1.85V

Reset States: POR/BOR = 0000

All other resets = uuuu

Related Links

High/Low-Voltage Detect Characteristics



36. Register Summary

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00										
	Reserved									
0x0DEE										
0x0DEF	PPSLOCK	7:0								PPSLOCKE
0x0DF0	INTOPPS	7:0					PORT		PIN[2:0]	
0x0DF1	INT1PPS	7:0					F[1:0]		PIN[2:0]	
0x0DF2	INT2PPS	7:0				POR	F[1:0]		PIN[2:0]	
0x0DF3	INT3PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0DF4	TOCKIPPS	7:0					PORT		PIN[2:0]	
0x0DF5	T1CKIPPS	7:0				POR			PIN[2:0]	
0x0DF6	T1GPPS	7:0				POR			PIN[2:0]	
0x0DF7	T3CKIPPS	7:0				POR			PIN[2:0]	
0x0DF8	T3GPPS	7:0				POR	F[1:0]		PIN[2:0]	
0x0DF9	T5CKIPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0DFA	T5GPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0DFB	T7CKIPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0DFC	T7GPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0DFD	T2INPPS	7:0					F[1:0]		PIN[2:0]	
0x0DFE	T4INPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0DFF	T6INPPS	7:0					F[1:0]		PIN[2:0]	
0x0E00	T8INPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E01	ADACTPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E02	CCP1PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E03	CCP2PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E04	CCP3PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E05	CCP4PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E06	CCP5PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E07	SMT1WINPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E08	SMT1SIGPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E09	SMT2WINPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E0A	SMT2SIGPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E0B	CWG1PPS	7:0				POR	F[1:0]		PIN[2:0]	
0x0E0C	MDCARLPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E0D	MDCARHPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E0E	MDSRCPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E0F	RX1PPS	7:0				POR	F[1:0]		PIN[2:0]	
0x0E10	CK1PPS	7:0				POR	F[1:0]		PIN[2:0]	
0x0E11	RX2PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E12	CK2PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E13	RX3PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E14	CK3PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E15	RX4PPS	7:0					F[1:0]		PIN[2:0]	
0x0E16	CK4PPS	7:0				POR	F[1:0]		PIN[2:0]	
0x0E17	RX5PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E18	CK5PPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E19	SSP1CLKPPS	7:0					F[1:0]		PIN[2:0]	
0x0E1A	SSP1DATPPS	7:0				POR	F[1:0]		PIN[2:0]	
0x0E1B	SSP1SSPPS	7:0				PORT[2:0]			PIN[2:0]	
0x0E1C	SSP2CLKPPS	7:0				POR	[1:0]		PIN[2:0]	
0x0E1D	SSP2DATPPS	7:0				POR	[1:0]		PIN[2:0]	
0x0E1E	SSP2SSPPS	7:0				POR	F[1:0]		PIN[2:0]	
0x0E1F	IPR0	7:0			TMR0IP	IOCIP	INT3IP	INT2IP	INT1IP	INTOIP
0x0E20	IPR1	7:0	OSCFIP	CSWIP					ADTIP	ADIP
0x0E21	IPR2	7:0	HLVDIP	ZCDIP				C3 IP	C2IP	C 1IP
0x0E22	IPR3	7:0	RC2 IP	TX2 IP	RC 1IP	TX 1IP	BCL2 IP	SSP2 IP	BCL 1IP	SSP 1IP
0x0E23	IPR4	7:0			RC5IP	TX5IP	RC4IP	TX4IP	RC3IP	TX3IP
0x0E24	IPR5	7:0	TMR8IP	TMR7IP	TMR6IP	TMR5IP	TMR4IP	TMR3IP	TMR2IP	TMR1IP



continu	led									
Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x0E25	IPR6	7:0					TMR7GIP	TMR5GIP	TMR3GIP	TMR1GIP
0x0E26	IPR7	7:0				CCP5IP	CCP4IP	CCP3IP	CCP2IP	CCP1IP
0x0E27	IPR8	7:0	SCANIP	CRCIP	NVMIP					CWG1IP
0x0E28	IPR9	7:0			SMT2PWAIP	SMT2PRAIP	SMT2IP	SMT1PWAIP	SMT1PRAIP	SMT1IP
0x0E29	PIEO	7:0			TMROIE	IOCIE	INT3 IE	INT2IE	INT1IE	INT OIE
0x0E2A	PIE1	7:0	OSCFIE	CSWIE					ADTIE	ADIE
0x0E2B	PIE2	7:0	HLVDIE	ZCDIE				C3 IE	C2IE	C 1IE
0x0E2C	PIE3	7:0	RC2 IE	TX2 IE	RC 1IE	TX 1IE	BCL2 IE	SSP2 IE	BCL 1IE	SSP 1IE
0x0E2D	PIE4	7:0			RC5IE	TX5IE	RC4IE	TX4IE	RC3IE	TX3IE
0x0E2E	PIE5	7:0	TMR8IE	TMR7IE	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE
0x0E2F	PIE6	7:0					TMR7GIE	TMR5GIE	TMR3GIE	TMR1GIE
0x0E30	PIE7	7:0				CCP5IE	CCP4IE	CCP3IE	CCP2IE	CCP1IE
0x0E31	PIE8	7:0	SCANIE	CRCIE	NVMIE					CWG1IE
0x0E32	PIE9	7:0			SMT2PWAIE	SMT2PRAIE	SMT2IE	SMT1PWAIE	SMT1PRAIE	SMT1IE
0x0E33	PIRO	7:0			TMR0IF	IOCIF	INT3IF	INT2IF	INT1IF	INTOIF
0x0E34	PIR1	7:0	OSCFIF	CSWIF					ADTIF	ADIF
0x0E35	PIR2	7:0	HLVDIF	ZCDIF				C3IF	C2IF	C1IF
0x0E36	PIR3	7:0	RC2IF	TX2IF	RC1IF	TX1IF	BCL2IF	SSP2IF	BCL1IF	SSP1IF
0x0E37	PIR4	7:0			RC5IF	TX5IF	RC4IF	TX4IF	RC3IF	TX3IF
0x0E38	PIR5	7:0	TMR8IF	TMR7IF	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF
0x0E39	PIR6	7:0					TMR7GIF	TMR5GIF	TMR3GIF	TMR1GIF
0x0E3A	PIR7	7:0				CCP5IF	CCP4IF	CCP3IF	CCP2IF	CCP1IF
0x0E3B	PIR8	7:0	SCANIF	CRCIF	NVMIF					CWG1IF
0x0E3C	PIR9	7:0			SMT2PWAIF	SMT2PRAIF	SMT2IF	SMT1PWAIF	SMT1PRAIF	SMT1IF
0x0E3D	WDTCON0	7:0					WDTPS[4:0]			SEN
0x0E3E	WDTCON1	7:0			WDTCS[2:0]				WINDOW[2:0]	
0x0E3F	WDTPSL	7:0				PSCN	[L[7:0]			
0x0E40	WDTPSH	7:0				PSCNT	H[7:0]			
0x0E41	WDTTMR	7:0			WDTTMR[4:0]			STATE	PSCN	T[1:0]
0x0E42	CPUDOZE	7:0	IDLEN	DOZEN	ROI	DOE			DOZE[2:0]	
0x0E43	OSCCON1	7:0			NOSC[2:0]			NDIV	/[3:0]	
0x0E44	OSCCON2	7:0			COSC[2:0]			CDIV	[3:0]	
0x0E45	OSCCON3	7:0	CSWHOLD	SOSCPWR		ORDY	NOSCR			
0x0E46	OSCSTAT	7:0	EXTOR	HFOR	MFOR	LFOR	SOR	ADOR		PLLR
0x0E47	OSCEN	7:0	EXTOEN	HFOEN	MFOEN	LFOEN	SOSCEN	ADOEN		
0x0E48	OSCTUNE	7:0					HFTU	N[5:0]		
0x0E49	OSCFRQ	7:0						HFFR	Q[3:0]	
0x0E4A	VREGCON	7:0							VREGPM	Reserved
0x0E4B	BORCON	7:0	SBOREN							BORRDY
0x0E4C	PMD0	7:0	SYSCMD	FVRMD	HLVDMD	CRCMD	SCANMD	NVMMD	CLKRMD	IOCMD
0x0E4D	PMD1	7:0	TMR7MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD
0x0E4E	PMD2	7:0			CWG1MD		DSMMD	SMT2MD	SMT1MD	TMR8MD
0x0E4F	PMD3	7:0		DACMD	ADCMD		CMP3MD	CMP2MD	CMP1MD	ZCDMD
0x0E50	PMD4	7:0		PWM7MD	PWM6MD	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD
0x0E51	PMD5	7:0		UART5MD	UART4MD	UART3MD	UART2MD	UART1MD	MSSP2MD	MSSP1MD
0x0E52	RAOPPS	7:0						[5:0]		
0x0E53	RA1PPS	7:0						[5:0]		
0x0E54	RA2PPS	7:0					PPS	[5:0]		
0x0E55	RA3PPS	7:0					PPS	[5:0]		
0x0E56	RA4PPS	7:0						[5:0]		
0x0E57	RA5PPS	7:0						[5:0]		
0x0E58	RA6PPS	7:0					PPS	[5:0]		
0x0E59	RA7PPS	7:0					PPS	[5:0]		
0x0E5A	RBOPPS	7:0					PPS	[5:0]		
0x0E5B	RB1PPS	7:0						[5:0]		
0x0E5C	RB2PPS	7:0					PPS	[5:0]		
0x0E5D	RB3PPS	7:0					PPS	[5:0]		
0x0E5E	RB4PPS	7:0					PPS	[5:0]		
0x0E5F	RB5PPS	7:0					PPS	[5:0]		
	RB6PPS	7:0					PPS			



contin	ued									
Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x0E61	RB7PPS	7:0	-				PPS			
0x0E62	RCOPPS	7:0					PPS			
0x0E63	RC1PPS	7:0					PPS			
0x0E64	RC2PPS	7:0					PPS			
0x0E65	RC3PPS	7:0					PPS			
0x0E66	RC4PPS	7:0					PPS			
0x0E67	RC5PPS	7:0					PPS			
0x0E68	RC6PPS	7:0					PPS			
0x0E69	RC7PPS	7:0					PPS	[5:0]		
0x0E6A	RDOPPS	7:0					PPS	[5:0]		
0x0E6B	RD1PPS	7:0					PPS	[5:0]		
0x0E6C	RD2PPS	7:0					PPS	[5:0]		
0x0E6D	RD3PPS	7:0					PPS	[5:0]		
0x0E6E	RD4PPS	7:0					PPS	[5:0]		
0x0E6F	RD5PPS	7:0					PPS	[5:0]		
0x0E70	RD6PPS	7:0					PPS	[5:0]		
0x0E71	RD7PPS	7:0					PPS			
0x0E72	REOPPS	7:0					PPS			
0x0E73	RE1PPS	7:0					PPS			
0x0E74	RE2PPS	7:0					PPS			
0x0E75	RE3PPS	7:0					PPS			
0x0E76	RE4PPS	7:0					PPS			
0x0E77	RE5PPS	7:0					PPS			
0x0E78	RE6PPS	7:0					PPS			
0x0E79	RE7PPS	7:0					PPS			
0x0E7A	RFOPPS	7:0					PPS			
0x0E7B	RF1PPS	7:0					PPS			
0x0E7C	RF2PPS	7:0					PPS			
0x0E7D	RF3PPS	7:0					PPS			
0x0E7E 0x0E7F	RF4PPS RF5PPS	7:0 7:0					PPS			
0x0E7F 0x0E80	RF5PPS RF6PPS	7:0					PPS PPS			
0x0E80	RF7PPS	7:0					PPS			
0x0E81	RGOPPS	7:0					PPS			
0x0E83	RG1PPS	7:0					PPS			
0x0E84	RG2PPS	7:0					PPS			
0x0E85	RG3PPS	7:0					PPS			
0x0E86	RG4PPS	7:0					PPS			
0x0E87	Reserved						-			
0x0E88	RG6PPS	7:0					PPS	[5:0]		
0x0E89	RG7PPS	7:0					PPS			
0x0E8A	RHOPPS	7:0					PPS	[5:0]		
0x0E8B	RH1PPS	7:0					PPS	[5:0]		
0x0E8C	RH2PPS	7:0					PPS	[5:0]		
0x0E8D	RH3PPS	7:0					PPS	[5:0]		
0x0E8E	INLVLA	7:0	INLVLA7	INLVLA6	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0
0x0E8F	SLRCONA	7:0	SLRA7	SLRA6	SLRA5	SLRA4	SLRA3	SLRA2	SLRA1	SLRA0
0x0E90	ODCONA	7:0	ODCA7	ODCA6	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0
0x0E91	WPUA	7:0	WPUA7	WPUA6	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0
0x0E92	ANSELA	7:0	ANSELA7	ANSELA6	ANSELA5	ANSELA4	ANSELA3	ANSELA2	ANSELA1	ANSELA0
0x0E93	IOCBF	7:0	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0
0x0E94	IOCBN	7:0	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0
0x0E95	IOCBP	7:0	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0
0x0E96	INLVLB	7:0	INLVLB7	INLVLB6	INLVLB5	INLVLB4	INLVLB3	INLVLB2	INLVLB1	INLVLB0
0x0E97	SLRCONB	7:0	SLRB7	SLRB6	SLRB5	SLRB4	SLRB3	SLRB2	SLRB1	SLRB0
0x0E98	ODCONB	7:0	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0
0x0E99	WPUB	7:0	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0
0x0E9A	ANSELB	7:0	ANSELB7	ANSELB6	ANSELB5	ANSELB4	ANSELB3	ANSELB2	ANSELB1	ANSELBO
0x0E9B	IOCCF	7:0	IOCCF7	IOCCF6	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0
0x0E9C	IOCCN	7:0	IOCCN7	IOCCN6	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0



continu	ued									
Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x0E9D	IOCCP	7:0	IOCCP7	IOCCP6	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0
0x0E9E	INLVLC	7:0	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0
0x0E9F	SLRCONC	7:0	SLRC7	SLRC6	SLRC5	SLRC4	SLRC3	SLRC2	SLRC1	SLRC0
0x0EA0	ODCONC	7:0	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0
0x0EA1	WPUC	7:0	WPUC7	WPUC6	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0
0x0EA2	Reserved									
0x0EA3	INLVLD	7:0	INLVLD7	INLVLD6	INLVLD5	INLVLD4	INLVLD3	INLVLD2	INLVLD1	INLVLD0
0x0EA4	SLRCOND	7:0	SLRD7	SLRD6	SLRD5	SLRD4	SLRD3	SLRD2	SLRD1	SLRD0
0x0EA5	ODCOND	7:0	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0
0x0EA6	WPUD	7:0	WPUD7	WPUD6	WPUD5	WPUD4	WPUD3	WPUD2	WPUD1	WPUD0
0x0EA7	ANSELD	7:0	ANSELD7	ANSELD6	ANSELD5	ANSELD4	ANSELD3	ANSELD2	ANSELD1	ANSELD0
0x0EA8	IOCEF	7:0	IOCEF7	IOCEF6	IOCEF5	IOCEF4	IOCEF3	IOCEF2	IOCEF1	IOCEF0
0x0EA9	IOCEN	7:0	IOCEN7	IOCEN6	IOCEN5	IOCEN4	IOCEN3	IOCEN2	IOCEN1	IOCEN0
0x0EAA	IOCEP	7:0	IOCEP7	IOCEP6	IOCEP5	IOCEP4	IOCEP3	IOCEP2	IOCEP1	IOCEP0
0x0EAB	INLVLE	7:0	INLVLE7	INLVLE6	INLVLE5	INLVLE4	INLVLE3	INLVLE2	INLVLE1	INLVLE0
0x0EAC	SLRCONE	7:0	SLRE7	SLRE6	SLRE5	SLRE4	SLRE3	SLRE2	SLRE1	SLRE0
0x0EAD	ODCONE	7:0	ODCE7	ODCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0
0x0EAE	WPUE	7:0	WPUE7	WPUE6	WPUE5	WPUE4	WPUE3	WPUE2	WPUE1	WPUE0
0x0EAF	ANSELE	7:0	ANSELE7	ANSELE6	ANSELE5	ANSELE4	ANSELE3	ANSELE2	ANSELE1	ANSELE0
0x0EB0	INLVLF	7:0	INLVLF7	INLVLF6	INLVLF5	INLVLF4	INLVLF3	INLVLF2	INLVLF1	INLVLF0
0x0EB1	SLRCONF	7:0	SLRF7	SLRF6	SLRF5	SLRF4	SLRF3	SLRF2	SLRF1	SLRF0
0x0EB2	ODCONF	7:0	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0
0x0EB3	WPUF	7:0	WPUF7	WPUF6	WPUF5	WPUF4	WPUF3	WPUF2	WPUF1	WPUF0
0x0EB4	ANSELF	7:0	ANSELF7	ANSELF6	ANSELF5	ANSELF4	ANSELF3	ANSELF2	ANSELF1	ANSELF0
0x0EB5	IOCGF	7:0			IOCGF5					
0x0EB6	IOCGN	7:0			IOCGN5					
0x0EB7	IOCGP	7:0			IOCGP5					
0x0EB8	INLVLG	7:0	INLVLG7	INLVLG6	INLVLG5	INLVLG4	INLVLG3	INLVLG2	INLVLG1	INLVLG0
0x0EB9	SLRCONG	7:0	SLRG7	SLRG6		SLRG4	SLRG3	SLRG2	SLRG1	SLRG0
0x0EBA	ODCONG	7:0	ODCG7	ODCG6		ODCG4	ODCG3	ODCG2	ODCG1	ODCG0
0x0EBB	WPUG	7:0	WPUG7	WPUG6	WPUG5	WPUG4	WPUG3	WPUG2	WPUG1	WPUG0
0x0EBC	ANSELG	7:0	ANSELG7	ANSELG6		ANSELG4	ANSELG3	ANSELG2	ANSELG1	ANSELG0
0x0EBD	INLVLH	7:0					INLVLH3	INLVLH2	INLVLH1	INLVLH0
0x0EBE	SLRCONH	7:0					SLRH3	SLRH2	SLRH1	SLRH0
0x0EBF	ODCONH	7:0					ODCH3	ODCH2	ODCH1	ODCH0
0x0EC0	WPUH	7:0					WPUH3	WPUH2	WPUH1	WPUH0
0x0EC1	Reserved	7.0			0.117	551			1.1.7.1	
0x0EC2	HLVDCON0	7:0	EN		OUT	RDY			INTH	INTL
0x0EC3	HLVDCON1	7:0			TOPN	TODUC	CD 4 D	SEL		
0x0EC4	FVRCON	7:0	FVREN	FVRRDY	TSEN	TSRNG	CDAF	/R[1:0]		'R[1:0]
0x0EC5	ZCDCON	7:0	SEN		OUT	POL	DCC	[1.0]	INTP	INTN
0x0EC6	DAC1CON0	7:0	EN		OE1		422	[1:0]		NSS
0x0EC7	DAC1CON1	7:0	ENI	OUT		DOI		DAC1R[4:0]	LIVE	CVNC
0x0EC8	CM3CON0	7:0	EN	OUT		POL			HYS	SYNC
0x0EC9	CM3CON1	7:0							INTP	INTN
0x0ECA	CM3NCH	7:0							NCH[2:0]	
0x0ECB	СМЗРСН	7:0		OUT		DOI			PCH[2:0]	CVNC
0x0ECC	CM2CON0	7:0	EN	OUT		POL			HYS	SYNC
0x0ECD	CM2CON1	7:0							INTP	INTN
0x0ECE	CM2NCH	7:0							NCH[2:0]	
0x0ECF	CM2PCH	7:0		OUT		DOI			PCH[2:0]	CVNC
0x0ED0	CM1CON0	7:0	EN	OUT		POL			HYS	SYNC
0x0ED1	CM1CON1	7:0							INTP	INTN
0x0ED2	CM1NCH	7:0							NCH[2:0]	
0x0ED3	CM1PCH	7:0						MC20UT	PCH[2:0]	MCIOUT
0x0ED4	CMOUT	7:0					[7:0]	MC3OUT	MC2OUT	MC10UT
0x0ED5	SSP2BUF	7:0					[7:0]			
0x0ED6	SSP2ADD	7:0					[7:0]			MCKO
0x0ED7	SSP2MSK	7:0	CNAD	CVE		MSK[6:0]	c	D /147	114	MSK0
0x0ED8	SSP2STAT	7:0	SMP	CKE	D/Ā	Р	S	R/W	UA	BF



contin		Dia Dana			_					
Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x0ED9	SSP2CON1	7:0	WCOL	SSPOV	SSPEN	СКР			1[3:0]	
0x0EDA	SSP2CON2	7:0	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
0x0EDB	SSP2CON3	7:0	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
Dx0EDC	RC5REG	7:0				RCRE	G[7:0]			
Dx0EDD	TX5REG	7:0				TXRE	G[7:0]			
0x0EDE	SP5BRG	7:0				SPBR	G[7:0]			
UXUEDE	SFSDRG	15:8				SPBRO	5[15:8]			
0x0EE0	RC5STA	7:0	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
0x0EE1	TX5STA	7:0	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
0x0EE2	BAUD5CON	7:0	ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN
0x0EE3	RC4REG	7:0				RCRE	G[7:0]			
0x0EE4	TX4REG	7:0				TXRE	G[7:0]			
		7:0					G[7:0]			
0x0EE5	SP4BRG	15:8					G[15:8]			
0x0EE7	RC4STA	7:0	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
0x0EE8	TX4STA	7:0	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
0x0EE9	BAUD4CON	7:0	ABDOVF	RCIDL		SCKP	BRG16	BRGH	WUE	ABDEN
0x0EE9	RC3REG	7:0	ADDOAL	ICIDE			G[7:0]		WUL	
0x0EEA 0x0EEB	TX3REG	7:0					G[7:0] G[7:0]			
UXUEED	TASKEG									
0x0EEC	SP3BRG	7:0					G[7:0]			
0.0555	Deset	15:8	CDEN	D)/2	60511		G[15:8]		0535	DVAT
0x0EEE	RC3STA	7:0	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
0x0EEF	TX3STA	7:0	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
0x0EF0	BAUD3CON	7:0	ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN
0x0EF1	RC2REG	7:0					G[7:0]			
0x0EF2	TX2REG	7:0				TXRE	G[7:0]			
0x0EF3	SP2BRG	7:0				SPBR	G[7:0]			
UXULF3	JF 2DKG	15:8				SPBRO	G[15:8]			
0x0EF5	RC2STA	7:0	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
0x0EF6	TX2STA	7:0	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
0x0EF7	BAUD2CON	7:0	ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN
		7:0				TMR	[7:0]			
0x0EF8	SMT2TMR	15:8				TMR				
		23:16					23:16]			
		7:0					[7:0]			
0x0EFB	SMT2CPR	15:8					15:8]			
ONOLID	Simzerik	23:16					23:16]			
		7:0				CPW				
0x0EFE										
UXUEFE	SMT2CPW	15:8					[15:8]			
		23:16					23:16]			
00504	CMTODD	7:0					7:0]			
0x0F01	SMT2PR	15:8					15:8]			
0.050 -	C1 (T0 5 5 1) 5	23:16					3:16]	6D		
0x0F04	SMT2CON0	7:0	EN		STP	WPOL	SPOL	CPOL		[1:0]
0x0F05	SMT2CON1	7:0	GO	REPEAT					E[3:0]	
0x0F06	SMT2STAT	7:0	CPRUP	CPWUP		RST		TS	WS	AS
0x0F07	SMT2CLK	7:0							CSEL[2:0]	
0x0F08	SMT2SIG	7:0						SSEL[4:0]		
0x0F09	SMT2WIN	7:0						WSEL[4:0]		
		7:0				TMR	[7:0]			
0x0F0A	SMT1TMR	15:8				TMR	[15:8]			
		23:16				TMR[
		7:0					[7:0]			
0x0F0D	SMT1CPR	15:8					[15:8]			
	and the set of the	23:16					23:16]			
		7:0					/[7:0]			
0x0F10	SMT1CPW	15:8				CPW				
UXUFIU	SIVITICAN	23:16					[15:8] 23:16]			



contin	ued											
Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0		
		7:0				PR	[7:0]					
0x0F13	SMT1PR	15:8					15:8]					
		23:16					23:16]					
0x0F16	SMT1CON0	7:0	EN		STP	WPOL	SPOL	CPOL		[1:0]		
0x0F17	SMT1CON1	7:0	GO	REPEAT					E[3:0]			
0x0F18	SMT1STAT	7:0	CPRUP	CPWUP		RST		TS	WS	AS		
0x0F19	SMT1CLK	7:0							CSEL[2:0]			
0x0F1A	SMT1SIG	7:0						SSEL[4:0]				
0x0F1B	SMT1WIN	7:0				CCD.	0[7.0]	WSEL[4:0]				
0x0F1C	CCPR5	7:0 15:8					R[7:0] R[15:8]					
0x0F1E	CCP5CON	7:0	EN		OUT	FMT	([15.0]	MOD	E[3:0]			
0x0F1F	CCP5CAP	7:0	LIT		001			mob	CTS[2:0]			
		7:0				CCP	R[7:0]					
0x0F20	CCPR4	15:8					R[15:8]					
0x0F22	CCP4CON	7:0	EN		OUT	FMT		MOD	E[3:0]			
0x0F23	CCP4CAP	7:0							CTS[2:0]			
	665550	7:0				CCP	R[7:0]					
0x0F24	CCPR3	15:8				CCPF	R[15:8]					
0x0F26	CCP3CON	7:0	EN		OUT	FMT		MOD	E[3:0]			
0x0F27	CCP3CAP	7:0							CTS[2:0]			
0x0F28	T8TMR	7:0				TxTN	1R[7:0]					
0x0F29	T8PR	7:0				TxPl	R[7:0]					
0x0F2A	T8CON	7:0	ON		CKPS[2:0]			OUTF	PS[3:0]			
0x0F2B	T8HLT	7:0	PSYNC	CPOL	CSYNC			MODE[4:0]				
0x0F2C	T8CLKCON	7:0						CS	[3:0]			
0x0F2D	T8RST	7:0						RSEI	_[3:0]			
0x0F2E	TMR7	7:0				TMR	x[7:0]					
UXUI ZL		15:8				TMR	<[15:8]					
0x0F30	T7CON	7:0			CKPS	5[1:0]		SYNC	RD16	ON		
0x0F31	T7GCON	7:0	GE	GPOL	GTM	GSPM	GGO/DONE	GVAL				
0x0F32	TMR7GATE	7:0						GSS[4:0]				
0x0F33	TMR7CLK	7:0						CS	[3:0]			
0x0F34	CLKRCON	7:0	EN			DC	[1:0]		DIV[2:0]			
0x0F35	CLKRCLK	7:0							CLK[2:0]			
0x0F36	CWG1CLK	7:0								CS		
0x0F37	CWG1ISM	7:0							ISM[2:0]			
0x0F38	CWG1DBR	7:0					DBR[
0x0F39	CWG1DBF	7:0	EN				DBF[5:0]	MODEI2:01			
0x0F3A	CWG1CON0	7:0	EN	LD	INI			DOLC	MODE[2:0]			
0x0F3B	CWG1CON1	7:0		REN	IN	01.01	POLD	POLC	POLB	POLA		
0x0F3C 0x0F3D	CWG1AS0 CWG1AS1	7:0	SHUTDOWN AS7E	AS6E	ASSE	D[1:0] AS4E	LSAC AS3E	AS2E	AS1E	AS0E		
0x0F3D 0x0F3E	CWG1AST	7:0	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA		
UNUI JL	CIVUIDIN	7:0	GVRD	OVINC	OVND		ATL[7:0]	JINC	UNIC	311/4		
0x0F3F	CRCDAT	15:8					ATH[7:0]					
		7:0					CCL[7:0]					
0x0F41	CRCACC	15:8					CH[7:0]					
		7:0					IFTL[7:0]					
0x0F43	CRCSHIFT	15:8					FTH[7:0]					
		7:0				CRCXORL[6:0]				CRCXORL0		
0x0F45	CRCXOR	15:8) RH[7:0]					
0x0F47	CRCCON0	7:0	EN	GO	BUSY	ACCM			SHIFTM	FULL		
0x0F48	CRCCON1	7:0			V[3:0]			PLEN	v[3:0]			
		7:0		5 1		SCANLA	DRL[7:0]					
0x0F49	SCANLADR	15:8					DRH[7:0]					
-		23:16					SCANLAD	DRU[5:0]				
		7:0				SCANHA						
						SCANHADRL[7:0]						
0x0F4C	SCANHADR	15:8				SCANHA	DRH[7:0]					



Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x0F4F	SCANCON0	7:0	SCANEN	SCANGO	BUSY	INVALID	INTM		MODE	E[1:0]
0x0F50	SCANTRIG	7:0						TSEI	L[3:0]	
0x0F51	MDCON0	7:0	EN		OUT	OPOL				BIT
0x0F52	MDCON1	7:0			CHPOL	CHSYNC			CLPOL	CLSYNC
0x0F53	MDSRC	7:0						SRCS[4:0]		
0x0F54	MDCARL	7:0						CLS	[3:0]	
0x0F55	MDCARH	7:0						CHS	5[3:0]	
0x0F56	ADACT	7:0						ADACT[4:0]		
0x0F57	ADCLK	7:0					ADCS	5[5:0]		
0x0F58	ADREF	7:0				ADNREF			ADPRE	F[1:0]
0x0F59	ADCON1	7:0	ADPPOL	ADIPEN	ADGPOL					ADDSEN
0x0F5A	ADCON2	7:0	ADPSIS		ADCRS[2:0]		ADACLR		ADMD[2:0]	
0x0F5B	ADCON3	7:0			ADCALC[2:0]		ADSOI		ADTMD[2:0]	
0x0F5C	ADACQ	7:0			, 15 6, 126[210]	ADAC	Q[7:0]		7.8	
0x0F5D	ADCAP	7:0				, 10, 10		ADCAP[4:0]		
0x0F5E	ADPRE	7:0					RE[7:0]	7.0 67.1 [4.0]		
0x0F5E	ADPCH	7:0				ADF	ADPC			
	ADCON0	7:0	ADON			ADCS	ADPC			ADGO
0x0F60	ADCONU		ADON	ADCONT				ADFM		ADGU
0x0F61	ADPREV	7:0					VL[7:0]			
		15:8					VH[7:0]			
0x0F63	ADRES	7:0					SL[7:0]			
		15:8					SH[7:0]			
0x0F65	ADSTAT	7:0	ADAOV	ADUTHR	ADLTHR	ADMATH			ADSTAT[2:0]	
0x0F66	ADRPT	7:0				ADRF	PT[7:0]			
0x0F67	ADCNT	7:0				ADCN	IT[7:0]			
0x0F68	ADSTPT	7:0				ADSTR	PTL[7:0]			
0,01,00	AUSTIT	15:8				ADSTP	TH[7:0]			
		7:0				ADLTI	HL[7:0]			
0x0F6A	ADLTH	15:8				ADLTH	HH[7:0]			
0.0566		7:0				ADUT	HL[7:0]			
0x0F6C	ADUTH	15:8				ADUTI	HH[7:0]			
		7:0				ADER	RL[7:0]			
0x0F6E	ADERR	15:8				ADERI	RH[7:0]			
		7:0					CL[7:0]			
0x0F70	ADACC	15:8					CH[7:0]			
		7:0					RL[7:0]			
0x0F72	ADFLTR	15:8					RH[7:0]			
		7:0					DRL[7:0]			
0x0F74	NVMADR	15:8					5112[7.0]		NVMAD	
0x0F76	NVMDAT	7:0					AT[7:0]		NUMAD	KI I[1.0]
0x0F70				EG[1:0]		FREE	WRERR	WREN	WR	חת
	NVMCON1	7:0						WREIN	VVR	RD
0x0F78	NVMCON2	7:0					DN2[7:0]			
0x0F79	LATA	7:0	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0
0x0F7A	LATB	7:0	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0
	LATC	7:0	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0
				LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0
0x0F7C	LATD	7:0	LATD7					LATE2	LATE1	LATE0
0x0F7C 0x0F7D	LATD LATE	7:0	LATE7	LATE6	LATE5	LATE4	LATE3			
0x0F7C 0x0F7D 0x0F7E	LATD		LATE7 LATF7		LATE5 LATF5	LATF4	LATE3 LATF3	LATF2	LATF1	
0x0F7C 0x0F7D 0x0F7E	LATD LATE	7:0	LATE7	LATE6					LATF1 LATG1	LATF0
0x0F7C 0x0F7D 0x0F7E 0x0F7E 0x0F7F	LATD LATE LATF	7:0 7:0	LATE7 LATF7	LATE6 LATF6		LATF4	LATF3	LATF2		LATF0 LATG0
0x0F7C 0x0F7D 0x0F7E 0x0F7E 0x0F7F 0x0F80	LATD LATE LATF LATG	7:0 7:0 7:0	LATE7 LATF7	LATE6 LATF6		LATF4	LATF3 LATG3	LATF2 LATG2	LATG1	LATF0 LATG0 LATH0
0x0F7C 0x0F7D 0x0F7E 0x0F7F 0x0F80 0x0F81	LATD LATE LATF LATG LATH	7:0 7:0 7:0 7:0	LATE7 LATF7 LATG7	LATE6 LATF6 LATG6	LATF5	LATF4 LATG4	LATF3 LATG3 LATH3	LATF2 LATG2 LATH2	LATG1 LATH1	LATF0 LATG0 LATH0 TRISA0
0x0F7C 0x0F7D 0x0F7E 0x0F7F 0x0F80 0x0F81 0x0F82	LATD LATE LATF LATG LATH TRISA	7:0 7:0 7:0 7:0 7:0 7:0	LATE7 LATF7 LATG7 TRISA7	LATE6 LATF6 LATG6 TRISA6	LATF5 TRISA5	LATF4 LATG4 TRISA4	LATF3 LATG3 LATH3 TRISA3	LATF2 LATG2 LATH2 TRISA2	LATG1 LATH1 TRISA1	LATF0 LATG0 LATH0 TRISA0 TRISB0
0x0F7C 0x0F7D 0x0F7E 0x0F7F 0x0F80 0x0F81 0x0F82 0x0F83	LATD LATE LATF LATG LATH TRISA TRISB	7:0 7:0 7:0 7:0 7:0 7:0 7:0	LATE7 LATF7 LATG7 TRISA7 TRISB7	LATE6 LATF6 LATG6 TRISA6 TRISB6	LATF5 TRISA5 TRISB5	LATF4 LATG4 TRISA4 TRISB4	LATF3 LATG3 LATH3 TRISA3 TRISB3	LATF2 LATG2 LATH2 TRISA2 TRISB2	LATG1 LATH1 TRISA1 TRISB1	LATF0 LATG0 LATH0 TRISA0 TRISB0 TRISC0
0x0F7C 0x0F7D 0x0F7E 0x0F7F 0x0F80 0x0F81 0x0F82 0x0F83 0x0F83	LATD LATE LATF LATG LATH TRISA TRISB TRISC TRISD	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	LATE7 LATF7 LATG7 TRISA7 TRISB7 TRISC7 TRISD7	LATE6 LATF6 LATG6 TRISA6 TRISB6 TRISC6 TRISD6	LATF5 TRISA5 TRISB5 TRISC5 TRISD5	LATF4 LATG4 TRISA4 TRISB4 TRISC4 TRISC4	LATF3 LATG3 LATH3 TRISA3 TRISB3 TRISC3 TRISD3	LATF2 LATG2 LATH2 TRISA2 TRISB2 TRISC2 TRISD2	LATG1 LATH1 TRISA1 TRISB1 TRISC1 TRISD1	LATFO LATGO LATHO TRISAO TRISBO TRISCO TRISCO
0x0F7C 0x0F7D 0x0F7E 0x0F7F 0x0F80 0x0F81 0x0F82 0x0F83 0x0F83 0x0F84 0x0F85	LATD LATE LATF LATG LATH TRISA TRISB TRISC TRISD TRISE	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	LATE7 LATF7 LATG7 TRISA7 TRISB7 TRISC7 TRISD7 TRISD7 TRISE7	LATE6 LATF6 LATG6 TRISA6 TRISB6 TRISC6 TRISD6 TRISE6	LATF5 TRISA5 TRISB5 TRISC5 TRISD5 TRISE5	LATF4 LATG4 TRISA4 TRISB4 TRISC4 TRISD4 TRISE4	LATF3 LATG3 LATH3 TRISA3 TRISB3 TRISC3 TRISD3 TRISD3 TRISE3	LATF2 LATG2 LATH2 TRISA2 TRISB2 TRISC2 TRISD2 TRISE2	LATG1 LATH1 TRISA1 TRISB1 TRISC1 TRISD1 TRISE1	LATF0 LATG0 LATH0 TRISA0 TRISB0 TRISC0 TRISD0 TRISE0
0x0F7C 0x0F7D 0x0F7E 0x0F7F 0x0F80 0x0F81 0x0F82 0x0F83 0x0F83 0x0F84 0x0F85 0x0F86	LATD LATE LATF LATG LATH TRISA TRISB TRISC TRISD TRISE TRISE TRISF	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	LATE7 LATF7 LATG7 TRISA7 TRISB7 TRISC7 TRISC7 TRISD7 TRISE7 TRISF7	LATE6 LATF6 LATG6 TRISA6 TRISB6 TRISC6 TRISD6 TRISE6 TRISF6	LATF5 TRISA5 TRISB5 TRISC5 TRISD5	LATF4 LATG4 TRISA4 TRISB4 TRISC4 TRISD4 TRISE4 TRISF4	LATF3 LATG3 LATH3 TRISA3 TRISB3 TRISC3 TRISD3 TRISE3 TRISF3	LATF2 LATG2 LATH2 TRISA2 TRISB2 TRISC2 TRISD2 TRISE2 TRISF2	LATG1 LATH1 TRISA1 TRISB1 TRISC1 TRISD1 TRISE1 TRISF1	LATF0 LATG0 LATH0 TRISA0 TRISB0 TRISC0 TRISD0 TRISE0 TRISF0
0x0F7C 0x0F7D 0x0F7F 0x0F80 0x0F81 0x0F83 0x0F84 0x0F85 0x0F86 0x0F87	LATD LATE LATF LATG LATH TRISA TRISB TRISC TRISD TRISE TRISE TRISF TRISF TRISG	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	LATE7 LATF7 LATG7 TRISA7 TRISB7 TRISC7 TRISD7 TRISD7 TRISE7	LATE6 LATF6 LATG6 TRISA6 TRISB6 TRISC6 TRISD6 TRISE6	LATF5 TRISA5 TRISB5 TRISC5 TRISD5 TRISE5	LATF4 LATG4 TRISA4 TRISB4 TRISC4 TRISD4 TRISE4	LATF3 LATG3 LATH3 TRISA3 TRISB3 TRISC3 TRISD3 TRISE3 TRISF3 TRISF3 TRISG3	LATF2 LATG2 LATH2 TRISA2 TRISB2 TRISC2 TRISD2 TRISE2 TRISF2 TRISF2 TRISG2	LATG1 LATH1 TRISA1 TRISB1 TRISC1 TRISD1 TRISE1 TRISF1 TRISG1	LATF0 LATG0 LATH0 TRISA0 TRISB0 TRISC0 TRISD0 TRISD0 TRISF0 TRISF0 TRISG0
0x0F7B 0x0F7C 0x0F7D 0x0F7E 0x0F7F 0x0F80 0x0F81 0x0F82 0x0F83 0x0F84 0x0F85 0x0F85 0x0F86 0x0F87 0x0F88 0x0F89	LATD LATE LATF LATG LATH TRISA TRISB TRISC TRISD TRISE TRISE TRISF	7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:0	LATE7 LATF7 LATG7 TRISA7 TRISB7 TRISC7 TRISC7 TRISD7 TRISE7 TRISF7	LATE6 LATF6 LATG6 TRISA6 TRISB6 TRISC6 TRISD6 TRISE6 TRISF6	LATF5 TRISA5 TRISB5 TRISC5 TRISD5 TRISE5	LATF4 LATG4 TRISA4 TRISB4 TRISC4 TRISD4 TRISE4 TRISF4	LATF3 LATG3 LATH3 TRISA3 TRISB3 TRISC3 TRISD3 TRISE3 TRISF3	LATF2 LATG2 LATH2 TRISA2 TRISB2 TRISC2 TRISD2 TRISE2 TRISF2	LATG1 LATH1 TRISA1 TRISB1 TRISC1 TRISD1 TRISE1 TRISF1	LATF0 LATG0 LATH0 TRISA0 TRISB0 TRISC0 TRISD0 TRISE0 TRISF0



Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x0F8B	PORTC	7:0	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0
0x0F8C	PORTD	7:0	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0
x0F8D	PORTE	7:0	RE7	RE6	RE5	RE4	RE3	RE2	RE1	REO
0x0F8E	PORTF	7:0	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0
0x0F8F	PORTG	7:0	RG7	RG6	RG5	RG4	RG3	RG2	RG1	RG0
0x0F90	PORTH	7:0					RH3	RH2	RH1	RHO
0x0F91	SSP1BUF	7:0				BUF	[7:0]			
0x0F92	SSP1ADD	7:0					p[7:0]			
0x0F93	SSP1MSK	7:0				MSK[6:0]				MSK0
0x0F94	SSP1STAT	7:0	SMP	CKE	D/Ā	P	S	R/W	UA	BF
0x0F95	SSP1CON1	7:0	WCOL	SSPOV	SSPEN	СКР		SSPN	A[3:0]	
0x0F96	SSP1CON2	7:0	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
0x0F97	SSP1CON3	7:0	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
0x0F98	RC1REG	7:0	Activity	T CIE	SCIE		G[7:0]	30002	7.01214	Brien
0x0F99	TX1REG	7:0					G[7:0]			
570133	TATKEG	7:0					G[7:0]			
0x0F9A	SP1BRG	15:8					G[7.0] G[15:8]			
	DC1CTA		CDEN	DV/O	CDEN				OFPD	DVOD
0x0F9C	RC1STA	7:0	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
x0F9D	TX1STA	7:0	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
Dx0F9E	BAUD1CON	7:0	ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN
0x0F9F	PWM7DC	7:0	DCI	_[1:0]						
		15:8					1[7:0]			
0x0FA1	PWM7CON	7:0	EN		OUT	POL				
0x0FA2	PWM6DC	7:0	DCI	_[1:0]						
701712	1 WINODC	15:8				DCH	I[7:0]			
0x0FA4	PWM6CON	7:0	EN		OUT	POL				
0x0FA5	CCPR2	7:0				CCPI	R[7:0]			
JXUFAS	CCFR2	15:8				CCPR	[15:8]			
0x0FA7	CCP2CON	7:0	EN		OUT	FMT		MOD	E[3:0]	
0x0FA8	CCP2CAP	7:0							CTS[2:0]	
		7:0				CCPI	R[7:0]			
0x0FA9	CCPR1	15:8				CCPR	[15:8]			
0x0FAB	CCP1CON	7:0	EN		OUT	FMT		MOD	E[3:0]	
0x0FAC	CCP1CAP	7:0							CTS[2:0]	
0x0FAD	CCPTMRS0	7:0	C4TS	EL[1:0]	C3TSE	L[1:0]	C2TSE	L[1:0]		EL[1:0]
Dx0FAD	CCPTMRS0	7:0		[]		-[]	C4TSE			EL[1:0]
0x0FAE	CCPTMRS1	7:0			P7TSE	1 [1.0]		EL[1:0]		EL[1:0]
0x0FAE	CCPTMRS1	7:0			P7TSE			EL[1:0]		EL[1:0]
0x0FAF	T6TMR	7:0			17136		IR[7:0]		015	
0x0FB0	T6PR	7:0					R[7:0]			
					CKDCI2:01	IXFT	{[7.0]		10.01	
Dx0FB1	T6CON	7:0	ON	CDOL	CKPS[2:0]				PS[3:0]	
Dx0FB2	T6HLT	7:0	PSYNC	CPOL	CSYNC			MODE[4:0]	2.01	
Dx0FB3	T6CLKCON	7:0							[3:0]	
0x0FB4	T6RST	7:0						RSEI	_[3:0]	
0x0FB5	T4TMR	7:0					IR[7:0]			
0x0FB6	T4PR	7:0				TxPF	R[7:0]			
0x0FB7	T4CON	7:0	ON		CKPS[2:0]				PS[3:0]	
0x0FB8	T4HLT	7:0	PSYNC	CPOL	CSYNC			MODE[4:0]		
0x0FB9	T4CLKCON	7:0						CS	[3:0]	
0x0FBA	T4RST	7:0						RSEI	_[3:0]	
0x0FBB	T2TMR	7:0				TxTM	IR[7:0]			
0x0FBC	T2PR	7:0				TxPF	R[7:0]			
x0FBD	T2CON	7:0	ON		CKPS[2:0]			OUTF	PS[3:0]	
0x0FBE	T2HLT	7:0	PSYNC	CPOL	CSYNC			MODE[4:0]		
0x0FBF	T2CLKCON	7:0							[3:0]	
0x0FC0	T2RST	7:0							_[3:0]	
		7:0				TMR	x[7:0]			
	TMR5	15:8					(15:8]			
0x0FC1						1 1 1 1 1 1				
0x0FC1 0x0FC3	T5CON	7:0			CKPS	[1.0]		SYNC	RD16	ON



contin				1				1		
Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x0FC5	TMR5GATE	7:0						GSS[4:0]		
0x0FC6	TMR5CLK	7:0						CS[3:0]	
0x0FC7	TMR3	7:0					x[7:0]			
		15:8					<[15:8]			
0x0FC9	T3CON	7:0			CKPS	S[1:0]		SYNC	RD16	ON
0x0FCA	T3GCON	7:0	GE	GPOL	GTM	GSPM	GGO/DONE	GVAL		
0x0FCB	TMR3GATE	7:0						GSS[4:0]		
0x0FCC	TMR3CLK	7:0						CS[3:0]	
0x0FCD	TMR1	7:0				TMR	x[7:0]			
		15:8					<[15:8]			
0x0FCF	T1CON	7:0			CKPS	S[1:0]		SYNC	RD16	ON
0x0FD0	T1GCON	7:0	GE	GPOL	GTM	GSPM	GGO/DONE	GVAL		
0x0FD1	TMR1GATE	7:0						GSS[4:0]		
0x0FD2	TMR1CLK	7:0						CS[3:0]	
0x0FD3	TMROL	7:0				TMR	DL[7:0]			
0x0FD4	TMR0H	7:0				TMRC)H[7:0]			
0x0FD5	T0CON0	7:0	TOEN		TOOUT	T016BIT		TOOUT	PS[3:0]	
0x0FD6	T0CON1	7:0		T0CS[2:0]		TOASYNC			PS[3:0]	
0x0FD7	PCON0	7:0	STKOVF	STKUNF	WDTWV	RWDT	RMCLR	RI	POR	BOR
0x0FD8	STATUS	7:0		TO	PD	N	OV	Z	DC	С
0x0FD9	FSR2	7:0				FSR	L[7:0]			-
UXUFD9	rokz	15:8						FSRF	I[3:0]	
0x0FDB	PLUSW2	7:0					W[7:0]			
0x0FDC	PREINC2	7:0				PREIN	VC[7:0]			
0x0FDD	POSTDEC2	7:0				POSTE	DEC[7:0]			
0x0FDE	POSTINC2	7:0				POSTI	NC[7:0]			
0x0FDF	INDF2	7:0				IND	F[7:0]			
0x0FE0	BSR	7:0						BSR	[3:0]	
0.0554	56.04	7:0				FSR	L[7:0]			
0x0FE1	FSR1	15:8						FSRF	I[3:0]	
0x0FE3	PLUSW1	7:0				PLUS	W[7:0]			
0x0FE4	PREINC1	7:0				PREIN	VC[7:0]			
0x0FE5	POSTDEC1	7:0				POSTE	DEC[7:0]			
0x0FE6	POSTINC1	7:0				POSTI	NC[7:0]			
0x0FE7	INDF1	7:0				IND	F[7:0]			
0x0FE8	WREG	7:0				WRE	G[7:0]			
		7:0					L[7:0]			
0x0FE9	FSR0	15:8						FSRF	1[3:0]	
0x0FEB	PLUSW0	7:0				PLUS	W[7:0]			
0x0FEC	PREINC0	7:0					NC[7:0]			
0x0FED	POSTDEC0	7:0					DEC[7:0]			
0x0FEE	POSTINC0	7:0					NC[7:0]			
0x0FEF	INDF0	7:0				IND	F[7:0]			
0x0FF0										
	Reserved									
0x0FF1										
0x0FF2	INTCON	7:0	GIE/GIEH	PEIE/GIEL	IPEN		INT3EDG	INT2EDG	INT1EDG	INTOEDG
		7:0			1	PRO	DL[7:0]		1	
0x0FF3	PROD	15:8					DH[7:0]			
0x0FF5	TABLAT	7:0					AT[7:0]			
-		7:0					RL[7:0]			
0x0FF6	TBLPTR	15:8					RH[7:0]			
-		23:16			TBLPTR21			TBLPTRU[4:0]		
0x0FF9	PCL	7:0				PCI	.[7:0]			
		7:0					TH[7:0]			
0x0FFA	PCLAT	15:8				I CLA		PCLATU[4:0]		
0x0FFC	STKPTR	7:0						STKPTR[4:0]		
	STINE IIV	1.0						5		
UXUFFC		7.0				TUC	1 [7:0]			
0x0FFD	TOS	7:0 15:8					L[7:0] H[7:0]			



37. ICSP[™] - In-Circuit Serial Programming[™]

ICSP programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process, allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP programming:

- ICSPCLK
- ICSPDAT
- MCLR/V_{PP}
- V_{DD}
- V_{SS}

In Program/Verify mode, the program memory, User IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data, and the ICSPCLK pin is the clock input. For more information on ICSP, refer to *"Memory Programming Specification"* (DS40001772).

37.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on $\overline{\text{MCLR}}/\text{V}_{\text{PP}}$ to V_{IHH} .

37.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC^{*} Flash MCUs to be programmed using V_{DD} only, without high voltage. When the LVP bit of the Configuration Word 4 register is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. $\overline{\text{MCLR}}$ is brought to V_{IL}.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at V_{IL} for as long as Program/Verify mode is to be maintained.

If low-voltage programming is enabled (LVP = 1), the $\overline{\text{MCLR}}$ Reset function is automatically enabled and cannot be disabled. See the " $\overline{\text{MCLR}}$ " section for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.


Related Links MCLR Reset

37.3 Common Programming Interfaces

Connection to a target device is typically done through an ICSP header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6-pin, 6-connector) configuration. See Figure 37-1.



Figure 37-1. ICD RJ-11 Style Connector Interface



 $1 = V_{PP} / \overline{MCLR}$


- $2 = V_{DD}$ Target
- $3 = V_{SS}$ (ground)
- 4 = ICSPDAT
- 5 = ICSPCLK
- 6 = No Connect

Another connector often found in use with the PICkit[™] programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 37-2.

For additional interface recommendations, refer to the specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 37-3 for more information.

Figure 37-2. PICkit[™] Programmer Style Connector Interface



- $3 = V_{SS}$ (ground)
- 4 = ICSPDAT




5 = ICSPCLK

6 = No Connect

Note:

1. **Note:** The 6-pin header (0.100" spacing) accepts 0.025" square pins.





* Isolation devices (as required).



38. Instruction Set Summary

PIC18(L)F67K40 devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of eight new instructions, for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

38.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from these PIC[®] MCU instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18 instruction set summary in Table 38-2 lists byte-oriented, bit-oriented, literal and control operations. Table 38-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.

The literal instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The control instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')



- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the four MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the Program Counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 38-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 38-2, lists the standard instructions recognized by the Microchip Assembler (MPASMTM).

Standard Instruction Set

Details provides a description of each instruction.

Field	Description
a	RAM access bit a = 0: RAM location in Access RAM (BSR register is ignored) a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7)
BSR	Bank Select Register. Used to select the current RAM bank.
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative
d	Destination select bit d = 0: store result in WREG
	d = 1: store result in file register f
dest	Destination: Either the WREG register or the specified register file location
f	8-bit Register file address (00h to FFh) or 2-bit FSR designator (0h to 3h)
f _s	12-bit Register file address (000h to FFFh). This is the source address.
f _d	12-bit Register file address (000h to FFFh). This is the destination address.
GIE	Global Interrupt Enable bit
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value)

Table 38-1. Opcode Field Descriptions



continued Field	Description
FIGIO	Label name
label	Laberhame
mm	The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions:
*	No change to register (such as TBLPTR with table reads and writes)
*+	Post-Increment register (such as TBLPTR with table reads and writes)
*_	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes)
n	The relative address (two's complement number) for relative branch instructions or the direct address for CALL/BRANCH and RETURN instructions
PC	Program Counter
PCL	Program Counter Low Byte
РСН	Program Counter High Byte
PCLATH	Program Counter High Byte Latch
PCLATU	Program Counter Upper Byte Latch
PD	Power-Down bit
PRODH	Product of Multiply High Byte
PRODL	Product of Multiply Low Byte
S	Fast Call/Return mode select bit s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
TBLPTR	21-bit Table Pointer (points to a Program Memory location)
TABLAT	8-bit Table Latch
ТО	Time-Out bit
TOS	Top-of-Stack
u	Unused or unchanged
WDT	Watchdog Timer
WREG	Working register (accumulator)



continued	
Field	Description
X	Don't care ('0' or '1'). The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
Zs	7-bit offset value for Indirect Addressing of register files (source)
z _d	7-bit offset value for Indirect Addressing of register files (destination)
{}	Optional argument
[text]	Indicates an indexed address
(text)	The contents of text
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.
\rightarrow	Assigned to
[]	Register bit field
E	In the set of
italics	User defined term (font is Courier)



Figure 38-1. General Format for Instructions

Byte-oriented file register operations

	15	10	9	8	7	0	
		OPCODE	d	а		f (FILE #)	
			sult d e Ac R to	estin cess seleo	atio Ba ct b	ank	
Ву	te t	o Byte move	oper	ation	s (2	2-word)	

15 12 11 0 OPCODE f (Source FILE #) 15 12 11 0 1111 f (Destination FILE #) 11111 11111 11111 1111

f = 12-bit file register address

Bit-oriented file register operations

15 12	11 9	8	7	0
OPCODE	b (BIT #)	а	f (FILE #)	

b = 3-bit position of bit in file register (f)

a = 0 to force Access Bank

a = 1 for BSR to select bank

f = 8-bit file register address

Literal operations

15	8	7		0	
OPCODE			k (literal)		MOVLW 7Fh

k = 8-bit immediate value

Control operations

CALL, GOTO and Branch operations

15		8	7	0
	OPCO	DE	n[7:0] (literal)	
15	12	11		0
	1111		n[19:8] (literal)	

n = 20-bit immediate value

15			8	7	0	
	OPCODE		s	n[7:0] (literal)		CALL MYFUNC
15	12	11			0	
	1111		r	n[19:8] (literal)		
	S = Fa	ast bit				
15	1	1 10			0	
	OPCODE		r	n[10:0] (literal)		BRA MYFUNC
15		8	7		0	
	OPCODE			n[7:0] (literal)		BC MYFUNC



Example Instruction

ADDWF MYREG, W, B

MOVFF MYREG1, MYREG2

BSF MYREG, bit, B

GOTO Label

Table 38-2. Instruction Set

Mnemo		Description	Cycles	1	6-Bit Instr	uction Wo	rd	Status	Notes
Opera	nds			MSb			LSb	Affected	Notes
			TE-ORIENTI	ED OPERA	TIONS				
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and CARRY bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1, 2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f _s , f _d	Move $f_{\rm s}$ (source) to 1st word	2	1100	ffff	ffff	ffff	None	
		f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	



co	ontinu	ed							
Mnemo		Description	Cycles		6-Bit Instru	uction Wo		Status	Notes
Opera				MSb			LSb	Affected	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	00da	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with borrow	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	
		Bľ	T-ORIENTE	D OPERAT	FIONS				
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, b, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
			CONTROL	OPERATIO	ONS				
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	4
BN	n	Branch if Negative	1 ⁽²⁾	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 ⁽²⁾	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 ⁽²⁾	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 ⁽²⁾	1110	0101	nnnn	nnnn	None	



со	ntinu	ed							
Mnemo Operar		Description	Cycles		6-Bit Instru	uction Wo		Status Affected	Notes
BNZ	n	Branch if Not Zero	1 (2)	MSb	0001	nnnn	LSb nnnn	None	4
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	Onnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	k, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	—	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	k	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	—	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation	1	1111	XXXX	XXXX	XXXX	None	
POP	_	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	—	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	
			LITERAL (OPERATIO	NS				



со	ntinu	ed							
Mnemo		Description	Cycles		6-Bit Instr	uction Wo		Status	Notes
Operar	las			MSb			LSb	Affected	
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR[3:0]	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
		DATA MEMORY	$' \leftrightarrow PROG$	RAM MEN	IORY OPE	RATIONS			
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	



Notes:

- 1. When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2. If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.
- 3. If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
- 4. Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

38.1.1 Standard Instruction Set Details

ADDLW	AI	DD literal to W						
Syntax:	A	ADDLW k						
Operands:	0	0 ≤ k ≤ 255						
Operation:	(V	V) + k \rightarrow W						
Status Affected	d: N,	, OV, C, DC, Z						
Encoding:		0000	0000 1111 kkkk kkkk				kkkk	
Description:	Tł	ne contents of W ar	e addec	l to the 8-bit literal 'k' a	and the result is pla	aced in V	V.	
Words:	1							
Cycles:	1							
Q Cycle Activit	y:							
Q1		Q2		Q3		Q4		
Decode		Read literal 'k'		Process Data		Write to W		
Example:			ADDL	W		15h		
Before Instruc W = 10h After Instructio W = 25h								
ADDWF	ADD W t	of						
Syntax:		f {,d {,a}}						
Operands:	$0 \le f \le 2!$ $d \in [0,1]$ $a \in [0,1]$	55 I						
Operation:	(W) + (f)	→ dest						
-								



conti	continued					
ADDWF	ADD W to f					
Description:	Add W to register 'f. If 'd' is 'd (default). If 'a' is '0', the Access Bank is If 'a' is '0' and the extended in Addressing mode whenever Offset Mode for details.	selected. If 'a' is '1', the BSR i nstruction set is enabled, thi	s used to select the GPR b s instruction operates in Ir	ank. ndexed Literal Offset		
Words:	1					
Cycles:	1					

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example:	ADDWF	REG,	0, 0
Before Instruction W = 17h			
REG = 0C2h			
After Instruction			
W = 0D9h			
REG = 0C2h			

Important: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

ADDWFC Syntax:	ADD W and CARRY bit to f ADDWFC f {,d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \end{array}$				
Operation:	(W) + (f) + (C) \rightarrow dest					
Status Affected:	N,OV, C, DC, Z					
Encoding:	0010	00da	fff	ffff		
Description:	Add W, the CARRY flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.					
Words:	1					
Cycles:	1					
Q Cycle Activit	y:					
Q1	Q2	Q3	Q4			



Decode Read register		er 'f	Process Data		Write to destination	
Evample:						
Example:		ADDWFC		REG,		0, 1
Before Instruction CARRY bit = 1						
REG = 02h						
W = 4Dh						
After Instruction						
CARRY bit = 0						
REG = 02h						
W = 50h						

ANDLW	AND literal with W						
Syntax:	ANDLW k						
Operands:	0 ≤ k ≤ 255	0 ≤ k ≤ 255					
Operation:	(W) .AND. $k \rightarrow W$						
Status Affected:	N, Z						
Encoding:	0000	1011	kkkk	kkkk			
Description:	The contents of W are AND'ed with the 8-bit literal 'k'. The result is placed in W.						
Words:	1						
Cycles:	1						

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to W

Example:	ANDLW	05Fh
Before Instruction W = A3h		
After Instruction		
W = 03h		

ANDWF	AND W with f				
Syntax:	ANDWF f {,d {,a}}				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$				
Operation:	(W) .AND. (f) \rightarrow dest				
Status Affected:	N, Z				
Encoding:	0001	01da	ffff	ffff	
Description:	The contents of W are AND'ed with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal				
	Offset Mode for details.				
Words:	1				



contin	nued
ANDWF	AND W with f
Cycles:	1

Q Cycle Activity:							
Q1	Q2		Q3		Q4		
Decode	Read register 'f'					Vrite to lestination	
Example:		ANDWF		REG,		0, 0	
Before Instruction W = 17h							
REG = C2h							
After Instruction							
W = 02h							
REG = C2h							

BC	Branch if Car	Ŋ				
Syntax:	BC n					
Operands:	-128 ≤ n ≤ 127	28 ≤ n ≤ 127				
Operation:	if CARRY bit is (PC) + 2 + 2n ·					
Status Affected:	None					
Encoding:	11	10	0010		nnnn	nnnn
Description:	If the CARRY bit is '1', then the program will branch. The two's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.					
Words:	1					
Cycles:	1(2)					
				1		1
Q Cycle Activity If Jump:	:					
Q	1		Q2		Q3	Q4
Decode		Read literal	'n'	Proces	s Data	Write to PC
No operation		No operatio	n	No op	eration	No operation
If No Jump:						
0	1		Q2		Q3	04

Decode	ecode Read lite		teral 'n' Process Data		No oper	ration
Example:		HERE		BC		5
Before Instruction PC = address (HERE)						
After Instruction						
If CARRY = 1; PC = address (HERE + 12)						

FC = address (HERE + If CARRY = 0;

PC = address (HERE + 2)



BCF	Bit Clear f			
Syntax:	BCF f, b {,a}			
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$			
Operation:	$0 \rightarrow f < b >$			
Status Affected:	None			
Encoding:	1001	bbba	ffff	ffff
Description:	Bit 'b' in register 'f' is cleared. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.			
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.			
Words:	1			
Cycles:	1			

Q Cycle Activity:

Q ej el e / lea riej i			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write register 'f'

Example:	BCF	FLAG_REG, 7, 0
Before Instruction FLAG_REG = C7h		
After Instruction		
FLAG_REG = 47h		

BN	Branch if Neg	ative				
Syntax:	BN n	BN n				
Operands:	-128 ≤ n ≤ 127	128 ≤ n ≤ 127				
Operation:	if NEGATIVE b (PC) + 2 + 2n -					
Status Affected:	None					
Encoding:	11	10	0110		nnnn	nnnn
Description:	The two's con	If the NEGATIVE bit is '1', then the program will branch. The two's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.				
Words:	1					
Cycles:	1(2)					
Q Cycle Activity: lf Jump:						
Q	1		Q2		Q3	Q4
Decode		Read literal	'n'	Proces	s Data	Write to PC
No operation	No operation		n	No ope	eration	No operation
If No Jump:						
Q	1		Q2		Q3	Q4
Decode		Read literal	'n'	Proces	s Data	No operation



PIC18(L)F67K40 Instruction Set Summary

Example:	HERE	BN	Jump
Before Instruction PC = address (HERE)			
After Instruction			
If NEGATIVE = 1; PC = address (Jump)			
If NEGATIVE = 0; PC = address (HERE + 2)			

BNC	Branch if Not Carry	Branch if Not Carry			
Syntax:	BNC n				
Operands:	-128 ≤ n ≤ 127				
Operation:	if CARRY bit is '0' (PC) + 2 + 2n \Rightarrow PC				
Status Affected:	None				
Encoding:	1110	0011	nnnn	nnnn	
Description:	If the CARRY bit is '0', then the program will branch. The two's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.				
Words:	1				
Cycles:	1(2)				

Q Cycle Activity: If Jump:			
Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation
If No Jump:			
Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation

Example:	HERE	BNC	Jump
Before Instruction PC = address (HERE)			
After Instruction			
lf CARRY = 0; PC = address (Jump)			
If CARRY = 1; PC = address (HERE + 2)			

BNN	Branch if Not Negative				
Syntax:	BNN n				
Operands:	-128 ≤ n ≤ 127				
Operation:	if NEGATIVE bit is '0' (PC) + 2 + 2n \rightarrow PC				
Status Affected:	None				
Encoding:	1110	0111	nnnn	nnnn	



contii	nued					
BNN	Branch if Not N	egative				
Description:	The two's comp	If the NEGATIVE bit is '0', then the program will branch. The two's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.				
Words:	1	1				
Cycles:	1(2)					
Q Cycle Activit If Jump:	ty:					
Q1	C	22	Q3	Q4		
Decode	R	Read literal 'n'	Process Data	Write to PC		
No operation	Ν	lo operation	No operation	No operation		
If No Jump:						
	Q1	Q2	Q3	Q4		
Decode	R	Read literal 'n'	Process Data	No operation		
Example:		HERE	BNN	Jump		
Before Instruc PC = address						
After Instruction						
If NEGATIVE = PC = address						
If NEGATIVE = PC = address						

BNOV	Branch if Not (Overflow					
Syntax:	BNOV n						
Operands:	-128 ≤ n ≤ 127						
Operation:	if OVERFLOW k (PC) + 2 + 2n →						
Status Affected:	None						
Encoding:	111	0	0101		nnnn	nnnn	
Description:	The two's com	If the OVERFLOW bit is '0', then the program will branch. The two's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.					
Words:	1						
Cycles:	1(2)						
Q Cycle Activity If Jump:	/:						
Q1		Q2		Q3		Q4	
		B 110 1		-	.		

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation
If No Jump:			
Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation



PIC18(L)F67K40

Instruction Set Summary

Example:	HERE	BNOV	Jump
Before Instruction PC = address (HERE) After Instruction If OVERFLOW = 0; PC = address (Jump) If OVERFLOW = 1; PC = address (HERE + 2)			

BNZ	Branch if Not Zero					
Syntax:	BNZ n					
Operands:	-128 ≤ n ≤ 127					
Operation:	if ZERO bit is '0' (PC) + 2 + 2n \rightarrow PC					
Status Affected:	None					
Encoding:	1110	0001	nnnn	nnnn		
Description:		mber '2n' is added to the PC	. Since the PC will have incr nstruction is then a two-cyc			
Words:	1					
Cycles:	1(2)					

Q Cycle Activity: If Jump:			
Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation
If No Jump:			
Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation

Example:	HERE	BNZ	Jump
Before Instruction PC = address (HERE)			
After Instruction			
lf ZERO = 0; PC = address (Jump)			
If ZERO = 1; PC = address (HERE + 2)			

BRA	Unconditional Branch					
Syntax:	BRA n					
Operands:	-1024 ≤ n ≤ 1023	-1024 ≤ n ≤ 1023				
Operation:	$(PC) + 2 + 2n \rightarrow PC$					
Status Affected:	None					
Encoding:	1101	0nnn	nnnn	nnnn		
Description:		Add the two's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $PC + 2 + 2n$. This instruction is a two-cycle instruction.				



continued					
BRA	Unconditional Branch				
Words:	1				
Cycles:	2				

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation

Example:	HERE	BRA	Jump
Before Instruction PC = address (HERE)			
After Instruction			
PC = address (Jump)			

BSF	Bit Set f					
Syntax:	BSF f, b {,a}					
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$					
Operation:	$1 \rightarrow f < b >$					
Status Affected:	None					
Encoding:	1000	bbba	ffff	ffff		
Description:	If 'a' is '0' and the extended i	selected. If 'a' is '1', the BSR instruction set is enabled, this $f \le 95$ (5Fh). See Byte-Orient	is instruction operates in lr	ndexed Literal Offset		
Words:	1					
Cycles:	1					

Q Cycle Activity:				
Q1	Q2		Q3	Q4
Decode	Read regist	er 'f'	Process Data	Write register 'f'
Example:		BSF	FLAG_REG, 7, 1	
Before Instruction				

FLAG_REG = 0Ah

After Instruction

FLAG_REG = 8Ah

BTFSC	Bit Test File, Skip if Clear
Syntax:	BTFSC f, b {,a}
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$



conti	nued				
BTFSC	Bit Test File, Skip if Clear				
Operation:	skip if (f) = 0				
Status Affected:	None				
Encoding:	1011	bbba	ffff	ffff	
Description:	If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.				
Words:	1				
Cycles:	1(2) Note: Three cycles if skip an	d followed by a two-word ins	truction.		

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation

If skip:			
Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
If skip and followed by two-wo	rd instruction:		
Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation

Example:	HERE FALSE TRUE	BTFSC : :	FLAG, 1, 0
Before Instruction PC = address (HERE) After Instruction If FLAG<1> = 0; PC = address (TRUE) If FLAG<1> = 1; PC = address (FALSE)			

BTFSS	Bit Test File, Skip if Set			
Syntax:	BTFSS f, b {,a}			
Operands:	$0 \le f \le 255$ $0 \le b < 7$ $a \in [0,1]$			
Operation:	skip if (f) = 1			
Status Affected:	None			
Encoding:	1010	bbba	ffff	ffff



conti	nued			
BTFSS	Bit Test File, Skip if Set			
Description:	If bit 'b' in register 'f' is '1', the during the current instruction instruction. If 'a' is '0', the Access Bank is s If 'a' is '0' and the extended in Addressing mode whenever for Offset Mode for details.	n execution is discarded and selected. If 'a' is '1', the BSR i nstruction set is enabled, thi	d a NOP is executed instead s used to select the GPR ba s instruction operates in In	, making this a two-cycle ank. dexed Literal Offset
Words:	1			
Cycles:	1(2) Note: Three cycles if skip and	l followed by a two-word ins	truction.	

Q Cycle Activity:							
Q1	Q2		Q3		Q4	Q4	
Decode	Read register 'f'		Process Data No o		peration		
If skip:							
Q1		Q2		Q3		Q4	
No operation	No operation No operation			No operation		No operation	
If skip and followed by	v two-wo	rd instruction:					
Q1 Q2			Q3		Q4		
No operation No operation			No operation		No operation		
No operation		No operation		No operation		No operation	

Example:	HERE FALSE TRUE	BTFSS : :	FLAG, 1, 0
Before Instruction PC = address (HERE) After Instruction If FLAG<1> = 0; PC = address (FALSE) If FLAG<1> = 1; PC = address (TRUE)			

BTG	Bit Toggle f			
Syntax:	BTG f, b {,a}			
Operands:	$0 \le f \le 255$ $0 \le b < 7$ $a \in [0,1]$			
Operation:	$(\overline{f < b}) \rightarrow f < b >$			
Status Affected:	None			
Encoding:	0111	bbba	ffff	ffff
Description:	Bit 'b' in data memory location 'f' is inverted. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset			
		$f \le 95$ (5Fh). See Byte-Orient		



con	continued						
BTG	Bit Togg	çle f					
Words:	1						
Cycles:	1						
Q Cycle Act	ivity:						
Q1		Q2		Q3		Q4	
Decode		Read register 'f'		Process Data		Write register 'f'	

	register 'f'		register 'f'	
			1	
Example:	BTG	PORTC,	4, 0	
Before Instruction: PORTC = 0111 0101 [75h]				
After Instruction:				
PORTC = 0110 0101 [65h	1]			

BOV	Branch if Overflow				
Syntax:	BOV n				
Operands:	-128 ≤ n ≤ 127				
Operation:	if OVERFLOW bit is '1' (PC) + 2 + 2n \rightarrow PC				
Status Affected:	None				
Encoding:	1110	0100	nnnn	nnnn	
Description:	If the OVERFLOW bit is '1', then the program will branch. The two's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.				
Words:	1				
Cycles:	1(2)				

Q Cycle Activity: If Jump:			
Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation
If No Jump:			
Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation

Example:	HERE	BOV	Jump
Before Instruction PC = address (HERE)			
After Instruction			
If OVERFLOW = 1; PC = address (Jump)			
If OVERFLOW = 0; PC = address (HERE + 2)			



BZ	Branch if Zero			
Syntax:	BZ n			
Operands:	-128 ≤ n ≤ 127			
Operation:	if ZERO bit is '1' (PC) + 2 + 2n \rightarrow PC			
Status Affected:	None			
Encoding:	1110	0000	nnnn	nnnn
Description:	•	nber '2n' is added to the PC	C. Since the PC will have incr nstruction is then a two-cyc	
Words:	1			
Cycles:	1(2)			

Q Cycle Activity: If Jump:			
Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation
If No Jump:			
Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation

Example:	HERE	BZ	Jump
Before Instruction PC = address (HERE)			
After Instruction			
If ZERO = 1; PC = address (Jump)			
If ZERO = 0; PC = address (HERE + 2)			

CALL	Subroutine Call			
Syntax:	CALL k {,s}			
Operands:	$0 \le k \le 1048575$ s \in [0,1]			
Operation:	$\begin{array}{l} (PC) + 4 \rightarrow TOS, \\ k \rightarrow PC < 20:1 >, \\ \text{if s = 1} \\ (W) \rightarrow WS, \\ (Status) \rightarrow STATUSS, \\ (BSR) \rightarrow BSRS \end{array}$			
Status Affected:	None			
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	110s k ₁₉ kkk	k ₇ kkk kkkk	kkkk ₀ kkkk ₈



continue	ed				
CALL	Subroutine Call				
Description:	Subroutine call of entire 2-Mbyte memory range. First, return address (PC + 4) is pushed onto the return stack. If 's' = 1, the W, Status and BSR registers are also pushed into their respective shadow registers, WS, STATUSS and BSRS. If 's' = 0, no update occurs (default). Then, the 20-bit value 'k' is loaded into PC<20:1>. CALL is a two-cycle instruction.				
Words:	2				
Cycles:	2				

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read literal 'k'<7:0>,	PUSH PC to stack	Read literal 'k'<19:8>, Write to PC
No operation	No operation	No operation	No operation

Example:	HERE	CALL	THERE, 1
Before Instruction PC = address (HERE)			
After Instruction			
PC = address (THERE)			
TOS = address (HERE + 4)			
WS = W			
BSRS = BSR			
STATUSS = Status			

CLRF	Clear f								
Syntax:	CLRF f {,a}	CLRF f {,a}							
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$								
Operation:	$\begin{array}{l} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$								
Status Affected:	Z								
Encoding:	011	0		101a			ffff		ffff
Description:	Clears the contents of the specified register. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.								
Words:	1								
Cycles:	1								
Q Cycle Activity	<i>/</i> :								
Q1	Q2			Q3			Q4		
Decode	Read register 'f'		Process	Data			Write register	"f	
Example:		CLRF					FLAG_R	EG, 1	



Before Instruction FLAG_REG = 5Ah After Instruction FLAG_REG = 00h

CLRWDT	Clear Watchdog Timer			
Syntax:	CLRWDT			
Operands:	None			
Operation:	$000h \rightarrow WDT,$ $000h \rightarrow WDT postscaler,$ $1 \rightarrow TO,$ $1 \rightarrow PD$			
Status Affected:	TO, PD			
Encoding:	0000	0000	0000	0100
Description:	CLRWDT instruction resets PD, are set.	the Watchdog Timer. It also	o resets the postscaler of th	ne WDT. Status bits, TO and
Words:	1			
Cycles:	1			

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	No operation	Process Data	No operation

Example:	CLRWDT
Before Instruction WDT Counter = ?	
After Instruction	
WDT Counter = 00h	
WDT Postscaler = 0	
TO = 1	
PD = 1	

COMF	Complement f			
Syntax:	COMF f {,d {,a}}	COMF f {,d {,a}}		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	$(f) \rightarrow dest$			
Status Affected:	N, Z			
Encoding:	0001	11da	ffff	ffff
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.			
Words:	1			
Cycles:	1			



Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example:	COMF	REG,	0, 0
Before Instruction REG = 13h			
After Instruction			
REG = 13h			
W = ECh			

CPFSEQ	Compare f with W, skip if f =	Compare f with W, skip if f = W		
Syntax:	CPFSEQ f {,a}			
Operands:	$0 \le f \le 255$ $a \in [0,1]$			
Operation:	(f) – (W), skip if (f) = (W) (unsi	gned comparison)		
Status Affected:	None			
Encoding:	0110	001a	ffff	ffff
Description:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.			
Words:	1			
Cycles:	1(2) Note: Three cycles if skip and followed by a two-word instruction.			

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation

If skip:			
Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
If skip and followed by two-wo	rd instruction:		
Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation
Example:	HERE CPFSEQ REG, 0 NEQUAL : EQUAL :		



Before Instruction PC Address = HERE W = ? REG = ? After Instruction If REG = W; PC = Address (EQUAL) If REG ≠ ; PC = Address (NEQUAL)

CPFSGT	Compare f with W, skip if f >	W		
Syntax:	CPFSGT f {,a}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$			
Operation:	(f) – (), skip if (f) > (W) (unsigr	ned comparison)		
Status Affected:	None			
Encoding:	0110	010a	ffff	ffff
Description:	Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.			
Words:	1			
Cycles:	1(2) Note: Three cycles if skip an	d followed by a two-word ins	truction.	

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation

If skip:			
Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
If skip and followed by two-wo	ord instruction:		
Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation

Example:	HERE NGREATER GREATER	CPFSGT REG, 0 : :



Before Instruction PC = Address (HERE) W = ? After Instruction If REG > W; PC = Address (GREATER) If REG ≤ W; PC = Address (NGREATER)

CPFSLT	Compare f with W, skip if f <	W			
Syntax:	CPFSLT f {,a}				
Operands:	$0 \le f \le 255$ $a \in [0,1]$				
Operation:	(f) – (), skip if (f) < (W) (unsigr	ned comparison)			
Status Affected:	None				
Encoding:	0110	000a	ffff	ffff	
Description:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.				
Words:	1				
Cycles:	1(2) Note: Three cycles if skip an	d followed by a two-word ins	struction.		

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation

If skip:					
Q1	Q2	Q3	Q4		
No operation No operation		No operation	No operation		
If skip and followed by two-word instruction:					
Q1	Q2	Q3	Q4		
No operation	No operation	No operation	No operation		
No operation	No operation	No operation	No operation		

Example:	HERE NLESS LESS	CPFSLT REG, 1 : :
Before Instruction PC = Address (HERE)		
W = ?		
After Instruction		
If REG < W;		
PC = Address (LESS)		
If $REG \ge W$;		
PC = Address (NLESS)		



DAW	Decimal Adjust W Register				
Syntax:	DAW				
Operands:	None				
Operation:	If $[W<3:0> > 9]$ or $[DC = 1]$ then $(W<3:0>) + 6 \rightarrow W<3:0>;$ else $(W<3:0>) \rightarrow W<3:0>;$ If $[W<7:4> + DC > 9]$ or $[C = 1]$ then $(W<7:4>) + 6 + DC \rightarrow W<7:4>;$ else $(W<7:4>) + DC \rightarrow W<7:4>$				
Status Affected:	С				
Encoding:	0000	0000	0000	0111	
Description:	DAW adjusts the 8-bit value in W, resulting from the earlier addition of two variables (each in packed BCD format) and produces a correct packed BCD result.				
Words:	1				
Cycles:	1				

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register W	Process Data	Write W

Example1:	DAW
Before Instruction W = A5h	
C = 0	
DC = 0	
After Instruction	
W = 05h	
C = 1	
DC = 0	
Example 2:	
Before Instruction	
W = CEh	
C = 0	
DC = 0	
After Instruction	
W = 34h	
C = 1	
DC = 0	

DECF	Decrement f			
Syntax:	DECF f {,d {,a}}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$			
Operation:	(f) – 1 → dest			
Status Affected:	C, DC, N, OV, Z			
Encoding:	0000	01da	ffff	ffff



contii	continued				
DECF	Decrement f				
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Lite Offset Mode for details.				
Words:	1				
Cycles:	1				

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f	Process Data	Write to destination

Example:	DECF	CNT,	1, 0
Before Instruction CNT = 01h			
Z = 0			
After Instruction			
CNT = 00h			
Z = 1			

DECFSZ	Decrement f, skip if 0			
Syntax:	DECFSZ f {,d {,a}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(f) – 1 \rightarrow dest, skip if result =	0		
Status Affected:	None			
Encoding:	0010	11da	ffff	ffff
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.			
Words:	1			
Cycles:	1(2) Note: Three cycles if skip an	d followed by a two-word ins	truction.	

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f	Process Data	Write to destination
If skip:			



Q1	Q2	Q3	Q4		
No operation	No operation	No operation	No operation		
If skip and followed by two-word instruction:					
Q1	Q2	Q3	Q4		
No operation	No operation	No operation	No operation		
No operation	No operation	No operation	No operation		

Example:	HERE GOTO CONTINUE	DECFSZ LOOP	CNT,	1, 1	
Before Instruction PC = Address (HERE)					
After Instruction					
CNT = CNT - 1					
If CNT = 0;					
PC = Address (CONTINUE	:)				
If CNT ≠ 0;					
PC = Address (HERE + 2)					

DCFSNZ	Decrement f, skip if not 0					
Syntax:	DCFSNZ f {,d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	(f) – 1 → dest, skip if result ≠	0				
Status Affected:	None					
Encoding:	0100	11da	ffff	ffff		
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction.					
		selected. If 'a' is '1', the BSR i				
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.					
Words:	1					
Cycles:	1(2) Note: Three cycles if skip and followed by a two-word instruction.					

Q Cycle Activity:					
Q1	Q2		Q3		Q4
Decode	Read register 'f'		Process Data		Write to destination
If skip:					
Q1		Q2		Q3	Q4
No operation		No operation	No operation		No operation
If skip and followed by two-word instruction:					
Q1		Q2		Q3	Q4
No operation		No operation		No operation	No operation



No operation	No o	peration		No operation	No operation
Example:	HERE ZERO NZERO	DCFSNZ : :	TEMP, 1, ()	
Before Instruction					
TEMP = ?					
After Instruction					
TEMP = TEMP – 1,					
If TEMP = 0;					
PC = Address (ZERO)					
If TEMP ≠ 0;					
PC = Address (NZERO)					

GOTO	Unconditional Branch				
Syntax:	GOTO k				
Operands:	0 ≤ k ≤ 1048575				
Operation:	$k \rightarrow PC<20:1>$				
Status Affected:	None				
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	1111 k ₁₉ kkk	k ₇ kkk kkkk	kkkk ₀ kkkk ₈	
Description:	GOTO allows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.				
Words:	2				
Cycles:	2				

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read literal 'k'<7:0>,	No operation	Read literal 'k'<19:8>, Write to PC
No operation	No operation	No operation	No operation

Example:	GOTO THERE
After Instruction PC = Address (THERE)	

INCF	Increment f			
Syntax:	INCF f {,d {,a}}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$			
Operation:	(f) + 1 \rightarrow dest			
Status Affected:	C, DC, N, OV, Z			
Encoding:	0010	10da	ffff	ffff



contii	continued					
INCF	Increment f					
Description:	The contents of register 'f and back in register 'f' (default). If 'a' is '0', the Access Bank is If 'a' is '0' and the extended in Addressing mode whenever Offset Mode for details.	selected. If 'a' is '1', the BSR i nstruction set is enabled, thi	s used to select the GPR ba s instruction operates in Ir	ank. Idexed Literal Offset		
Words:	1					
Cycles:	1					

Q Cycle Activity:

-

Q Cycle Activity.			
Q1	Q2	Q3	Q4
Decode	Read register 'f	Process Data	Write to destination

Example:	INCF	CNT,	1, 0
Before Instruction CNT = FFh			
Z = 0			
C = ?			
DC = ?			
After Instruction			
CNT = 00h			
Z = 1			
C = 1			
DC = 1			

INCEST	Increment f ckin if 0			
INCFSZ	Increment f, skip if 0			
Syntax:	INCFSZ f {,d {,a}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(f) + 1 → dest, skip if result = 0			
Status Affected:	None			
Encoding:	0011	11da	ffff	ffff
Description:	back in register 'f' (default). If the result is '0', the next in making it a two-cycle instruct If 'a' is '0', the Access Bank is If 'a' is '0' and the extended it	re incremented. If 'd' is '0', the struction, which is already fe ction. selected. If 'a' is '1', the BSR is nstruction set is enabled, this f \leq 95 (5Fh). See Byte-Orient	tched, is discarded and a N s used to select the GPR ba s instruction operates in In	OP is executed instead, nk. dexed Literal Offset
Words:	1			
Cycles:	1(2) Note: Three cycles if skip an	d followed by a two-word ins	truction.	
Q Cycle Activi	ty:			



Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
If skip:			
Q1	Q2	Q3	Q4
No operation	No operation	n No operation	No operation
If skip and followed by	two-word instruction:		
Q1	Q2	Q3	Q4
No operation	No operation	n No operation	No operation
No operation	No operation	n No operation	No operation

Example:	HERE NZERO ZERO	INCFSZ : :	CNT,	1,	0
Before Instruction PC = Address (HERE) After Instruction CNT = CNT + 1 If CNT = 0; PC = Address (ZERO) If CNT \neq 0; PC = Address (NZERO)					

INFSNZ	Increment f, skip if not 0					
Syntax:	INFSNZ f {,d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	(f) + 1 → dest, skip if result ≠	0				
Status Affected:	None					
Encoding:	0100	10da	ffff	ffff		
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.					
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.					
Words:	1					
Cycles:	1(2) Note: Three cycles if skip an	d followed by a two-word ins	truction.			

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
If skip:			



Q1	Q2	Q3	Q4			
No operation	No operation	No operation	No operation			
If skip and followed by two-wo	ord instruction:					
Q1	Q2	Q3	Q4			
No operation	No operation	No operation	No operation			
No operation	No operation	No operation	No operation			
P	XERO IZERO					
1	NZERO					
Before Instruction PC = Address (HERE) After Instruction						
REG = REG + 1						
If $\text{REG} \neq 0$;						
PC = Address (NZERO)						
If REG = 0;	If REG = 0;					
PC = Address (ZERO)						

IORLW	Inclusive OR literal with W				
Syntax:	IORLW k				
Operands:	0 ≤ k ≤ 255				
Operation:	(W) .OR. $k \rightarrow W$				
Status Affected:	N, Z				
Encoding:	0000	1001	kkkk	kkkk	
Description:	The contents of W are OF	Red with the 8-bit literal 'k'.	The result is placed in W.		
Words:	1				
Cycles:	1				

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to W

Example:	IORLW	35h
Before Instruction W = 9Ah		
After Instruction		
W = BFh		

IORWF	Inclusive OR W with f			
Syntax:	IORWF f {,d {,a}}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$			
Operation:	(W) .OR. (f) \rightarrow dest			
Status Affected:	N, Z			
Encoding:	0001	00da	ffff	ffff



contii	continued					
IORWF	Inclusive OR W with f					
Description:	Inclusive OR W with register ' register 'f' (default). If 'a' is '0', the Access Bank is s If 'a' is '0' and the extended in Addressing mode whenever Offset Mode for details.	selected. If 'a' is '1', the BSR i nstruction set is enabled, thi	s used to select the GPR bas s instruction operates in Ir	ank. Idexed Literal Offset		
Words:	1					
Cycles:	1					

Q Cycle Activity:

Q CYCIE ACTIVITY.			
Q1	Q2	Q3	Q4
Decode	Read register 'f	Process Data	Write to destination

Example:	IORWF RESULT, 0, 1
Before Instruction RESULT = 13h	
W = 91h	
After Instruction	
RESULT = 13h	
W = 93h	

LFSR	Load FSR				
Syntax:	LFSR f, k	LFSR f, k			
Operands:	$0 \le f \le 2$ $0 \le k \le 4095$				
Operation:	$k \rightarrow FSRf$	$k \rightarrow FSRf$			
Status Affected:	None				
Encoding:	1110 1111	1110 0000	00ff k ₇ kkk	k ₁₁ kkk kkkk	
Description:	The 12-bit literal 'k' is loaded into the File Select Register pointed to by 'f'.				
Words:	2				
Cycles:	2				

Q Cycle Activity	y:		
Q1	Q2	Q3	Q4
Decode	Read literal 'k' MSB	Process Data	Write literal 'k' MSB to FSRfH
Decode	Read literal 'k' LSB	Process Data	Write literal 'k' to FSRfL

 Example:
 LFSR 2, 3ABh

 After Instruction

 FSR2H = 03h

 FSR2L = ABh

IVIOVE	Mover
Syntax:	MOVF f {,d {,a}}



contir	nued			
MOVF	Move f			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	$f \rightarrow dest$			
Status Affected:	N, Z			
Encoding:	0101	00da	ffff	ffff
Description:	is placed in W. If 'd' is '1', the 256-byte bank. If 'a' is '0', the Access Bank is If 'a' is '0' and the extended i	The contents of register 'f are moved to a destination dependent upon the status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset		
	Addressing mode whenever f \leq 95 (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.			
Words:	1			
Cycles:	1			

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write W

Example:	MOVF REG, 0, 0
Before Instruction REG = 22h	
W = FFh	
After Instruction	
REG = 22h	
W = 22h	

MOVFF	Move f to f			
Syntax:	MOVFF f _s ,f _d			
Operands:	$0 \le f_s \le 4095$ $0 \le f_d \le 4095$			
Operation:	$(f_s) \rightarrow f_d$			
Status Affected:	None			
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff _s ffff _d
Description:	The contents of source register 'f _s ' are moved to destination register 'f _d '. The location of source 'f _s ' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination 'f _d ' can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.			
Words:	2			



continu	ber
MOVFF	Move f to f
Cycles:	2 (3)

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example:	MOVFF	REG1,	REG2
Before Instruction REG1 = 33h			
REG2 = 11h			
After Instruction			
REG1 = 33h			
REG2 = 33h			

MOVLB	Move literal to low nibble in BSR					
Syntax:	MOVLW k					
Operands:	0 ≤ k ≤ 255					
Operation:	$k \rightarrow BSR$					
Status Affected:	None					
Encoding:	0000	0001	kkkk	kkkk		
Description:	The 8-bit literal 'k' is loaded into the Bank Select Register (BSR). The value of BSR<7:4> always remains '0', regardless of the value of k_7 : k_4 .					
Words:	1					
Cycles:	1					

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write literal 'k' to BSR

Example:	MOVLB	5
Before Instruction BSR Register = 02h		
After Instruction		
BSR Register = 05h		

MOVLW	Move literal to W	Move literal to W				
Syntax:	MOVLW k	MOVLW k				
Operands:	0 ≤ k ≤ 255	0 ≤ k ≤ 255				
Operation:	$k \rightarrow W$	$k \rightarrow W$				
Status Affected:	None	None				
Encoding:	0000	1110	kkkk	kkkk		
Description:	The 8-bit literal 'k' is	The 8-bit literal 'k' is loaded into W.				



continued						
MOVLW	Ν	Nove litera	al to W			
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2			Q3		Q4
Decode	Read literal 'k'		Process D	Data	Write to W	
Example:		MOVL	N			5Ah
After Instruction W = 5Ah						

MOVWF	Move W to f						
Syntax:	MOVWF f {,a}						
Operands:	$0 \le f \le 255$ $a \in [0,1]$						
Operation:	$(W) \rightarrow f$						
Status Affected:	None	None					
Encoding:	0110	111a	ffff	ffff			
Description:	If 'a' is '0', the Access Bank is If 'a' is '0' and the extended i	er 'f. The location 'f' can be a selected. If 'a' is '1', the BSR instruction set is enabled, thi $f \le 95$ (5Fh). See Byte-Orient	is used to select the GPR b is instruction operates in Ir	ank. ndexed Literal Offset			
Words:	1						
Cycles:	1						

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write register 'f'

Example:	MOVWF	REG, 0
Before Instruction W = 4Fh		
REG = FFh		
After Instruction		
W = 4Fh		
REG = 4Fh		

MULLW	Multiply literal with W
Syntax:	MULLW k
Operands:	$0 \le k \le 255$
Operation:	(W) x k \rightarrow PRODH:PRODL
Status Affected:	None



contin	continued								
MULLW	Multiply literal with W								
Encoding:	0000	1101	kkkk	kkkk					
Description:	U 1	5							
	Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected.								
Words:	1	1							
Cycles:	1								

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write registers PRODH:PRODL

Example:	MULLW	0C4h
Before Instruction W = E2h		
PRODH = ?		
PRODL = ?		
After Instruction		
W = E2h		
PRODH = ADh		
PRODL = 08h		

MULWF	Multiply W with f					
Syntax:	MULWF f {,a}					
Operands:	$0 \le f \le 255$ $a \in [0,1]$					
Operation:	(W) x (f) \rightarrow PRODH:PRODL					
Status Affected:	None					
		001a	ffff	ffff		
Encoding:	0000					
Encoding: Description:	An unsigned multiplication is 16-bit result is stored in the unchanged. None of the Status flags are Note that neither overflow r If 'a' is '0', the Access Bank is If 'a' is '0' and the extended i Addressing mode whenever Offset Mode for details.	s carried out between the co PRODH:PRODL register pair. affected. for carry is possible in this op selected. If 'a' is '1', the BSR is nstruction set is enabled, this	PRODH contains the high l peration. A zero result is po s used to select the GPR ba s instruction operates in In	byte. Both W and 'f' are ssible but not detected. ink. dexed Literal Offset		
U	An unsigned multiplication is 16-bit result is stored in the unchanged. None of the Status flags are Note that neither overflow r If 'a' is '0', the Access Bank is If 'a' is '0' and the extended i Addressing mode whenever	s carried out between the co PRODH:PRODL register pair. affected. for carry is possible in this op selected. If 'a' is '1', the BSR is nstruction set is enabled, this	PRODH contains the high l peration. A zero result is po s used to select the GPR ba s instruction operates in In	byte. Both W and 'f' are ssible but not detected. ink. dexed Literal Offset		

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write registers PRODH:PRODL



PIC18(L)F67K40 Instruction Set Summary

Example:	MULWF REG, 1
Before Instruction W = C4h	
REG = B5h	
PRODH = ?	
PRODL = ?	
After Instruction	
W = C4h	
REG = B5h	
PRODH = 8Ah	
PRODL = 94h	

NEGF	Negate f						
Syntax:	NEGF f {,a}						
Operands:	$0 \le f \le 255$ $a \in [0,1]$						
Operation:	$(f) + 1 \rightarrow f$						
Status Affected:	N, OV, C, DC, Z	N, OV, C, DC, Z					
Encoding:	0110	110a	ffff	ffff			
Description:	If 'a' is '0', the Access Bank is If 'a' is '0' and the extended i	two's complement. The resu selected. If 'a' is '1', the BSR is instruction set is enabled, thi $f \le 95$ (5Fh). See Byte-Orient	is used to select the GPR basis instruction operates in Ir	ank. ndexed Literal Offset			
Words:	1						
Cycles:	1						

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write register 'f

Example:	NEGF	REG, 1
Before Instruction REG = 0011 1010 [3Ah]		
After Instruction		
REG = 1100 0110 [C6h]		

NOP No Operation Syntax: NOP Operands: None Operation: No operation Status Affected: None 0000 0000 0000 0000 Encoding: 1111 хххх xxxx xxxx Description: No operation. Words: 1 Cycles: 1



PIC18(L)F67K40 Instruction Set Summary

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	No operation	No operation	No operation

Example:		
None.		

POP	Pop Top of Return Stack			
Syntax:	POP			
Operands:	None			
Operation:	(TOS) \rightarrow bit bucket			
Status Affected:	None			
Encoding:	0000	0000	0000	0110
Description:	The TOS value is pulled off value that was pushed ont This instruction is provided software stack.	o the return stack.		•
Words:	1			
Cycles:	1			

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	No operation	POP TOS value	No operation

Example:	POP GOTO	NEW	
Before Instruction TOS = 0031A2h			
Stack (1 level down) = 014332h			
After Instruction			
TOS = 014332h			
PC = NEW			

PUSH	Push Top of Return Stack				
Syntax:	PUSH				
Operands:	None				
Operation:	$(PC + 2) \rightarrow TOS$				
Status Affected	: None				
Encoding:	0000	0000	0000	0101	
Description:	The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows implementing a software stack by modifying TOS and then pushing it onto the return stack.				
Words:	1				
Cycles:	1				
Q Cycle Activity	Q Cycle Activity:				
Q1	Q2		Q3	Q4	

No operation



Decode

PUSH PC + 2 onto return stack

No operation

Example:	PUSH	
Before Instruction TOS = 345Ah		
PC = 0124h		
After Instruction		
PC = 0126h		
TOS = 0126h		
Stack (1 level down) = 345Ah		

RCALL	Relative Call			
Syntax:	RCALL n			
Operands:	-1024 ≤ n ≤ 1023			
Operation:	$(PC) + 2 \rightarrow TOS,$ $(PC) + 2 + 2n \rightarrow PC$			
Status Affected:	None			
Encoding:	1101	1nnn	nnnn	nnnn
Description:	the stack. Then, add the tw	p up to 1K from the current vo's complement number '2 the new address will be PC	n' to the PC. Since the PC w	ill have incremented to
Words:	1			
Cycles:	2			

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read literal 'n' PUSH PC to stack	Process Data	Write to PC
No operation	No operation	No operation	No operation
			-

Example:	HERE	RCALL	Jump
Before Instruction PC = Address (HERE)			
After Instruction			
PC = Address (Jump)			
TOS = Address (HERE + 2)			

RESET	Reset					
Syntax:	RESET					
Operands:	None					
Operation:	Reset all registers and fla	ags that are affected by a	MCLR Reset.			
Status Affected:	All	All				
Encoding:	0000	0000	1111	1111		
Description:	This instruction provides	a way to execute a \overline{MCLF}	\overline{R} Reset by software.			
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			



							Instruction Set 5	
Decode		Start Reset	No	operation		No oper	ation	
Example:				RESET				
After Instruct Registers = Re	eset Valu	e						
Flags* = Rese	t Value							
RETFIE	Return	n from Interrupt						
Syntax:	RETFIE	{s}						
Operands:	s ∈ [0,	s ∈ [0,1]						
Operation:	if s = 1 (WS) - (STATU (BSRS)	E/GIEH or PEIE/GIEL,	anged.					
Status Affected:	GIE/GI	EH, PEIE/GIEL.						
Encoding:		0000	00	000	0001		000s	
Description:	by set registe	n from interrupt. Stac ting either the high- o ers, WS, STATUSS and date of these register	or low-priority BSRS, are loa	Global Interru ded into their	upt Enable bit. If '	s' = 1, the c	contents of the shad	low
Words:	1							
Cycles:	2							
Q Cycle Activi	tv.							
	cy.							

Q Cycle Activity.			
Q1	Q2	Q3	Q4
Decode	No operation	No operation	POP PC from stack Set GIEH or GIEL
No operation	No operation	No operation	No operation

Example:	RETFIE 1
After Interrupt PC = TOS	
W = WS	
BSR = BSRS	
Status = STATUSS	
GIE/GIEH, PEIE/GIEL = 1	

RETLW	Return literal to W					
Syntax:	RETLW k					
Operands:	$0 \le k \le 255$)≤k≤255				
Operation:	$k \rightarrow W$, (TOS) \rightarrow PC, PCLATU, PCLATH are uncha	anged				
Status Affected:	None					
Encoding:	0000	1100	kkkk	kkkk		



continued					
RETLW	Return literal to W				
Description:	W is loaded with the 8-bit literal 'k'. The Program Counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.				
Words:	1				
Cycles:	2				

Q Cycle Activity:

Q Cycle Activity.			
Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	POP PC from stack, Write to W
No operation	No operation	No operation	No operation

Example:

CALL TABLE ; offset value ; W now has ; table value : TABLE	; contains table
ADDWF PCL RETLW k0 RETLW k1 : RETLW kn	<pre>; W = offset ; Begin table ; ; End of table</pre>

Before Instruction

W = 07h

After Instruction

W = value of kn

RETURN	Return from	n Subroutine					
Syntax:	RETURN {s}						
Operands:	$s \in \left[0,1\right]$						
Operation:	(BSRS) → BS	if s = 1					
Status Affected:	None						
Encoding:	C	0000	00	000	00 0001		001s
Description:	Counter. If '	s'= 1, the conter	nts of the sha	dow registers,	WS, STATUSS	and BSRS, ar	ded into the Program e loaded into their occurs (default).
Words:	1						
Cycles:	2						
Q Cycle Activity	:						
Q1		Q2		Q3		Q4	
Decc	de	No ope	ration	Proce	ss Data	Р	OP PC from stack
No ope	ration	No ope	ration	No op	peration		No operation



PIC18(L)F67K40 Instruction Set Summary

Example:		RETURN
After Instruct PC = TOS	tion:	
RLCF	Rotate Left f through Carry	
Syntax:	RLCF f {,d {,a}}	
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	
Operation:	$(f < n >) \rightarrow dest < n + 1 >,$ $(f < 7 >) \rightarrow C,$	

(C) \rightarrow dest<0>

C, N, Z

Status

Affected:	-, ,			
Encoding:	0011	01da	ffff	ffff
Description:	The contents of register 'f' an in W. If 'd' is '1', the result is s If 'a' is '0', the Access Bank is	stored back in register 'f' (def	ault).	· ·

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.



Words:	1		
Cycles:	1		

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example:	RLCF	REG, 0, 0
Before Instruction REG = 1110 0110		
C = 0		
After Instruction		
REG = 1110 0110		
W = 1100 1100		
C = 1		

RLNCF	Rotate Left f (No Carry)
Syntax:	RLNCF f {,d {,a}}
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$
Operation:	$(f < n >) \rightarrow dest < n + 1 >,$ $(f < 7 >) \rightarrow dest < 0 >$
Status Affected:	N, Z



contir	nued			
RLNCF	Rotate Left f (No Carry)			
Encoding:	0100	01da	ffff	ffff
Description:	result is stored back in regis If 'a' is '0', the Access Bank is If 'a' is '0' and the extended i	re rotated one bit to the left. ter 'f' (default). selected. If 'a' is '1', the BSR is nstruction set is enabled, this $f \le 95$ (5Fh). See Byte-Orient register	s used to select the GPR ba s instruction operates in In ed and Bit-Oriented Instruc	nk. dexed Literal Offset
Words:	1			
Cycles:	1			

Q Cycle Activity:						
Q1	Q2		Q3		Q4	
Decode	Read register 'f'		Process Data		Write to destination	
Example:		RLNCF			REG, 1,	0
Before Instruction REG = 1010 1011						
After Instruction						

REG = 0101 0111

RRCF	Rotate Right f through Carry	1				
Syntax:	RRCF f {,d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	$(f < n >) \rightarrow dest < n - 1 >,$ $(f < 0 >) \rightarrow C,$ $(C) \rightarrow dest < 7 >$					
Status Affected:	C, N, Z					
Encoding:	0011	00da	ffff	ffff		
Description:	The contents of register 'f' are rotated one bit to the right through the CARRY flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.					
	If 'a' is '0' and the extended i Addressing mode whenever Offset Mode for details.		•	s in Indexed Literal Offset Instructions in Indexed Literal		
			register f			
Words:	1					
Cycles:	1					
Q Cycle Activit	y:					
Q1	Q2	Q3		Q4		



Instruction Set Summary

Read register 'f	Process Data	Write to destination
mple: RRCF		REG, 0, 0

RRNCF	Rotate Right f (No Carry)			
Syntax:	RRNCF f {,d {,a}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	$(f < n >) \rightarrow dest < n - 1 >,$ $(f < 0 >) \rightarrow dest < 7 >$			
Status Affected:	N, Z			
Encoding:	0100	00da	ffff	ffff
Description:	The contents of register 'f' a result is placed back in regis If 'a' is '0', the Access Bank w selected as per the BSR valu If 'a' is '0' and the extended i Addressing mode whenever Offset Mode for details.	ster 'f' (default). ill be selected (default), over ie. instruction set is enabled, th $f \le 95$ (5Fh). See Byte-Orien	rriding the BSR value. If 'a' is is instruction operates in In	'1', then the bank will be dexed Literal Offset
Words:	1			
Cycles:	1			
Q Cycle Activit	V.			
Q1	Q2	Q3	Q4	

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example 1:	RRNCF REG, 1, 0
Before Instruction REG = 1101 0111 After Instruction	
REG = 1110 1011	
Example 2:	RRNCF REG, 0, 0



Before Instruction W = ? REG = 1101 0111 After Instruction W = 1110 1011 REG = 1101 0111

SETF	Set f					
Syntax:	SETF f {,a}					
Operands:	$0 \le f \le 255$ $a \in [0,1]$					
Operation:	$FFh \to f$					
Status Affected:	None					
Encoding:	0110		100a	ffff		ffff
Description:	The contents of the specifier If 'a' is '0', the Access Bank is If 'a' is '0' and the extended i Addressing mode whenever Offset Mode for details.	selected. If	'a' is '1', the BSR et is enabled, thi	is instruction operates	in Indexed Li	
Words:	1					
Cycles:	1					

01 02 03	
	Q4
Decode Read Proc register 'f'	cess Data Write register 'f'

Example:	SETF	REG, 1
Before Instruction REG = 5Ah		
After Instruction		
REG = FFh		

SLEEP	Enter Sleep mode			
Syntax:	SLEEP			
Operands:	None			
Operation:	$00h \rightarrow WDT,$ $0 \rightarrow WDT postscaler,$ $1 \rightarrow TO,$ $0 \rightarrow \overline{PD}$			
Status Affected:	TO, PD			
Encoding:	0000	0000	0000	0011
Description:	The Power-Down (PD) Status bit is cleared. The Time-out (TO) Status bit is set. Watchdog Timer and its postscaler are cleared. The processor is put into Sleep mode with the oscillator stopped.			
Words:	1			
Cycles:	1			
Q Cycle Activity:				



Q1	Q2	Q3	Q4
Decode	No operation	Process Data	Go to Sleep

Example:	SLEEP
Before Instruction TO = ?	
<u>PD</u> = ?	
After Instruction	
TO = 1 †	
<u>PD</u> = 0	

† If WDT causes wake-up, this bit is cleared.

SUBFWB	Subtract f from W with borr	ow (Continued)		
Syntax:	SUBFWB f {,d {,a}}	SUBFWB f {,d {,a}}		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(W) – (f) – (\overline{C}) \rightarrow dest			
Status Affected:	N, OV, C, DC, Z			
Encoding:	0101	01da	ffff	ffff
Description:	Subtract register 'f' and CARRY flag (borrow) from W (two's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.			
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.			
Words:	1			
Cycles:	1			

Q Cycle Activity:				
Q1		Q2	Q3	Q4
Decode	Read register 'f'		Process Data	Write to destination
Example 1:		SUBFWB REG, 1,	0	
Before Instruction REG = 3 W = 2 C = 1 After Instruction REG = FF W = 2 C = 0 Z = 0 N = 1 ; result is negative	tive			
Example 2:		SUBFWB REG, 0,	0	



Before Instruction REG = 2 W = 5 C = 1 After Instruction REG = 2 W = 3 C = 1 Z = 0 N = 0 ; result is positive Example 3:

SUBFWB REG, 1, 0

Before Instruction REG = 1 W = 2 C = 0 After Instruction REG = 0 W = 2 C = 1 Z = 1 ; result is zero N = 0

SUBLW	Subtract W from literal	Subtract W from literal			
Syntax:	SUBLW k	SUBLW k			
Operands:	0 ≤ k ≤ 255	0 ≤ k ≤ 255			
Operation:	$k-(W) \rightarrow$	$k - (W) \rightarrow$			
Status Affected:	N, OV, C, DC, Z	N, OV, C, DC, Z			
Encoding:	0000	1000	kkkk	kkkk	
Description	W is subtracted from the	W is subtracted from the 8-bit literal 'k'. The result is placed in W.			
Words:	1	1			
Cycles:	1				

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to W

Example 1:	SUBLW	02h
Before Instruction W = 01h C = ? After Instruction W = 01h		
C = 1 ; result is positive Z = 0 N = 0		
Example 2:	SUBLW	02h



Before Instruction		
W = 02h		
C = ?		
After Instruction		
W = 00h		
C = 1 ; result is zero		
Z = 1		
N = 0		
Example 3:	SUBLW	02h
	50Din	0211
Before Instruction		
W = 03h		
C = ?		
After Instruction		
W = FFh ; (two's complement)		
C = 0 ; result is negative		
Z = 0		
N = 1		

SUBWF	Subtract W from f			
Syntax:	SUBWF f {,d {,a}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(f) – (W) → dest			
Status Affected:	N, OV, C, DC, Z			
Encoding:	0101	11da	ffff	ffff
Description:	Subtract W from register 'f' (two's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset			
	Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.			
Words:	1			
Cycles:	1			

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
Example 1:			

Example 1:	SUBWF REG, 1, 0



Before Instruction REG = 3 W = 2 C = ? After Instruction REG = 1 W = 2 C = 1 ; result is positive Z = 0 N = 0 Example 2: SUBWF REG, 0, 0 Before Instruction REG = 2 W = 2 C = ? After Instruction REG = 2 W = 0 C = 1 ; result is zero Z = 1 N = 0 Example 3: SUBWF REG, 1, 0 Before Instruction REG = 1 W = 2 C = ? After Instruction REG = FFh ; (two's complement) W = 2 C = 0 ; result is negative Z = 0 N = 1

SUBWFB	Subtract W from f with Borrow			
Syntax:	SUBWFB f {,d {,a}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	$(f) - (W) - (\overline{C}) \rightarrow dest$			
Status Affected:	N, OV, C, DC, Z			
Encoding:	0101	10da	ffff	ffff
Description:	Subtract W and the CARRY flag (borrow) from register 'f' (two's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.			
Words:	1			



continued						
	act W from f	with Borro	W			
Cycles: 1		WICH DOITO				
Q Cycle Activity:						
Q1		Q2		(Q3	Q4
Decode	Read regist			Process Data		Write to destination
Example 1:		SUBWFB	REG, 1, 0			
Before Instruction REG = 19h (0001 100 W = 0Dh (0000 1101) C = 1						
After Instruction REG = 0Ch (0000 110 W = 0Dh (0000 1101)						
C = 1 Z = 0 N = 0 ; result is posit	ive					
Example 2:		SUBWFB	REG, (), 0		
Before Instruction REG = 1Bh (0001 101) W = 1Ah (0001 1010) C = 0 After Instruction REG = 1Bh (0001 101) W = 00h C = 1 Z = 1 ; result is zero N = 0						
Example 3:		SUBWFB	REG, 1, 0			
Before Instruction REG = 03h (0000 001 W = 0Eh (0000 1110) C = 1 After Instruction REG = F5h (1111 010 ; [two's complement] W = 0Eh (0000 1110) C = 0 Z = 0 N = 1 ; result is negat	1) I					

SWAPF	Swap f
Syntax:	SWAPF f {,d {,a}}



contir	nued			
SWAPF	Swap f			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	$(f<3:0>) \rightarrow dest<7:4>,$ $(f<7:4>) \rightarrow dest<3:0>$			
Status Affected:	None			
Encoding:	0011	10da	ffff	ffff
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.			
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f \leq 95 (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.			
Words:	1			
Cycles:	1			

Q Cycle Activity:

	02	03	04
Qi	Qž	ζy	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example:	SWAPF	REG, 1, 0
Before Instruction REG = 53h		
After Instruction		
REG = 35h		

TBLRD	Table Read
Syntax:	TBLRD (*; *+; *-; +*)
Operands:	None
Operation:	if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT; TBLPTR - No Change; if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) + 1 \rightarrow TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) - 1 \rightarrow TBLPTR; if TBLRD +*, (TBLPTR) + 1 \rightarrow TBLPTR; (Prog Mem (TBLPTR)) \rightarrow TABLAT;
Status Affected:	None



contii	continued				
TBLRD	Table Read				
Encoding:	0000	0000	0000	10nn nn=0 * =1 *+ =2 *- =3 +*	
Description:	=3 +*This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range.TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLRD instruction can modify the value of TBLPTR as follows:• no change• post-increment• pre-increment				
Words:	1				
Cycles:	2				

Q Cycle Activity:

Q CYCle Activity.			
Q1	Q2	Q3	Q4
Decode	No operation	No operation	No operation
No operation	No operation (Read Program Memory)	No operation	No operation (Write TABLAT)

TBLRD		Table Read (Continued)
Example1:		TBLRD *+ ;
Before Instruct TABLAT = 55h TBLPTR = 00A MEMORY (00A After Instruction TABLAT = 34h TBLPTR = 00A	356h 356h) = 34h on	
Example2:		TBLRD +* ;
Before Instruct TABLAT = AAh TBLPTR = 01A MEMORY (01A MEMORY (01A After Instruction TABLAT = 34h TBLPTR = 01A	357h 357h) = 12h 358h) = 34h on	
TBLWT (Continued)	Table Write	
Syntax:	TBLWT (*; *+; *-; +*)	



PIC18(L)F67K40 Instruction Set Summary

contii	nued					
TBLWT (Continued)	Table Write					
Operands:	None					
Operation:	if TBLWT*, (TABLAT) → Holding Register;					
	TBLPTR – No Change;					
	if TBLWT*+,					
	$(TABLAT) \rightarrow Holding Regist$	er;				
	(TBLPTR) + 1 \rightarrow TBLPTR;					
	if TBLWT*-, (TABLAT) → Holding Regist	or.				
	(TBLPTR) – 1 \rightarrow TBLPTR;	.ст,				
	if TBLWT+*,					
	(TBLPTR) + 1 \rightarrow TBLPTR;					
	(TABLAT) \rightarrow Holding Regist	er;				
Status Affected:	None					
Encoding:				11nn		
				nn=0 *		
	0000	0000	0000	=1 *+ =2 *-		
				=2 ***		
	 This instruction uses the LSBs of TBLPTR to determine which of the holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). Refer to the "Program Flash Memory" section for additional details on programming Flash memory. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word The TBLVT instruction can modify the value of TBLPTR as follows: no change post-increment post-decrement 					
Words:	1					
Cycles:	2					
Q Cycle Activit	ty:					
	Q1	Q2	Q3	Q4		
	Decode	No operation	No operation	No operation		
	No operation	No operation (Read TABLAT)	No operation	No operation (Write to Holding Register)		
		in (BERT)		5,		
TBLWT	Ta	able Write (Continued)		5,		



Before Instruction TABLAT = 55h TBLPTR = 00A356h HOLDING REGISTER (00A356h) = FFh After Instructions (table write completion) TABLAT = 55h TBLPTR = 00A357h HOLDING REGISTER (00A356h) = 55h

Example 2:

TBLWT +*;

Before Instruction TABLAT = 34h TBLPTR = 01389Ah HOLDING REGISTER (01389Ah) = FFh HOLDING REGISTER (01389Bh) = FFh After Instruction (table write completion) TABLAT = 34h TBLPTR = 01389Bh HOLDING REGISTER (01389Ah) = FFh HOLDING REGISTER (01389Bh) = 34h

TSTFSZ	Test f, skip if 0			
Syntax:	TSTFSZ f {,a}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$			
Operation:	skip if f = 0			
Status Affected:	None			
Encoding:	0110	011a	ffff	ffff
Description:	If 'f = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details.			
Words:	1			
Cycles:	1(2) Note: Three cycles if skip an	d followed by a two-word in:	struction.	

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation
If skip:			
Q1 Q2		Q3	Q4
No operation No operation		No operation	No operation
If skip and followed by two-word instruction:			



Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation
Example:	HERE TSTFSZ CNT, 1 NZERO : ZERO :		
Before Instruction PC = Address (HERE) After Instruction If CNT = 00h, PC = Address (ZERO) If CNT ≠ 00h, PC = Address (NZERO)			

XORLW	Exclusive OR literal with W			
Syntax:	XORLW k			
Operands:	$0 \le k \le 255$	0 ≤ k ≤ 255		
Operation:	(W) .XOR. k \rightarrow			
Status Affected:	N, Z			
Encoding:	0000	1010	kkkk	kkkk
Description:	The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.			
Words:	1			
Cycles:	1			

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to W

Example:	XORLW	0AFh
Before Instruction W = B5h		
After Instruction		
W = 1Ah		

XORWF	Exclusive OR W with f			
Syntax:	XORWF f {,d {,a}}	XORWF f {,d {,a}}		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(W) .XOR. (f) \rightarrow dest			
Status Affected:	N, Z			
Encoding:	0001	10da	ffff	ffff
Description:	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in the register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Byte-Oriented and Bit-Oriented Instructions in Indexed Literal			
	Offset Mode for details.	, , , , , , , , , , , , , , , , , , ,		



contini	ued			
XORWF	Exclusive OR W wit	h f		
Words:	1			
Cycles:	1			
Q Cycle Activity	:			
Q1		Q2	Q3	Q4
Decode	R	ead register 'f'	Process Data	Write to destination
Example:		XORWF REG, 1,	0	
Before Instructi REG = AFh W = B5h	ion			
After Instruction	n			
REG = 1Ah				
W = B5h				

38.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, the PIC18(L)F67K40 devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment Indirect and Indexed Addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

The additional features of the extended instruction set are disabled by default. To enable them, users must set the XINST Configuration bit.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for Indexed Addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- function pointer invocation
- software Stack Pointer manipulation
- manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Extended Instruction Syntax. Detailed descriptions are provided in Extended Instruction Set. The opcode field descriptions in Standard Instruction Set apply to both the standard and extended PIC18 instruction sets.



Important: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

38.2.1 Extended Instruction Syntax

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of Indexed Addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. MPASM[™] Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byte-oriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Extended Instruction Syntax with Standard PIC18 Commands.

Important: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

Mnemonic,		Description	Oralaa		16-Bit Instru	uction Word		Status
Operan	ds	Description	Cycles	MSb			LSb	Affected
ADDFSR	f, k	Add literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add literal to FSR2 and return	2	1110	1000	11kk	kkkk	None
CALLW		Call subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z _s , f _d	Move z _s (source) to 1st word	2	1110	1011	0 z z z	ZZZZ	None
		${\rm f}_{\rm d}$ (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	z _s , z _d	Move z _s (source) to 1st word	2	1110	1011	1zzz	ZZZZ	None
		z _d (destination) 2nd word		1111	XXXX	XZZZ	ZZZZ	
PUSHL	k	Store literal at FSR2, decrement FSR2	1	1110	1010	kkkk	kkkk	None
SUBFSR	f, k	Subtract literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract literal from FSR2 and return	2	1110	1001	11kk	kkkk	None

Table 38-3. Extensions to the PIC18 Instruction Set



38.2.2 Extended Instruction Set

ADDFSR	Add Literal to FSR			
Syntax:	ADDFSR f, k			
Operands:	$0 \le k \le 63$ f \in [0, 1, 2]			
Operation:	$FSR(f) + k \rightarrow FSR(f)$	$FSR(f) + k \rightarrow FSR(f)$		
Status Affected:	None			
Encoding:	1110	1000	ffkk	kkkk
Description:	The 6-bit literal 'k' is adde	The 6-bit literal 'k' is added to the contents of the FSR specified by 'f'.		
Words:	1			
Cycles:	1			

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to FSR

Example:	ADDFSR 2, 23h
Before Instruction FSR2 = 03FFh	
After Instruction	
FSR2 = 0422h	

ADDULNK	Add Literal to FSR2 and Re	turn					
Syntax:	ADDULNK k	ADDULNK k					
Operands:	$0 \le k \le 63$						
Operation:	FSR2 + k → FSR2,	$FSR2 + k \rightarrow FSR2$,					
	$(TOS) \rightarrow PC$	$(TOS) \rightarrow PC$					
Status Affected:	None	None					
Encoding:	1110	1000	11kk	kkkk			
Description:	The 6-bit literal 'k' is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.						
Words:	1						
Cycles:	2						

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to FSR
No Operation	No Operation	No Operation	No Operation
Example:		ADDULNK 23h	



Before Instruction FSR2 = 03FFh
PC = 0100h
After Instruction
FSR2 = 0422h
PC = (TOS)

Important: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction syntax then becomes: {label} instruction argument(s).

CALLW	Subroutine	e Call Using WR	G				
Syntax:	CALLW	CALLW					
Operands:	None						
Operation:	$(PC + 2) \rightarrow$ $(W) \rightarrow PCL,$ (PCLATH) - (PCLATU) -	→ PCH,					
Status Affected:	None						
Encoding:		0000		0000		0001	0100
Description	First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched onto PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to update W, Status or BSR.						
Words:	1						
Cycles:	2						
Q Cycle Activit	y:						
Q1		Q2		Q3			Q4
Decode		Read WREG		PUSH PC to stat	:k		No operation
No operation		No operation		No operation			No operation
Example:			HERE				CALLW
Before Instruct PC = address (PCLATH = 10h PCLATU = 00h W = 06h After Instruction PC = 001006h TOS = address PCLATH = 10h PCLATU = 00h W = 06h	(HERE) on 5 (HERE + 2)						



MOVSF	Move Indexed to f						
Syntax:	MOVSF [z _{s]} , f _d						
Operands:	$\begin{array}{l} 0 \leq z_{s} \leq 127 \\ 0 \leq f_{d} \leq 4095 \end{array}$						
Operation:	$((FSR2) + z_s) \rightarrow f_d$						
Status Affected:	None	None					
Encoding: 1st word (source) 2nd word (destin.)	1110 1111	1011 ffff	Ozzz ffff	zzzz _s ffff _d			
Description:	The contents of the source register are moved to destination register ' f_d '. The actual address of the source register is determined by adding the 7-bit literal offset ' z_s ' in the first word to the value of FSR2. The address of the destination register is specified by the 12-bit literal ' f_d ' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.						
	If the resultant source address points to an Indirect Addressing register, the value returned will be 00h.						
Words:	2						
Cycles:	2						

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Determine source addr	Determine source addr	Read source reg
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example:	MOVSF	[05h],	REG2
Before Instruction FSR2 = 80h			
Contents of 85h = 33h			
REG2 = 11h			
After Instruction			
FSR2 = 80h			
Contents of 85h = 33h			
REG2 = 33h			

MOVSS	Move Indexed to Indexed
Syntax:	MOVSS [z _s], [z _d]
Operands:	$\begin{array}{l} 0 \leq z_{s} \leq 127 \\ 0 \leq z_{d} \leq 127 \end{array}$
Operation:	$((FSR2) + z_s) \rightarrow ((FSR2) + z_d)$
Status Affected:	None



continued							
MOVSS	Move Indexed to Indexed						
Encoding: 1st word (source) 2nd word (dest.)	1110 1111	1011 xxxx	1zzz xzzz	zzzz _s zzzz _d			
Description	The contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets 'z _s ' or 'z _d ', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh). The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an Indirect Addressing register, the value returned will be 00h. If the resultant destination address points to an Indirect Addressing register, the instruction will execute as a NOP.						
Words:	2						
Cycles:	2						

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Determine source addr	Determine source addr	Read source reg
Decode	Determine dest addr	Determine dest addr	Write to dest reg

Example:	MOVSS [05h], [06h]
Before Instruction FSR2 = 80h	
Contents	
of 85h = 33h	
Contents	
of 86h = 11h	
After Instruction	
FSR2 = 80h	
Contents	
of 85h = 33h	
Contents	
of 86h = 33h	

PUSHL	Store Literal at FSR2, Decrement FSR2						
Syntax:	PUSHL k						
Operands:	$0 \le k \le 255$	0 ≤ k ≤ 255					
Operation:	$k \rightarrow$ (FSR2), FSR2 – 1 \rightarrow FSR2						
Status Affected:	None						
Encoding:	1111	1010	kkkk	kkkk			
Description:	The 8-bit literal 'k' is written to the data memory address specified by FSR2. FSR2 is decremented by 1 after the operation. This instruction allows users to push values onto a software stack.						
Words:	1						
Cycles:	1						



Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read 'k'	Process data	Write to destination

Example:	PUSHL 08h
Before Instruction FSR2H:FSR2L = 01ECh	
Memory (01ECh) = 00h	
After Instruction	
FSR2H:FSR2L = 01EBh	
Memory (01ECh) = 08h	

SUBFSR	Subtract Literal from FSR						
Syntax:	SUBFSR f, k						
Operands:	$0 \le k \le 63$	0 ≤ k ≤ 63					
	f∈[0,1,2]	f∈[0,1,2]					
Operation:	$FSR(f) - k \rightarrow FSRf$	$FSR(f) - k \rightarrow FSRf$					
Status Affected:	None						
Encoding:	1110	1001	ffkk	kkkk			
Description:	The 6-bit literal 'k' is subtracted from the contents of the FSR specified by 'f'.						
Words:	1						
Cycles:	1						

O Cycle Activity:	

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f	Process Data	Write to destination

Example:	SUBFSR 2, 23h
Before Instruction FSR2 = 03FFh	
After Instruction	
FSR2 = 03DCh	

SUBULNK	Subtract Literal from FSR2	and Return				
Syntax:	SUBULNK k					
Operands:	$0 \le k \le 63$					
Operation:	$FSR2 - k \rightarrow FSR2$					
	$(TOS) \rightarrow PC$					
Status Affected:	None					
Encoding:	1110	1001	11kk	kkkk		
Description:	The 6-bit literal 'k' is subtracted from the contents of the FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle.					
	This may be thought of as a special case of the SUBFSR instruction, where $f = 3$ (binary '11'); it operates only on FSR2.					
Words:	1					



cont	inued			
SUBULNK	Subtract Lite	ral from FSR2 and Return		
Cycles:	2			
Q Cycle Activ	vity:			
	Q1	Q2	Q3	Q4
De	ecode	Read register 'f	Process Data	Write to destination
	No eration	No Operation	No Operation	No Operation
	Example		SUBULNK 23	h
Before Instru FSR2 = 03FFh				
PC = 0100h				
After Instruct	tion			
FSR2 = 03DC	h			
PC = (TOS)				

38.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode

Important: Enabling the PIC18 instruction set extension may cause legacy applications to behave erratically or fail entirely.

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing mode (Section "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank ('a' = 0), or in a GPR bank designated by the BSR ('a' = 1). When the extended instruction set is enabled and 'a' = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bit-oriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Extended Instruction Syntax with Standard PIC18 Commands).

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.



Related Links Data Memory and the Extended Instruction Set

38.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byteoriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM assembler.

The destination argument, 'd', functions as before.

In the latest versions of the MPASM[™] assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command-line option, /y, or the PE directive in the source listing.

Related Links

Data Memory and the Extended Instruction Set

38.2.4 Considerations when Enabling the Extended Instruction Set

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18(L)F67K40 it is very important to consider the type of code. A large, re-entrant application that is written in 'C' and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

ADDWF	ADD W to Indexed (Indexed Literal Offset mode)							
Syntax:	ADDWF [k] {,d}							
Operands:	$\begin{array}{l} 0 \leq k \leq 95 \\ d \in [0,1] \end{array}$							
Operation:	(W) + ((FSR2) + k) \rightarrow dest							
Status Affected:	N, OV, C, DC, Z							
Encoding:	0010	01d0	kkkk	kkkk				
Description:	The contents of W are added to the contents of the register indicated by FSR2, offset by the value 'k'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).							
Words:	1							
Cycles:	1							
Q Cycle Activity:								



Q1		Q2		Q3		Q4
Decode	Read	'k'	Process Data		Write to destinatio	on
Example:		ADDWF		[OFST]		, 0
Before Instruction W = 17h						
OFST = 2Ch						
FSR2 = 0A00h						
Contents of 0A2Ch = 20h						
After Instruction						
W = 37h						
Contents of 0A2Ch = 20h						

BSF	Bit Set Indexed (Indexed Literal Offset mode)						
Syntax:	BSF [k], b						
Operands:	$0 \le f \le 95$ $0 \le b \le 7$						
Operation:	1 → ((FSR2) + k) 						
Status Affected:	None						
Encoding:	1000	bbb0	kkkk	kkkk			
Description:	Bit 'b' of the register indicated by FSR2, offset by the value 'k', is set.						
Words:	1						
Cycles:	1						

Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f	Process Data	Write to destination

Example:	BSF	[FLAG_OFST], 7
Before Instruction FLAG_OFST = 0Ah		
FSR2 = 0A00h		
Contents of 0A0Ah = 55h		
After Instruction		
Contents of 0A0Ah = D5h		

SETF	Set Indexed (Indexed Literal Offset mo	ode)				
Syntax:	SETF [k]					
Operands:	$0 \le k \le 95$					
Operation:	$FFh \rightarrow ((FSR2) + k)$					
Status Affected:	None					
Encoding:	0110	1000	kkkk	kkkk		



continued									
SETF		Set Indexed (Indexed Literal Offset mode)							
Description:	The	he contents of the register indicated by FSR2, offset by 'k', are set to FFh.							
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1		Q2			Q3			Q4	
Decode Re		ad 'k'	Process Data		Data	Write register			
Example:			SETF				[OFST]		
Before Instruction OFST = 2Ch FSR2 = 0A00h Contents									
of 0A2Ch = 00h									
After Instruction									
Contents of 0A2Ch = FFh									

38.2.5 Special Considerations with Microchip MPLAB[®] IDE Tools

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set of the PIC18(L)F67K40 family of devices. This includes the MPLAB C18 C compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option, or dialog box within the environment, that allows the user to configure the language tool and its settings for the project
- A command-line option
- A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.



39. Electrical Specifications

39.1 Absolute Maximum Ratings^(†)

Parameter		Rating
Ambient temperature under bias		-40°C to +125°C
Storage temperature		-65°C to +150°C
Voltage on pins with respect to V _{SS}		
• on V _{DD} pin:		
	PIC18LF67K40	-0.3V to +4.0V
	PIC18F67K40	-0.3V to +6.5V
• on MCLR pin:		-0.3V to +9.0V
• on all other pins:		-0.3V to (V _{DD} + 0.3V)
Maximum current		
• on $V_{ss} pin^{(1)}$	-40°C ≤ T _A ≤ +85°C	350 mA
	85°C < T _A ≤ +125°C	120 mA
• on $V_{DD}^{(1)}$	$-40^{\circ}C \le T_A \le +85^{\circ}C$	350 mA
	85°C < T _A ≤ +125°C	120 mA
• on any standard I/O pin		±50 mA
Clamp current, I _K (V _{PIN} < 0 or V _{PIN} > V _{DD})		±20 mA
Total power dissipation ⁽²⁾		800 mW



Important:

- 1. Maximum current rating requires even load distribution across I/O pins. Maximum current rating may be limited by the device package power dissipation characterizations, see the Thermal Characteristics table to calculate device specifications.
- 2. Power dissipation is calculated as follows: $P_{\text{even}} = V(x_{\text{even}} \times (|x_{\text{even}}|) + \sum_{i=1}^{n} (V(x_{\text{even}}) \times |x_{\text{even}}|) + \sum_{i=1}^{n} (V(x_{even}) \times |x_{even}|) + \sum_{i=$

 $P_{DIS} = V_{DD} \times \{I_{DD} - \Sigma I_{OH}\} + \Sigma \{(V_{DD} - V_{OH}) \times I_{OH}\} + \Sigma (V_{OI} \times I_{OL})$

- 3. Internal Power Dissipation is calculated as follows: $P_{INTERNAL} = I_{DD} \times V_{DD}$, where I_{DD} is the current to run the chip alone without driving any load on the output pins.
- 4. I/O Power Dissipation is calculated as follows: $P_{I/O} = \Sigma(I_{OL}*V_{OL})+\Sigma(I_{OH}*(V_{DD}-V_{OH}))$
- 5. Derated Power is calculated as follows: $P_{DER} = PD_{MAX}(T_J-T_A)/\theta_{JA}$, where $T_A = Ambient$ Temperature, $T_J = Junction$ Temperature.

NOTICE: Stresses above those listed under *"Absolute Maximum Ratings"* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

39.2 Standard Operating Conditions

The standard operating conditions for any device are defined as:

Operating Voltage: $V_{DDMIN} \le V_{DD} \le V_{DDMAX}$


 $T_{A_{MIN}} \le T_A \le T_{A_{MAX}}$

Operating Temperature:



Parameter		Ratings
V _{DD} — Operating Supply Voltage ⁽¹⁾		
PIC18LF67K40	V _{DDMIN} (FOSC ≤ 16 MHz)	+1.8V
	V _{DDMIN} (FOSC ≤ 32 MHz)	+2.5V
	V _{DDMIN} (FOSC ≤ 64 MHz)	+3.0V
	V _{DDMAX}	+3.6V
PIC18F67K40	V _{DDMIN} (FOSC ≤ 16 MHz)	+2.3V
	V _{DDMIN} (FOSC ≤ 32 MHz)	+2.5V
	V _{DDMIN} (FOSC ≤ 64 MHz)	+3.0V
	V _{DDMAX}	+5.5V
T _A — Operating Ambient Temperature Range		
Industrial Temperature	T _{A_MIN}	-40°C
	T _{A_MAX}	+85°C
Extended Temperature	T _{A_MIN}	-40°C
	T _{A_MAX}	+125°C

Figure 39-1. Voltage Frequency Graph, $-40^{\circ}C \le T_A \le +125^{\circ}C$, for PIC18F67K40 only




Notes:

- 1. The shaded region indicates the permissible combinations of voltage and frequency.
- 2. Refer to External Clock/Oscillator Timing Requirements for each Oscillator mode's supported frequencies.



Figure 39-2. Voltage Frequency Graph, $-40^{\circ}C \le T_A \le +125^{\circ}C$, for PIC18LF67K40 Devices only



Notes:

- 1. The shaded region indicates the permissible combinations of voltage and frequency.
- 2. Refer to External Clock/Oscillator Timing Requirements for each Oscillator mode's supported frequencies.

39.3 DC Characteristics

39.3.1 Supply Voltage

PIC18LF67K40 only								
Standard Op	erating Con	ditions (unless otherwise	stated)					
Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions	
Supply Volta	age							
D002	V _{DD}		1.8	_	3.6	V	FOSC ≤ 16 MHz	
			2.5	_	3.6	V	FOSC > 16 MHz	
			3.0	_	3.6	V	FOSC > 32 MHz	
RAM Data R	etention ⁽¹⁾							
D003	V _{DR}		1.5	_		V	Device in SLEEP mode	
Power-on Re	eset Releas	e Voltage ⁽²⁾						
D004	V _{POR}		_	1.6	_	V	BOR or LPBOR disabled ⁽³⁾	
Power-on Re	eset Rearm	Voltage ⁽²⁾					1	
D005	V _{PORR}		-	0.8		V	BOR or LPBOR disabled ⁽³⁾	
V _{DD} Rise Rat	e to ensure	internal Power-on Res	et signal ⁽²⁾					
D006	S _{VDD}		0.05	_		V/ms	BOR or LPBOR disabled ⁽³⁾	



.....continued

PIC18LF67K40	only						
Standard Ope	rating Conditio	ons (unless otherwise s	stated)				
Param. No.	Sym.	Characteristic	Min.	Тур.†	Max.	Units	Conditions

Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Notes:

- 1. This is the limit to which V_{DD} can be lowered in Sleep mode without losing RAM data.
- 2. See the following figure, POR and POR REARM with Slow Rising V_{DD} .
- 3. See section Reset, WDT, Oscillator Start-up Timer, Power-up Timer, Brown-out Reset and Low-Power Brown-out Reset Specifications for BOR and LPBOR trip point information.

Standard Op		litions (unless otherwise	stated)				
Param. No.	Sym.	Characteristic	Min.	Тур.†	Max.	Units	Conditions
Supply Volt	age						
D002A	V _{DD}		2.3		5.5	V	FOSC ≤ 16 MHz
			2.5	_	5.5	V	FOSC > 16 MHz
			3.0		5.5	V	FOSC > 32 MHz
RAM Data F	Retention ⁽¹⁾						
D003A	V _{DR}		1.7	—	—	V	Device in SLEEP mode
Power-on R	eset Release	Voltage ⁽²⁾					
D004A	V _{POR}		-	1.6	—	V	BOR or LPBOR disabled ⁽³⁾
Power-on R	eset Rearm	Voltage ⁽²⁾					
D005A	V _{PORR}		_	1.5	—	V	BOR or LPBOR disabled ⁽³⁾
V _{DD} Rise Ra	te to ensure	internal Power-on Res	et signal ⁽²⁾				
D006A	S _{VDD}		0.05			V/ms	BOR or LPBOR disabled ⁽³⁾


tested. Notes:

- 1. This is the limit to which V_{DD} can be lowered in Sleep mode without losing RAM data.
- 2. See the following figure, POR and POR REARM with Slow Rising V_{DD} .

3. See section Reset, WDT, Oscillator Start-up Timer, Power-up Timer, Brown-out Reset and Low-Power Brown-out Reset Specifications for BOR and LPBOR trip point information.



Figure 39-3. POR and POR Rearm with Slow Rising V_{DD}



Notes:

- 1. When N_{POR} is low, the device is held in Reset.
- 2. $T_{POR} 1 \ \mu s \ typical$.
- 3. T_{VLOW} 2.7 µs typical.

39.3.2 Supply Current (I_{DD})^(1,2,4)

Table 39-2.

PIC18LF67K4	PIC18LF67K40 only										
Standard Op	erating Cond	litions (unless otherwise sta	ted)								
Param. No.	Sym.	Device Characteristics	Min.	Тур.†	Max.	Units	Co	onditions			
							V _{DD}	Note			
D100	I _{DDxt4}	XT = 4 MHz	_	525	700	μΑ	3.0V				
D100A	I _{DD_{XT4}}	XT = 4 MHz	—	325	—	μΑ	3.0V	All PMD bits are '1'			
D101	I _{DDHF016}	HFINTOSC = 16 MHz	_	2.1	3.0	mA	3.0V				
D101A	I _{DD_{HF016}}	HFINTOSC = 16 MHz	_	1.3		mA	3.0V	All PMD bits are'1'			
D102	I _{DDHFOPLL}	HFINTOSC = 64 MHz		8.2	11	mA	3.0V				
D102A	I _{DD_{HFOPLL}}	HFINTOSC = 64 MHz	_	4.8		mA	3.0V	All PMD bits are '1'			
D103	I _{DD_{HSPLL64}}	HS+PLL = 64 MHz	_	8.0	10	mA	3.0V				
D103A	I _{DDHSPLL64}	HS+PLL = 64 MHz	_	4.7		mA	3.0V	All PMD bits are '1'			
D104	I _{DDIDLE}	IDLE mode, HFINTOSC = 16 MHz	_	1.4	_	mA	3.0V				
D105	I _{DD_{DOZE}⁽³⁾}	DOZE mode, HFINTOSC = 16 MHz, Doze Ratio = 16	_	1.5	_	mA	3.0V				



.....continued

PIC18LF67K4	l0 only							
Standard Op	erating Condition	ons (unless otherwise st	ated)					
Param. No.	Sym.	Device Characteristics	Min.	Typ.†	Max.	Units	Cor	nditions
							V _{DD}	Note

Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Notes:

- 1. The test conditions for all I_{DD} measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins are outputs driven low; MCLR = V_{DD}; WDT disabled.
- 2. The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- 3. $I_{DD_{DOZE}} = [I_{DD_{IDLE}} * (N-1)/N] + I_{DD_{HFO}} 16/N$ where N = DOZE Ratio (see *CPUDOZE* register).
- 4. PMD bits are all in the default state, no modules are disabled.

PIC18F67K40) only							
Standard Op	erating Cond	itions (unless otherwise st	ated)					
Param. No.	Sym.	Device Characteristics	Min.	Тур.†	Max.	Units	Co	onditions
							V _{DD}	Note
D150	I _{DD_{XT4}}	XT = 4 MHz	—	575	750	μA	3.0V	
D150A	I _{DD_{XT4}}	XT = 4 MHz	_	375	_	μA	3.0V	All PMD bits are '1'
D151	I _{DD_{HF016}}	HFINTOSC = 16 MHz	_	2.3	3.2	mA	3.0V	
D151A	I _{DD_{HF016}}	HFINTOSC = 16 MHz	_	1.4	_	mA	3.0V	All PMD bits are '1'
D152	I _{DDHFOPLL}	HFINTOSC = 64 MHz	_	8.5	12	mA	3.0V	
D152A	I _{DD_{HFOPLL}}	HFINTOSC = 64 MHz	—	5.0	_	mA	3.0V	All PMD bits are '1'
D153	I _{DDHSPLL64}	HS+PLL = 64 MHz	_	8.3	11	mA	3.0V	
D153A	I _{DD_{HSPLL64}}	HS+PLL = 64 MHz	_	4.8		mA	3.0V	All PMD bits are '1'
D154	I _{DD_{IDLE}}	IDLE mode, HFINTOSC = 16 MHz	_	1.5	_	mA	3.0V	
D155	I _{DD_{DOZE}⁽³⁾}	DOZE mode, HFINTOSC = 16 MHz, Doze Ratio = 16		1.5		mA	3.0V	

Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Notes:

- 1. The test conditions for all I_{DD} measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins are outputs driven low; $MCLR = V_{DD}$; WDT disabled.
- 2. The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- 3. $I_{DD_{DDZE}} = [I_{DD_{IDLE}} * (N-1)/N] + I_{DD_{HFO}} 16/N$ where N = DOZE Ratio (see *CPUDOZE* register).
- 4. PMD bits are all in the default state, no modules are disabled.

Related Links



39.3.3 Power-Down Current (I_{PD})^(1,2)

Standard	Operating Co	onditions (unless othe	rwise sta	ted)					
Param.	Sym.	Device	Min.	Typ.†	Max.	Max.	Units	(Conditions
No.		Characteristics			+85°C	+125°C		V _{DD}	Note
D200	I _{PD}	I _{PD} Base	_	0.05	2	9	μA	3.0V	
D201	I _{PD_WDT}	Low-Frequency Internal Oscillator/WDT		0.4	3	10	μΑ	3.0V	
D202	I _{PD_SOSC}	Secondary Oscillator (S _{OSC})		0.6	5	13	μΑ	3.0V	
D203	I _{PD_FVR}	FVR		31	51	60	μΑ	3.0V	FVRCON = 0x81 or 0x84
D204	I _{PD_BOR}	Brown-out Reset (BOR)		9	14	18	μΑ	3.0V	
D205	I _{PD_LPBOR}	Low-Power Brown-out Reset (LPBOR)	_	0.5	3.0	10	μΑ	3.0V	
D206	I _{PD_HLVD}	High/Low Voltage Detect (HLVD)	_	31			μΑ	3.0V	
D207	I _{PD_ADCA}	ADC - Active	_	250			μΑ	3.0V	ADC is converting ⁽⁴⁾
D208	I _{PD_CMP}	Comparator	_	30	45	48	μA	3.0V	

Table 39-3.

Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Notes:

- 1. The peripheral current is the sum of the base I_{DD} and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base I_{DD} or I_{PD} current from this limit. Max. values must be used when calculating total current consumption.
- 2. The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode with all I/O pins in High-impedance state and tied to V_{SS}.
- 3. All peripheral currents listed are on a per-peripheral basis if more than one instance of a peripheral is available.
- 4. ADC clock source is FRC.

PIC18F67	PIC18F67K40 only									
Standard	Operating C	onditions (unless othe	rwise sta	ted), VREG	5PM = 1					
Param.	Sym.	Device	Min.	Typ.†	Max.	Max.	Units		Conditions	
No.		Characteristics			+85°C	+125°C		V _{DD}	Note	
D250	I _{PD}	I _{PD} Base	—	0.4	4	12	μA	3.0V		
D250A	I _{PD}	I _{PD} Base	_	20	_		μΑ	3.0V	VREGPM = 0	
D251	I _{PD_WDT}	Low-Frequency Internal Oscillator/WDT		0.6	5	13	μA	3.0V		
D252	I _{PD_SOSC}	Secondary Oscillator (S _{OSC})	-	0.8	8.5	15	μA	3.0V		
D253	I _{PD_FVR}	FVR		32	53	62	μA	3.0V	FVRCON = 0x81 or 0x84	
D254	I _{PD_BOR}	Brown-out Reset (BOR)		14	19	21	μA	3.0V		



CC	ontinued										
PIC18F67	K40 only										
Standard Operating Conditions (unless otherwise stated), VREGPM = 1											
Param.	Sym.		Min.	Typ.†	Max.	Max.	Units	C	onditions		
No.		Characteristics			+85°C	+125°C		V _{DD}	Note		
D255	I _{PD_LPBOR}	Low-Power Brown-out Reset (LPBOR)	—	0.7	5.0	13	μA	3.0V			
D256	I _{PD_HLVD}	High/Low Voltage Detect (HLVD)		32	_		μA	3.0V			
D257	I _{PD_ADCA}	ADC - Active		280		_	μA	3.0V	ADC is converting ⁽⁴⁾		
D258	I _{PD_CMP}	Comparator		31	47	50	μΑ	3.0V			

Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Notes:

- 1. The peripheral current is the sum of the base I_{DD} and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base I_{DD} or I_{PD} current from this limit. Max. values must be used when calculating total current consumption.
- 2. The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode with all I/O pins in High-impedance state and tied to V_{SS} .
- 3. All peripheral currents listed are on a per-peripheral basis if more than one instance of a peripheral is available.
- 4. ADC clock source is FRC.

4

39.3.4 I/O Ports

Table 39-4.

Param. No.	Sym.	Device Characteristics	Min.	Typ.†	Max.	Units	Conditions
Input Low	Voltage						
	V _{IL}	I/O PORT:					
D300		• with TTL buffer	_	_	0.8	V	4.5V≤V _{DD} ≤5.5V
D301			_	_	0.15 V _{DD}	V	1.8V≤V _{DD} ≤4.5V
D302		 with Schmitt Trigger buffer 	_	_	0.2 V _{DD}	V	2.0V≤V _{DD} ≤5.5V
D303		• with I ² C levels	_	_	0.25 V _{DD}	V	1.8V≤V _{DD} ≤5.5V
D304		• with SMBus levels	-	_	0.8	V	2.7V≤V _{DD} ≤5.5V
D305		MCLR	_	_	0.2 V _{DD}	V	
High Low V	oltage						
	V _{IH}	I/O PORT:					
D320		• with TTL buffer	2.0	_	_	V	4.5V≤V _{DD} ≤5.5V
D321			0.25 V _{DD} +0.8		_	V	1.8V≤V _{DD} ≤4.5V
D322		 with Schmitt Trigger buffer 	0.8V _{DD}	_	_	V	2.0V≤V _{DD} ≤5.5V
D323		• with I ² C levels	0.7 V _{DD}	_	_	V	
0004		• with SMBus levels	2.1	_	—	V	2.7V≤V _{DD} ≤5.5V
D324							



Param. No	Sym.	Device Characteristics	Min.	Typ.†	Max.	Units	Conditions
D340	I _{IL}	I/O PORTS	_	±5	±125	nA	V _{SS} ≤V _{PIN} ≤V _{DD} , Pin at high-impedance 85°C
D341		-	_	±5	±1000	nA	V _{SS} ≤V _{PIN} ≤V _{DD} , Pin at high-impedance 125°C
D342		MCLR ⁽²⁾	_	±50	±200	nA	V _{SS} ≤V _{PIN} ≤V _{DD} , Pin at high-impedance 85°C
Weak Pull	up Current				1		
D350	I _{PUR}		25	120	200	μΑ	V _{DD} =3.0V, V _{PIN} =V _{SS}
Output Lo	w Voltage	· · · · ·					
D360	V _{OL}	I/O PORTS	—	_	0.6	V	I _{OL} =10.0 mA, V _{DD} =3.0V
Output Hi	gh Voltage						
D370	V _{OH}	I/O PORTS	V _{DD} -0.7	_	_	V	I _{OH} =6.0 mA, V _{DD} =3.0V
All I/O Pin	5						
D380	CIO		_	5	50	pF	

Notes:

1. Negative current is defined as current sourced by the pin.

2. The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

39.3.5 Memory Programming Specifications

Table 39-5.

Param No.	Sym.	Device Characteristics	Min.	Тур†	Max.	Units	Conditions
Data EE	PROM	Memory Specifications					
MEM20	E _D	DataEE Byte Endurance	100k		_	E/W	-40°C≤T _A ≤+85°C
MEM21	T _{D_RET}	Characteristic Retention	_	40	_	Year	Provided no other specifications are violated
MEM22	N _{D_REF}	Total Erase/Write Cycles before Refresh	1M	10M	_		-40°C≤ T _A ≤+60°C
			500k			E/W	-40°C≤ T _A ≤+85°C
MEM23	V_{D_RW}	V _{DD} for Read or Erase/Write operation	V _{DDMIN}		V _{DDMAX}	V	
MEM24	T _{D_BEW}	Byte Erase and Write Cycle Time	_	4.0	5.0	ms	
Program	n Flash	Memory Specifications					
MEM30	E _P	Flash Memory Cell Endurance	10k		_	E/W	-40°C≤Ta≤+85°C (Note 1)
MEM32	T _{P_RET}	Characteristic Retention	_	40	_	Year	Provided no other specifications are violated
MEM33	V_{P_RD}	V _{DD} for Read operation	V _{DDMIN}	—	V _{DDMAX}	V	
MEM34	$V_{P_{REW}}$	V_{DD} for Row Erase or Write operation	V _{DDMIN}		V _{DDMAX}	V	
MEM35	T _{P_REW}	Self-Timed Row Erase or Self-Timed Write	_	2.0	2.5	ms	

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note:

1. Flash Memory Cell Endurance for the Flash memory is defined as: One Row Erase operation and one Self-Timed Write.



39.3.6 Thermal Characteristics

Table 39-6.

Param No.	Sym.	Characteristic	Тур.	Units	Conditions
TH01	θ _{JA}	Thermal Resistance Junction to Ambient	59	°C/W	64-pin TQFP package
			28	°C/W	64-pin QFN package
TH02	θ _{JC}	Thermal Resistance Junction to Case	18	°C/W	64-pin TQFP package
			6	°C/W	64-pin QFN package
TH03	T _{JMAX}	Maximum Junction Temperature	150	°C	
TH04	PD	Power Dissipation	_	W	PD=P _{INTERNAL} +P _{I/O} (3)
TH05	PINTERNAL	Internal Power Dissipation	_	W	P _{INTERNAL} =I _{DD} XV _{DD} (1)
TH06	P _{I/O}	I/O Power Dissipation	_	W	$P_{I/O} {=} \Sigma(I_{OL} {*} V_{OL}) {+} \Sigma(I_{OH} {*} (V_{DD} {-} V_{OH}))$
TH07	P _{DER}	Derated Power	_	W	$P_{DER}=PD_{MAX} (T_J-T_A)/\theta_{JA}^{(2)}$


1. I_{DD} is current to run the chip alone without driving any load on the output pins.

2. T_A = Ambient Temperature, T_J = Junction Temperature.

3. See "Absolute Maximum Ratings" for total power dissipation.

39.4 AC Characteristics

Figure 39-4. Load Conditions




Rev. 10-000133A 8/1/2013

Legend: CL = 50 pF for all pins



39.4.1 External Clock/Oscillator Timing Requirements

Figure 39-5. Clock Timing



Note: See the table below.

Table 39-7.

		itions (unless otherwise st					
Param No.	Sym.	Characteristic	Min.	Тур. †	Max.	Units	Conditions
ECL Oscilla	tor						
OS1	F _{ECL}	Clock Frequency	_	—	500	kHz	
OS2	T _{ECL_DC}	Clock Duty Cycle	40	—	60	%	
ECM Oscill	ator						
OS3	F _{ECM}	Clock Frequency		_	8	MHz	
OS4	T _{ECM_DC}	Clock Duty Cycle	40	_	60	%	
ECH Oscilla	ator						
OS5	F _{ECH}	Clock Frequency		_	64	MHz	
OS6	T _{ECH_DC}	Clock Duty Cycle	40	_	60	%	
LP Oscillat	or						,
OS7	F _{LP}	Clock Frequency		_	100	kHz	Note 4
XT Oscillat	or						
OS8	F _{XT}	Clock Frequency		_	4	MHz	Note 4
HS Oscillat	or						
OS9	F _{HS}	Clock Frequency		_	20	MHz	Note 4
Secondary	Oscillator						,
OS10	F _{SEC}	Clock Frequency	32.4	32.768	33.1	kHz	Note 4
System Os	cillator						
OS20	F _{OSC}	System Clock Frequency		_	64	MHz	(Note 2, Note 3)
OS21	F _{CY}	Instruction Frequency	_	F _{OSC} /4	_	MHz	
OS22	T _{CY}	Instruction Period	62.5	1/F _{CY}	_	ns	



Para	m No.	Sym.	Characteristic	Min.	Тур. †	Max.	Units	Conditions
Note	es:							
	characte code. E> current	erization data f ceeding these consumption.	d (TCY) equals four times for that particular oscillat specified limits may resu All devices are tested to t is used, the "max" cycle	or type under ult in an unsta operate at "m	r standard ope able oscillator o iin" values with	rating conditi peration and an external c	ons with the /or higher th lock applied	device executing an expected
	2	em clock frequ on Modes" sec	uency (FOSC) is selected l tion.	by the "main o	clock switch cor	ntrols" as des	cribed in the	"Power Saving
	,	em clock frequ ons"section.	uency (FOSC) must meet	the voltage re	equirements de	efined in the <i>'</i>	'Standard Oµ	perating
			or modes require an appr ternal square wave, one o				ted to the de	evice. For clocking

Standard Operating Conditions Power-Saving Operation Modes

39.4.2 Internal Oscillator Parameters⁽¹⁾

Table 39-8.

Param No.	Sym.	Characteristic	Min.	Тур. †	Max.	Units	Conditions
OS50	F _{HFOSC}	Precision Calibrated HFINTOSC Frequency	_	4 8 12 16 32 48 64	_	MHz	(Note 2)
OS51	F _{HFOSCLP}	Low-Power Optimized HFINTOSC Frequency	_	1 2	_	MHz MHz	
OS52	F _{MFOSC}	Internal Calibrated MFINTOSC Frequency	—	500	—	kHz	
OS53*	F _{LFOSC}	Internal LFINTOSC Frequency		31	—	kHz	
OS54*	T _{HFOSCST}	HFINTOSC Wake-up from Sleep Start-up Time	_	11 50	20 —	μs μs	VREGPM=0 VREGPM=1
OS56	T _{LFOSCST}	LFINTOSC Wake-up from Sleep Start-up Time	_	0.2		ms	

* - These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Notes:

- 1. To ensure these oscillator frequency tolerances, V_{DD} and V_{SS} must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.
- 2. See the figure below.






Figure 39-6. Precision Calibrated HFINTOSC Frequency Accuracy Over Device V_{DD} and Temperature

39.4.3 PLL Specifications

Table 39-9.

Standard Op	Standard Operating Conditions (unless otherwise stated)										
Param No.	Sym.	Characteristic	Min.	Typ. †	Max.	Units	Conditions				
PLL01	F _{PLLIN}	PLL Input Frequency Range	4	—	16	MHz					
PLL02	F _{PLLOUT}	PLL Output Frequency Range	16		64	MHz	(Note 1)				
PLL03	F _{PLLST}	PLL Lock Time from Start-up	-	200	_	μs					
PLL04	F _{PLLJIT}	PLL Output Frequency Stability (Jitter)	-0.25	_	0.25	%					

* - These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note:

1. The output frequency of the PLL must meet the F_{OSC} requirements listed in Parameter D002.



39.4.4 I/O and CLKOUT Timing Specifications

Read Execute Cycle Write Fetch Q2 Q3 Q4 Q1 Fosc 101 **←**IO2 105 CLKOUT -→ 108,109 104 L 106, 107 I/O pin (Input) I IO10, IO11 **IO3** I/O pin (Output)

Figure 39-7. CLKOUT and I/O Timing

Table 39-10. I/O and CLKOUT Timing Specifications

Param No.	Sym.	Characteristic	Min.	Typ. †	Max.	Units	Condition
IO1*	T _{CLKOUTH}	CLKOUT rising edge delay (rising edge F _{OSC} (Q1 cycle) to falling edge CLKOUT	_	_	70	ns	
102*	T _{CLKOUTL}	CLKOUT falling edge delay (rising edge F _{OSC} (Q3 cycle) to rising edge CLKOUT	_	_	72	ns	
103*	T _{IO_VALID}	Port output valid time (rising edge F _{OSC} (Q1 cycle) to port valid)	_	50	70	ns	
104*	T _{IO_SETUP}	Port input setup time (Setup time before rising edge F_{OSC} – Q2 cycle)	20	—	-	ns	
105*	T _{IO_HOLD}	Port input hold time (Hold time after rising edge F_{OSC} – Q2 cycle)	50	—	—	ns	
106*	T _{IOR_SLREN}	Port I/O rise time, slew rate enabled	_	25	—	ns	V _{DD} =3.0V
107*	T _{IOR_SLRDIS}	Port I/O rise time, slew rate disabled	_	5	—	ns	V _{DD} =3.0V
108*	T _{IOF_SLREN}	Port I/O fall time, slew rate enabled	_	25	—	ns	V _{DD} =3.0V
109*	TIOF_SLRDIS	Port I/O fall time, slew rate disabled	_	5	—	ns	V _{DD} =3.0V
IO10*	T _{INT}	INT pin high or low time to trigger an interrupt	25	_	_	ns	
IO11*	T _{IOC}	Interrupt-on-Change minimum high or low time to trigger interrupt	25	—	—	ns	



39.4.5 Reset, WDT, Oscillator Start-up Timer, Power-up Timer, Brown-out Reset and Low-Power Brown-out Reset Specifications





Figure 39-8. Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer Timing

- 10000
- 1. Asserted low.

Figure 39-9. Brown-out Reset Timing and Characteristics



Note:

1. Only if the \overline{PWRTE} bit in the Configuration Word register is programmed to '1'; 2 ms delay if $\overline{PWRTE} = 0$.

Table 39-11.

Standard Op	Standard Operating Conditions (unless otherwise stated)									
Param No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions			
RST01*	T _{MCLR}	MCLR Pulse Width Low to ensure Reset	2	_	_	μs				



con	tinued						
Standard Op	perating Condi	tions (unless otherwise state	d)				
Param No.	Sym.	Characteristic	Min.	Typ. †	Max.	Units	Conditions
RST02*	T _{IOZ}	I/O high-impedance from Reset detection	—	_	2	μs	
RST03	T _{WDT}	Watchdog Timer Time- out Period	_	16		ms	1:512 Prescaler
RST04*	T _{PWRT}	Power-up Timer Period	_	65	_	ms	
RST05	T _{OST}	Oscillator Start-up Timer Period ^(1,2)		1024		T _{OSC}	
RST06	V _{BOR}	Brown-out Reset	2.7	2.85	3.0	V	BORV=00
		Voltage	2.55	2.7	2.85	V	BORV=01
			2.3	2.45	2.6	V	BORV=10
			2.3	2.45	2.6	V	BORV=11(F devices only)
			1.8	1.9	2.1	V	BORV=11(LF Devices only)
RST07	V _{BORHYS}	Brown-out Reset Hysteresis	—	40	_	mV	
RST08	T _{BORDC}	Brown-out Reset Response Time		3		μs	
RST09	V _{LPBOR}	Low-Power Brown-out Reset Voltage	1.8	1.9	2.5	V	

* - These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Notes:

1. By design, the Oscillator Start-up Timer (OST) counts the first 1024 cycles, independent of frequency.

2. To ensure these voltage tolerances, V_{DD} and V_{SS} must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.

39.4.6 High/Low-Voltage Detect Characteristics

Table 39-12.

		tions (unless otherwise					
Param No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
HLVD01	V _{DET}	Voltage Detect	—	1.90	_	V	HLVDSEL=b'0000'
				2.10	_	V	HLVDSEL=b'0001'
				2.25	_	V	HLVDSEL=b'0010'
				2.50	_	V	HLVDSEL=b'0011'
				2.60	_	V	HLVDSEL=b'0100'
				2.75	_	V	HLVDSEL=b'0101'
				2.90	_	V	HLVDSEL=b'0110'
				3.15	_	V	HLVDSEL=b'0111'
				3.35	_	V	HLVDSEL=b'1000'
				3.60	_	V	HLVDSEL=b'1001'
				3.75	_	V	HLVDSEL=b'1010'
			_	4.00	_	V	HLVDSEL=b'1011'
				4.20	_	V	HLVDSEL=b'1100'
				4.35	_	V	HLVDSEL=b'1101'
			_	4.65	_	V	HLVDSEL=b'1110'



39.4.7 Analog-to-Digital Converter (ADC) Accuracy Specifications^(1,2)

Standard C	Standard Operating Conditions (unless otherwise stated)										
V _{DD} = 3.0V, T _A = 25°C, T _{AD} = 1μs											
Param No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions				
AD01	N _R	Resolution	_	_	10	bit					
AD02	E _{IL}	Integral Error	_	±0.1	±1.0	LSb	ADC _{REF} +=3.0V, ADC _{REF} - = 0V				
AD03	E _{DL}	Differential Error	_	±0.1	±1.0	LSb	ADC_{REF} +=3.0V, ADC_{REF} = 0V				
AD04	E _{OFF}	Offset Error	_	0.5	±3.0	LSb	ADC_{REF} +=3.0V, ADC_{REF} - = 0V				
AD05	E_{GN}	Gain Error	_	±0.2	±2.5	LSb	ADC_{REF} +=3.0V, ADC_{REF} - = 0V				
AD06	V _{ADREF}	ADC Reference Voltage (AD _{REF} + - AD _{REF} -)	1.8	—	V_{DD}	V					
AD07	V_{AIN}	Full-Scale Range	AD _{REF} -	_	AD_{REF} +	V					
AD08	Z _{AIN}	Recommended Impedance of Analog Voltage Source	-	10	—	kΩ					
AD09	R_{VREF}	ADC Voltage Reference Ladder Impedance	_	50	_	kΩ	(Note 3)				

* - These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Notes:

Table 39-13.

- 1. Total Absolute Error is the sum of the offset, gain and integral non-linearity (INL) errors.
- 2. The ADC conversion result never decreases with an increase in the input and has no missing codes.
- 3. This is the impedance seen by the V_{REF} pads when the external reference pads are selected.

39.4.8 Analog-to-Digital Converter (ADC) Conversion Timing Specifications

Table 39-14.

Standard C	tandard Operating Conditions (unless otherwise stated)										
Param No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions				
AD20	T _{AD}	ADC Clock Period	1	_	9	μs	Using F _{OSC} as the ADC clock source ADOCS = 0				
AD21			-	2	_	μs	Using F_{RC} as the ADC clock source ADOCS = 1				
AD22	T _{CNV}	Conversion Time ⁽¹⁾	-	11+3T _{CY}	_	T _{AD}	Set of GO/DONE bit to Clear of GO/ DONE bit				
AD23	T _{ACQ}	Acquisition Time	_	2	—	μs					
AD24	T _{HCD}	Sample and Hold Capacitor Disconnect Time		_		μs	F _{OSC} -based clock source F _{RC} -based clock source				

* - These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note:

1. Does not apply for the ADCRC oscillator.








Figure 39-10. ADC Conversion Timing (ADC Clock F_{OSC}-Based)





Note:

1. If the ADC clock source is selected as F_{RC} , a time of T_{CY} is added before the ADC clock starts. This allows the SLEEP instruction to be executed.

39.4.9 Comparator Specifications

Table 39-15.Standard Operating Conditions (unless otherwise stated) $V_{DD} = 3.0V$, $T_A = 25^{\circ}C$

$V_{DD} = 3.0V, T_A = 25^{\circ}C$									
Param No.	Sym.	Characteristic	Min.	Typ. †	Max.	Units	Conditions		
CM01	VIOFF	Input Offset Voltage	-	_	±60	mV	V _{ICM} =V _{DD} /2		
CM02	V _{ICM}	Input Common Mode Range	GND	_	V _{DD}	V			
CM03	CMRR	Common Mode Input Rejection Ratio	-	50	_	dB			



continued Standard Operating Conditions (unless otherwise stated)									
V _{DD} = 3.0V, T,	₄ = 25°C								
Param No.	Sym.	Characteristic	Min.	Typ. †	Max.	Units	Conditions		
CM04	V _{HYST}	Comparator Hysteresis	10	25	40	mV			
CM05	T _{RESP} (1)	Response Time, Rising Edge	_	300	600	ns			
		Response Time, Falling Edge	_	220	500	ns			

* - These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note:

1. Response time measured with one comparator input at $V_{DD}/2$, while the other input transitions from V_{SS} to V_{DD} .

39.4.10 5-Bit DAC Specifications

Table 39-16.

	Standard Operating Conditions (unless otherwise stated) $V_{DD} = 3.0V$, T _A = 25°C										
Param No.	Sym.	Characteristic	Min.	Тур. †	Max.	Units	Conditions				
DSB01	V_{LSB}	Step Size	_	(V _{DACREF} +- V _{DACREF} -)/32	_	V					
DSB02	V _{ACC}	Absolute Accuracy		_	±0.5	LSb					
DSB03*	R _{UNIT}	Unit Resistor Value	_	5000	_	Ω					
DSB04*	T _{ST}	Settling Time ⁽¹⁾	_	_	10	μs					

* - These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note:

1. Settling time measured while DACR<4:0> transitions from '00000' to '01111'.

39.4.11 Fixed Voltage Reference (FVR) Specifications

Table 39-17.										
Standard Operating Conditions (unless otherwise stated)										
Param No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions			
FVR01	V _{FVR} 1	1x Gain (1.024V)	-4	—	+4	%	VDD≥2.5V, -40°C to 85°C			
FVR02	V _{FVR} 2	2x Gain (2.048V)	-4	_	+4	%	VDD≥2.5V, -40°C to 85°C			
FVR03	V _{FVR} 4	4x Gain (4.096V)	-5	_	+5	%	VDD≥4.75V, -40°C to 85°C			
FVR04	T _{FVRST}	FVR Start-up Time		25		μs				

39.4.12 Zero-Cross Detect (ZCD) Specifications

Standard Operating Conditions (unless otherwise stated)									
V _{DD} = 3.0V, T _A	、= 25°C								
Param No.	Sym.	Characteristic	Min.	Тур. †	Max.	Units	Conditions		
ZC01	V _{PINZC}	Voltage on Zero Cross Pin	_	0.75	_	V			
ZC02	I _{ZCD_MAX}	Maximum source or sink current	_		600	μA			



conti	nued										
Standard Operating Conditions (unless otherwise stated)											
V _{DD} = 3.0V, T _A = 25°C											
Param No.	Sym.	Characteristic	Min.	Тур. †	Max.	Units	Conditions				
ZC03	T _{RESPH}	Response Time, Rising Edge	_	1	—	μs					
	T _{RESPL}	Response Time, Falling Edge	—	1	—	μs					
† Data in "Typ tested.	" column is at	3.0V, 25°C unless otherwise stated.	These para	ameters are	for design	guidance o	nly and are not				

39.4.13 Timer0 and Timer1 External Clock Requirements


		nditions (unless ot						
Operating	Temperatur	e: -40°C≤T _A ≤+125°(
Param No.	Sym.	Characteristic		Min.	Typ. †	Max.	Units	Conditions
40*	T _T 0H	TOCKI High Pulse No Prescaler		0.5T _{CY} +20	_	_	ns	
		Width	With Prescaler 10		—	_	ns	
41*	T _T OL	T0CKI Low Pulse	No Prescaler	0.5T _{CY} +20	_	_	ns	
		Width	With Prescaler	10	_	_	ns	
42*	T _T OP	T0CKI Period		Greater of: 20 or (T _{CY} +40)/N	_	_	ns	N = Prescale value
45*	T _T 1H	T1CKI High Time	Synchronous, No Prescaler	0.5T _{CY} +20			ns	
			Synchronous, with Prescaler	15	_	_	ns	
			Asynchronous	30	_	_	ns	
46*	T _T 1L	T1CKI Low Time	Synchronous, No Prescaler	0.5T _{CY} +20			ns	
			Synchronous, with Prescaler	15	_	—	ns	
			Asynchronous	30	_	_	ns	
47*	T _T 1P	T1CKI Input Period	Synchronous	Greater of: 30 or (T _{CY} +40)/N	—	—	ns	N = Prescale value
			Asynchronous	60	_		ns	
49*	TCKEZ _{TMR} 1	Delay from Exterr Increment	al Clock Edge to Timer	2 T _{OSC}	—	7 T _{OSC}	—	Timers in Sync mode

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



Figure 39-12. Timer0 and Timing1 External Clock Timings




39.4.14 Capture/Compare/PWM Requirements (CCP)

Standard Op	Standard Operating Conditions (unless otherwise stated)											
Operating Temperature: -40°C≤T _A ≤+125°C												
Param No.	Sym.	Characteristic		Min.	Typ.†	Max.	Units	Conditions				
CC01*	T _{CC} L	CCPx Input Low	No Prescaler	0.5T _{CY} +20	—	—	ns					
		Time	With Prescaler	20	—	—	ns					
CC02*	Т _{сс} Н	CCPx Input High	No Prescaler	0.5T _{CY} +20	_	_	ns					
		Time	With Prescaler	20			ns					
CC03*	T _{CC} P	CCPx Input Period		(3T _{CY} +40)/N		_	ns	N = Prescale value				

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Figure 39-13. Capture/Compare/PWM Timings (CCP)



Note: Refer to Figure 39-4 for load conditions.




39.4.15 EUSART Synchronous Transmission Requirements

Standard Ope	erating Conditio	ns (unless otherwise stated)				
Param No.	Sym.	Characteristic	Min.	Max.	Units	Conditions
US120	T _{CK} H2 _{DT} V	SYNC XMIT (Host and Client)	_	80	ns	3.0V≤V _{DD} ≤5.5V
		Clock high to data-out valid	_	100	ns	1.8V≤V _{DD} ≤5.5V
US121	T _{CKRF}	Clock out rise time and fall time	_	45	ns	3.0V≤V _{DD} ≤5.5V
		(Host mode)	_	50	ns	1.8V≤V _{DD} ≤5.5V
US122	T _{DTRF}	Data-out rise time and fall time	_	45	ns	3.0V≤V _{DD} ≤5.5V
			_	50	ns	1.8V≤V _{DD} ≤5.5V

Table 39-21.

Figure 39-14. EUSART Synchronous Transmission (Host/Client) Timing




Note: Refer to Figure 39-4 for load conditions.

39.4.16 EUSART Synchronous Receive Requirements

Table 39-22.

Standard Ope	Standard Operating Conditions (unless otherwise stated)										
Param No.	Sym.	Characteristic	Min.	Max.	Units	Conditions					
US125	T _{DT} V2 _{CKL}	SYNC RCV (Host and Client) Data-setup before CK \downarrow (DT hold time)	10	_	ns						
US126	T _{CK} L2 _{DTL}	Data-hold after CK \downarrow (DT hold time)	15	—	ns						

Figure 39-15. EUSART Synchronous Receive (Host/Client) Timing



Note: Refer to Figure 39-4 for load conditions.

39.4.17 SPI Mode Requirements

Table 39-23.

Standard Operating Conditions (unless otherwise stated)										
Param No.	Sym.	Characteristic	Min.	Typ. †	Max.	Units	Conditions			
SP70*	T _{SS} L2 _{SC} H, T _{SS} L2 _{SC} L	SS↓ to SCK↓ or SCK↑ input	2.25*T _{CY}	—	—	ns				




con	tinued						
Standard O	perating Cond	itions (unless otherwise stated)					
Param No.	Sym.	Characteristic	Min.	Тур. †	Max.	Units	Conditions
SP73*	T _{DI} V2 _{SC} H, T _{DI} V2 _{SC} L	Setup time of SDI data input to SCK edge	100	—	—	ns	
SP74*	T _{SC} H2 _{DI} L, T _{SC} L2 _{DI} L	Hold time of SDI data input to SCK edge	100	—		ns	
SP75*	T _{DO} R	SDO data output rise time	_	10	25	ns	3.0V≤V _{DD} ≤5.5V
			_	25	50	ns	1.8V≤V _{DD} ≤5.5V
SP76*	T _{DO} F	SDO data output fall time	_	10	25	ns	
SP77*	T _{SS} H2 _{DO} Z	SS↑ to SDO output high-impedance	10	—	50	ns	
SP78*	T _{SC} R	SCK output rise time	_	10	25	ns	3.0V≤V _{DD} ≤5.5V
			—	25	50	ns	1.8V≤V _{DD} ≤5.5V
SP79*	T _{SC} F	SCK output fall time	_	10	25	ns	
SP80*	T _{SC} H2 _{DO} V,	SDO data output valid after SCK edge	—	—	50	ns	3.0V≤V _{DD} ≤5.5V
	$T_{SC}L2_{DO}V$		—	—	145	ns	1.8V≤V _{DD} ≤5.5V
SP81*	T _{DO} V2 _{SC} H, T _{DO} V2 _{SC} L	SDO data output setup to SCK edge	1 T _{CY}	—		ns	
SP82*	T _{SS} L2 _{DO} V	SDO data output valid after $\overline{SS} \downarrow$ edge	—	_	50	ns	
SP83*	T _{SC} H2 _{SS} H, T _{SC} L2 _{SS} H	SS ↑□after SCK edge	1.5 T _{CY} + 40	_		ns	

* - These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Figure 39-16. SPI Host Mode Timing (CKE = 0, SMP = 0)





Note: Refer to Figure 39-4 for load conditions.




Figure 39-17. SPI Host Mode Timing (CKE = 1, SMP = 1)

Note: Refer to Figure 39-4 for load conditions.

Table 39-24.


Standard O	perating Cond	itions (unless otherwise stated)					
Param No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions
SP70*	T _{SS} L2 _{SC} H, T _{SS} L2 _{SC} L	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input	2.25*T _{CY}	—	—	ns	
SP71*	T _{SC} H	SCK input high time	T _{CY} + 20		_	ns	
SP72*	T _{SC} L	SCK input low time	T _{CY} + 20	—	_	ns	
SP73*	T _{DI} V2 _{SC} H, T _{DI} V2 _{SC} L	Setup time of SDI data input to SCK edge	100	_		ns	
SP74*	T _{SC} H2 _{DI} L, T _{SC} L2 _{DI} L	Hold time of SDI data input to SCK edge	100	_		ns	
SP75*	T _{DO} R	SDO data output rise time	_	10	25	ns	3.0V≤V _{DD} ≤5.5V
			_	25	50	ns	1.8V≤V _{DD} ≤5.5V
SP76*	T _{DO} F	SDO data output fall time	_	10	25	ns	
SP77*	T _{SS} H2 _{DO} Z	SS↑ to SDO output high-impedance	10	_	50	ns	
SP80*	T _{SC} H2 _{DO} V,	SDO data output valid after SCK edge	_	_	50	ns	3.0V≤V _{DD} ≤5.5V
	$T_{SC}L2_{DO}V$		_	_	145	ns	1.8V≤V _{DD} ≤5.5V
SP81*	T _{DO} V2 _{SC} H, T _{DO} V2 _{SC} L	SDO data output setup to SCK edge	1 T _{CY}	_		ns	
SP82*	T _{SS} L2 _{DO} V	SDO data output valid after $\overline{SS} \downarrow$ edge	_	—	50	ns	
SP83*	T _{SC} H2 _{SS} H, T _{SC} L2 _{SS} H	55 ↑□after SCK edge	1.5 T _{CY} + 40	—	_	ns	



cont	tinued						
Standard Op	perating Co	nditions (unless otherwise stated)					
Param No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions
* - These pa	rameters a	re characterized but not tested.					

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Figure 39-18. SPI Client Mode Timing (CKE = 0)



Note: Refer to Figure 39-4 for load conditions.



Figure 39-19. SPI Client Mode Timing (CKE = 1)



Note: Refer to Figure 39-4 for load conditions.


39.4.18 I²C Bus Start/Stop Bits Requirements

Table 39-25.

Param. No.	Sym.	Characteristic		Min.	Typ. †	Max.	Units	Conditions
SP90*	T _{SU:STA}	Start condition	100 kHz mode	4700	_	_	ns	Only relevant for Repeated Start Setup time
		Setup time	400 kHz mode	600	_			400 kHz mode 600 condition
SP91*	T _{HD:STA}	Start condition	100 kHz mode	4000	_	_	ns	After this period, the first clock Hold time 400
		Hold time	400 kHz mode	600	_	_		kHz mode 600 — — pulse is generated
SP92*	T _{SU:STO}	Stop condition	100 kHz mode	4700	_		ns	
		Setup time	400 kHz mode	600	_	_		
SP93*	T _{HD:STO}	Stop condition	100 kHz mode	4000	_	_	ns	
		Hold time	400 kHz mode	600	_	_		



Figure 39-20. I²C Bus Start/Stop Bits Timing



39.4.19 I²C Bus Data Requirements

Table 39-26.

Param. No.	Sym.	Characteristic		Min.	Max.	Units	Conditions
SP100*	T _{HIGH}	Clock high time	100 kHz mode	4.0		μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μs	Device must operate at a minimum of 10 MHz
			SSP module	1.5T _{CY}	_		
SP101*	T _{LOW}	Clock low time	100 kHz mode	4.7	_	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μs	Device must operate at a minimum of 10 MHz
			SSP module	1.5T _{CY}	_		
SP102*	T _R	SDA and SCL	100 kHz mode	_	1000	ns	
		rise time	400 kHz mode	20 + 0.1C _B	300	ns	C _B is specified to be from 10-400 pF
SP103*	T _F	SDA and SCL	100 kHz mode	_	250	ns	
		fall time	400 kHz mode	20 + 0.1C _B	250	ns	C _B is specified to be from 10-400 pF
SP106*	T _{HD:DAT}	Data input	100 kHz mode	0	_	ns	
		hold time	400 kHz mode	0	0.9	μs	
SP107*	T _{SU:DAT}	Data input	100 kHz mode	250	_	ns	(Note 2)
		setup time	400 kHz mode	100	_	ns	
SP109*	T _{AA}	Output valid	100 kHz mode	_	3500	ns	(Note 1)
		from clock	400 kHz mode	_	_	ns	
SP110*	T _{BUF}	Bus free time	100 kHz mode	4.7	_	μs	Time the bus must
			400 kHz mode	1.3	_	μs	be free before a new transmission ca start
SP111	C _B	Bus capacitive lo	bading	_	400	pF	




continued						
Standard Operating Conditions (unless otherwise stated)						
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Conditions
* - These parameters are characterized but not tested						

* - These parameters are characterized but not tested

Notes:

- 1. As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- 2. A Fast mode (400 kHz) I²C bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement $T_{SU:DAT} \ge 250$ ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + $T_{SU:DAT} = 1000 + 250 = 1250$ ns (according to the Standard mode I²C bus specification), before the SCL line is released.

Figure 39-21. I²C Bus Data Timing



Note: Refer to Figure 39-4 for load conditions.



40. DC and AC Characteristics Graphs and Tables


The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables, the data presented are outside specified operating range (i.e., outside specified V_{DD} range). This is for information only and devices are ensured to operate properly only within the specified range. Unless otherwise noted, all graphs apply to both the L and LF devices.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.


Note: "Typical" represents the mean of the distribution at 25°C. "Maximum" (Max.) and "Minimum" (Min.) represent (mean + 3σ) or (mean - 3σ), respectively, where σ is a standard deviation over each temperature range.




























































MICROCHIP























+3σ (-40°C to +125°C)

-3σ (-40°C to +125°C)

-


Typical 25°C




+3σ (-40°C to +125°C)


-3σ (-40°C to +125°C)

Typical 25°C

















Figure 40-63. I_{PD}, Fixed Voltage Reference (FVR), PIC18LF67K40 only































Figure 40-76. LFINTOSC Frequency, PIC18LF67K40 only





















Figure 40-92. Temperature Indicator, Slope Normalized to 20°C, Low Range, V_{DD} = 3.0V







Figure 40-93. Temperature Indicator, Slope Normalized to 20°C, Low Range, V_{DD} = 2.3V, PIC18LF67K40 only

Figure 40-94. V_{OH} vs I_{OH} , Over Temperature, V_{DD} = 5.0V, PIC18F67K40 only














Figure 40-98. V_{OH} vs I_{OH}, Over Temperature, V_{DD} = 5.0V, PIC18LF67K40 only


125°C



















41. Packaging Information

Package Marking Information


Lege	end:	XXX Y YY WW NNN @3	Customer-specific information or Microchip part number Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn)
Note	be	e carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.



41.1 Package Details

The following sections give the technical details of the packages.






64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]

Microchip Technology Drawing C04-154A Sheet 1 of 2



64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]



	Units	N	ILLIMETER	s	
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		64		
Pitch	е		0.50 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width		9.00 BSC			
Exposed Pad Width	E2	5.30	5.40	5.50	
Overall Length	D	9.00 BSC			
Exposed Pad Length	D2	5.30	5.40	5.50	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

Package is saw singulated.
 Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-154A Sheet 2 of 2



64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length and 5.40x5.40mm Exposed Pad



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch E		0.50 BSC		
Optional Center Pad Width	W2			5.50
Optional Center Pad Length	T2			5.50
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			0.85
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2154A




64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



TOP VIEW




SIDE VIEW

Microchip Technology Drawing C04-085-PT Rev E Sheet 1 of 2

© 2022 Microchip Technology Inc.





64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

DETAIL 1

	Units	N	ILLIMETER	S	
Dimension I		MIN	NOM	MAX	
Number of Leads	N		64		
Lead Pitch	е		0.50 BSC		
Overall Height	A	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	θ	0°	3.5°	7°	
Overall Width	E	12.00 BSC			
Overall Length	D	12.00 BSC			
Molded Package Width	E1	10.00 BSC			
Molded Package Length	D1	10.00 BSC			
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085-PT Rev E Sheet 2 of 2



64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2085-PT Rev E

© 2022 Microchip Technology Inc.



42. Revision History

Doc Rev.	Date	Comments
G	10/2024	Updated reset values for IPR0, IPR3, TMR0H, INTCON: INT3EDG and BAUDxCON: RCIDL. Updated ADSTAT register. Added data sheet clarification AD04 to +-3.0 LSb. Corrected reset value for SMT2WINPPS and SMT2SIGPPS. Other minor editorial corrections.
F	06/2023	Updated PPS input and output tables with all available ports. Updated Electrical Specifications for ADCC AD05 to +-2.5 LSb and I2C D303 to 0.25 VDD for < 2V. Added a note in TMR0 for 8-bit mode operation. Misc. editorial updates.
E	07/2022	Updated the Pin Allocation Table, Electrical Specification chapter, Section 33.1.4, Registers 33.7.3, 33.7.9, 33.7.10; updated TQFP package drawing.
D	12/2017	Updated Cover page Data sheet format and content updated Added characteristic graphs
C	4/2017	Updated Cover page Updated Example 13-1; Figures 6-1 and 11-11; Registers 3-3, 3-6, 19-1, and 27-9; Sections 1.1.2, 4.3, 13.8, 23.5, 27.5.1, 27.10, 32.1.2, and 32.1.6; Tables 4-1, 10-5, 38-11 and 38-15 New Timer 2 chapter Removed Section 4.4.2 and 31.2.3 Added Section 23.5.1.
В	09/2016	Updated Peripheral Module, Memory and Core features descriptions on cover page Updated the PIC18(L)F2X/4XK40 Family Types Table Updated Examples 11-1, 11-3, 11-5 and 11-6; Registers 4-2, 4-5 and 13-18; Sections 1.2, 4.4.1, 4.5, 4.5.4, 17.3, 17.5, 18.1, 18.1.1, and 18.1.1.1; Tables 4-2, 38-5 and 38-14
А	06/2016	Initial document release.



Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support



Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	[X](1)	- <u>X</u>	/ <u>XX</u>
Device	Tape and Reel	Temperature Range	Package

Device:	PIC18(L)F67K40			
Tape & Reel Option:	Blank	= Tube or Tray		
	Т	= Tape & Reel		
Temperature Range:	1	= -40°C to +85°C (Industrial)		
	E	= -40°C to +125°C (Extended)		
Package:	PT	= 64-lead TQFP 10x10x1mm		
	MR	= 64-lead QFN 9x9x0.9mm		

Examples:

• PIC18F67K40-E/PT : Extended temp., TQFP package

Notes:

- 1. Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
- 2. Small form-factor packaging options may be available. Please check www.microchip.com/ packaging for small-form factor package availability, or contact your local Sales Office.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/ client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED



WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

[©] 2016-2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0328-3



Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

MERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
rporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
55 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
andler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
l: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
x: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
chnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
ww.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
'eb Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
ww.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
tlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
uluth, GA el: 678-957-9614	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
ax: 678-957-1455	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
ustin, TX		Korea - Seoul	Tel: 49-8931-9700
el: 512-257-3370	China - Hangzhou		Germany - Haan
oston	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Tel: 49-2129-3766400
estborough, MA	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Germany - Heilbronn
el: 774-760-0087	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Tel: 49-7131-72400
ax: 774-760-0088	China - Nanjing	Malaysia - Penang	Germany - Karlsruhe
hicago	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Tel: 49-721-625370
asca, IL	China - Qingdao	Philippines - Manila	Germany - Munich
el: 630-285-0071	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Tel: 49-89-627-144-0
ax: 630-285-0075	China - Shanghai	Singapore	Fax: 49-89-627-144-44
allas	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Germany - Rosenheim
ddison, TX	China - Shenyang	Taiwan - Hsin Chu	Tel: 49-8031-354-560
el: 972-818-7423	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Israel - Hod Hasharon
ax: 972-818-2924	China - Shenzhen	Taiwan - Kaohsiung	Tel: 972-9-775-5100
etroit	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Italy - Milan
ovi, MI	China - Suzhou	Taiwan - Taipei	Tel: 39-0331-742611
el: 248-848-4000	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Fax: 39-0331-466781
ouston, TX	China - Wuhan	Thailand - Bangkok	Italy - Padova
el: 281-894-5983	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Tel: 39-049-7625286
idianapolis	China - Xian	Vietnam - Ho Chi Minh	Netherlands - Drunen
oblesville, IN	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Tel: 31-416-690399
el: 317-773-8323	China - Xiamen		Fax: 31-416-690340
ax: 317-773-5453 el: 317-536-2380	Tel: 86-592-2388138		Norway - Trondheim
os Angeles	China - Zhuhai		Tel: 47-72884388
0	Tel: 86-756-3210040		Poland - Warsaw
ission Viejo, CA el: 949-462-9523			Tel: 48-22-3325737
ax: 949-462-9608			Romania - Bucharest
el: 951-273-7800			Tel: 40-21-407-87-50
aleigh, NC			Spain - Madrid
el: 919-844-7510			Tel: 34-91-708-08-90
ew York, NY			Fax: 34-91-708-08-90
el: 631-435-6000			Sweden - Gothenberg
an Jose, CA			Tel: 46-31-704-60-40
el: 408-735-9110			Sweden - Stockholm
el: 408-436-4270			Tel: 46-8-5090-4654
anada - Toronto			UK - Wokingham
1 005 005 1000			Tel: 44-118-921-5800
el: 905-695-1980			
el: 905-695-1980 ax: 905-695-2078			Fax: 44-118-921-5820