

# AT88SC0104CA, AT88SC0404CA AT88SC0204CA, AT88SC0808CA

# **Atmel CryptoMemory Low Density Full Specification**

#### **DATASHEET**

# **Features**

- One of a Family of Devices with User Memories from 1-Kbit to 8-Kbit
- EEPROM User Memory
  - Four or Eight Zones
  - Self-timed Write Cycles
  - Single Byte or Multiple Byte Page Write Modes
  - Programmable Access Rights for Each Zone
- 2-Kbit Configuration Zone
  - 37-byte OTP Area for User-Defined Codes
  - 160-byte Area for User-Defined Keys and Passwords
- High Security Features
  - 64-bit Mutual Authentication Protocol (Under License of ELVA)
  - Cryptographic Message Authentication Codes (MAC)
  - Stream Encryption
  - Four Key Sets for Authentication and Encryption
  - Eight Sets of Two 24-bit Passwords
  - Anti-tearing Function
  - Voltage and Frequency Monitor
- Embedded Application Features
  - Low-voltage Supply: 2.7V to 3.6V
  - Secure Nonvolatile Storage for Sensitive System or User Information
  - 2-Wire Serial Interface (TWI, 5V Compatible)
  - 1MHz Compatibility for Fast Operation
  - Standard 8-lead Plastic Packages, Green Compliant (Exceeds RoHS)
  - Same Pinout as 2-wire Serial EEPROMs
- Smart Card Features
  - ISO 7816 Class B (3V) Operation
  - ISO 7816-3 Asynchronous T = 0 Protocol (Gemplus<sup>®</sup> Patent)
  - Multiple Zones, Key Sets, and Passwords for Multi-Application Use
  - Synchronous 2-Wire Serial Interface for Faster Device Initialization
  - Programmable 8-byte Answer-To-Reset (ATR) Register
  - ISO 7816-2 Compliant Modules
- High Reliability
  - Endurance: 100,000 CyclesData Retention: 10 YearsESD Protection: 2,000V

# **Table of Contents**

1.	Pin Configuration and Package Information	
	1.1 Pin Configuration	
	1.2 Package Information	4
2.	Description	5
	2.1 Atmel AT88SCxxxxC Family of Products Differences	
	2.2 Embedded Applications	
	2.3 Smart Card Applications	
	2.4 Scope	
3.	Block Diagram	6
4.	Pin Description	7
4.	4.1 Supply Voltage (V <sub>CC</sub> )	
	4.2 Clock (SCL/CLK)	
	4.3 Serial Data (SDA/IO)	
	4.4 Reset (RST)	
_		
5.	Configuration and User Zone Description	
	5.1 Detailed Description	
	5.2 Control Logic	
	5.4 User Memory	
6.	Communication Security Modes	14
0.	6.1 Security Operations	
	6.2 Data Protection Features	
	6.3 Configuration Memory Values	
	6.4 Security Fuses	
7		
7.	Protocol Selection	
	<ul><li>7.1 Synchronous Mode for Embedded Applications</li><li>7.2 Asynchronous Mode for Smart Card Applications</li></ul>	
_		
8.	Synchronous Protocol	
	8.1 Start-up Sequence	
	8.2 Command Set	
	8.4 Acknowledge Polling	
	8.5 Device Addressing	
	8.6 TWI Command Descriptions	
	8.7 Write User Zone: \$B0	
	8.8 Random Read: \$B1	
	8.9 Read User Zone: \$B2	
	8.10 System Write: \$B4	
	8.11 System Read: \$B6	
	8.12 Verify Crypto: \$B8	
	8.13 Verify Password: \$BA	
9.	Initialization Example	41
	9.1 Write Data to User Zones	
	9.2 Unlock the Configuration Memory	41
	9.3 Write Data to the Configuration Memory	41
	Q.4. Set Security Fuses	//1



10.	Asynchronous T=0 Protocol	. 44
	10.1 Character Format	44
	10.2 Command format	44
	10.3 Command Set	
	10.4 T=0 Command Descriptions	
	10.5 Write User Zone: \$B0	
	10.6 Read User Zone: \$B2	
	10.7 System WRITE: \$B4	
	10.8 System READ: \$86	
	10.9 Verify CRYPTO: \$B8	
	10.10 Verify Password: \$BA	55
11.	Initialization Example	. 56
	11.1 Write Data to User Zones	
	11.2 Unlock the Configuration Memory	56
	11.3 Write Data to the Configuration Memory	
	11.4 Set Security Fuses	56
10	Absolute Maximum Ratings	FO
۱۷.	12.1 DC and AC Characteristics	
	12.2 Timing Diagrams for Synchronous Communications	
13.	POR and Tamper Conditions	. 63
	13.1 Power On Reset (POR) Delay	63
	13.2 Tamper Detection	63
14	Ordering Information	64
	-	
15.	Package Marking Information	
	15.1 AT88SC0104CA	
	15.2 AT88SC0204CA	
	15.3 AT88SC0404CA	
	15.4 AT88SC0808CA	68
Apr	pendix A. Errata	. 69
	A.1 Send Checksum Command in TWI Mode	
۸ ۳۰	pandix B. Pavician History	70



# 1. Pin Configuration and Package Information


# 1.1 Pin Configuration


Table 1-1. Package Pin Configuration


Pad	Description	ISO Module Contact	Standard Package Pin	TSSOP	Mini-Map
V <sub>CC</sub>	Supply Voltage	C1	8	8	4
GND	Ground	C5	4	1	5
SCL/CLK	Serial Clock Input	C3	6	6	2
SDA/IO	Serial Data Input/Output	C7	5	3	7
RST	Reset Input	C2	NC	NC	NC

# 1.2 Package Information

Figure 1-1. Atmel CryptoMemory Packages









# 2. Description

The Atmel® AT88SCxxxxCA is a family of four high-performance secure memory devices providing 1Kbit to 8Kbits of user memory with advanced built-in security and cryptographic features. The memory is divided into four or eight user zones each of which may be individually set with different security access rights or used together to provide space for one or multiple data files. A Configuration zone contains registers to define the security rights for each user zone and space for passwords and secret keys used by the security logic of Atmel CryptoMemory®.

Through dynamic, symmetric-mutual authentication, data encryption, and the use of encrypted checksums, CryptoMemory provides a secure place for storage of sensitive information within a system. With its tamper protection circuits, this information remains safe even under attack.

CryptoMemory also provides high security, low cost and ease of implementation of host-client type systems without the need for a microprocessor operating system. The embedded cryptographic engine provides for a dynamic, symmetric-mutual authentication between the device and host, as well as performs stream encryption for all data and passwords exchanged between the device and host. Up to four unique key sets may be used for these operations.

# 2.1 Atmel AT88SCxxxxC Family of Products Differences

The key differentiating feature of the AT88SCxxxxCA family of memory devices from AT88SCxxxxC family is support for hardware implementation of the TWI read command. Support for this TWI hardware command allows for faster application development and also permits greater device versatility. In addition, AT88SCxxxxCA offers a Random Read command, whereby given a starting address, the user can clock unlimited number of bytes from the device up to the memory capacity. Last but not least, the AT88SCxxxxCA family of devices specifically targets low-voltage and low-power applications.

# 2.2 Embedded Applications

A 2-Wire serial interface running at 1MHz is used for fast and efficient communications with up to 15 devices that may be individually addressed. CryptoMemory is available in industry standard 8-lead packages with the same familiar pin layout as 2-Wire Serial EEPROMs supporting only the synchronous communications protocol.

Note: TSSOP pinout not the same.

#### 2.3 Smart Card Applications

CryptoMemory offers the ability to communicate with virtually any smart card reader using the asynchronous T=0 protocol defined in ISO 7816-3. All CryptoMemory devices in smart card module form will also communicate using a synchronous 2-Wire serial interface.


## 2.4 Scope

This CryptoMemory specification document includes all specifications for the standard, authentication, and encryption modes of CryptoMemory operation.



# 3. Block Diagram

Figure 3-1. Block Diagram



# 4. Pin Description

# 4.1 Supply Voltage (V<sub>cc</sub>)

The V<sub>CC</sub> input is a 2.7V to 3.6V positive voltage supplied by the host.

# 4.2 Clock (SCL/CLK)

In the asynchronous T=0 protocol, the SCL/CLK input is used to provide the device with a carrier frequency f. The nominal length of one bit emitted on I/O is defined as an "Elementary Time Unit" (ETU) and is equal to 372/f. When the synchronous protocol is used, the SCL/CLK input is used to clock data in on the positive clock edge and clock data out on the negative clock edge.


# 4.3 Serial Data (SDA/IO)

The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wired with any number of other open drain or open collector devices. An external pull up resistor should be connected between SDA and  $V_{CC}$ , a nominal value of  $4.7K\Omega$  may be used. The value of this resistor and the system capacitance loading the SDA bus will determine the rise time of SDA. This rise time will determine the maximum frequency during read operations. Low value pull-up resistors will allow higher frequency operations while drawing higher average power supply current.

# 4.4 Reset (RST)

CryptoMemory provides an ISO 7816-3 compliant asynchronous Answer-To-Reset (ATR) sequence. When the reset sequence is activated, the device will output the data programmed into the 64-bit ATR register. When RST is low, all internal logic, access rights, and write cycles are in reset, except the asynchronous mode activation flag. A weak internal pull-up on the RST input pad allows the device to be used in synchronous mode without bonding RST. For synchronous only smart card applications, an external pull-up on RST is recommended to ensure synchronous operation under any system timings or conditions. CryptoMemory does not support a synchronous ATR sequence. The RST input is not available in the plastic package options for CryptoMemory.

Figure 4-1. Connection Diagram



Note: While the Atmel CryptoMemory AT88SCXXXXCA is a low-voltage device (2.7V to 3.6V), its I/O buffers are designed for standard high-voltage applications (2.7V to 5.5V).



# 5. Configuration and User Zone Description

# 5.1 Detailed Description

To enable the security features of CryptoMemory, personalize the device by setting up registers and loading appropriate passwords and keys. This is accomplished though programming the Configuration zone of CryptoMemory using simple write and read commands. To gain access to the Configuration zone, the secure code (Write 7 password) must be successfully presented. After writing and verifying data in the Configuration zone, the security fuses must be blown to lock this information in the device. For additional information on personalizing CryptoMemory, please see the examples in the protocol sections of this specification.

## 5.2 Control Logic

Access to the user zones occurs only through the control logic built into the device. This logic is configurable through access registers, key registers, and keys programmed into the configuration memory during device personalization. Also implemented in the control logic is a cryptographic engine for performing the various higher-level security functions of the device.

# 5.3 Configuration Memory

The configuration memory consists of 2048 bits of EEPROM memory used for storing passwords, keys, codes, and defining security levels to be used for each user zone. The control logic defines access rights to the configuration memory, and the user may not alter these rights. The access rights include the ability to program certain portions of the configuration memory, and then lock the data written through use of security fuses. The configuration memory for each CryptoMemory device is identical with the exception of the number of access registers and password/key registers available. Devices with four user zones have four sets of registers, and those with eight user zones, eight sets of registers. Unused memory space in the register region becomes reserved to ensure other components of the configuration memory remain at the same address location regardless of the number of user zones in a device.



Table 5-1. Atmel AT88SC0104CA/0204CA/0404CA Configuration Memory

	\$0	\$1	\$2	\$3	\$4	\$5	\$6	\$7	
\$00				Answer t	o Reset	,			
\$08	FAB	Code	M	TZ	С	ard Manuf	acturer Cod	le	Identification
\$10				Lot Histo	ry Code				Read-Only
\$18	DCR			Identific	ation Num	ber Nc			
\$20	AR0	PR0	AR1	PR1	AR2	PR2	AR3	PR3	
\$28									
\$30				Rese	rved				Access Control
\$38									
\$40				laawan	Cada				
\$48				Issuer	Code				
\$50	AAC0								
\$58			Se	ssion Encry	ption Key	S <sub>0</sub>			
\$60	AAC1			Cr	yptogram	C <sub>1</sub>			
\$68			Se	ssion Encry	ption Key	S <sub>1</sub>			Cryptography
\$70	AAC2			Cr	yptogram	C <sub>2</sub>			Cryptography
\$78			Se	ssion Encry	ption Key	S <sub>2</sub>			
\$80	AAC3			Cr	yptogram	C <sub>3</sub>			
\$88			Se	ssion Encry	ption Key	S <sub>3</sub>			
\$90				Secret S	Seed G <sub>0</sub>				_
\$98				Secret S	Seed G₁				Secret
\$A0				Secret S	Seed G <sub>2</sub>				Secret
\$A8				Secret S	Seed G₃				
\$B0	PAC		Write 0		PAC		Read 0		_
\$B8	PAC		Write 1		PAC		Read 1		
\$C0	PAC		Write 2		PAC		Read 2		
\$C8	PAC		Write 3		PAC		Read 3		Password
\$D0	PAC		Write 4		PAC		Read 4		i asswuiu
\$D8	PAC		Write 5		PAC		Read 5		
\$E0	PAC		Write 6		PAC		Read 6		
\$E8	PAC Write 7 PAC Read 7								
\$F0				Forbidden					
\$F8				Rese	1 700				i dibiddell



Table 5-2. Atmel AT88SC0808CA Configuration Memory

	\$0	\$1	\$2	\$3	\$4	\$5	\$6	\$7	
\$00				Answer	to Reset	,		,	
\$08	FAB	Code	М	TZ	С	ard Manufa	acturer Cod	de	Identification
\$10				Lot Histo	ory Code				Read-Only
\$18	DCR			Identifi	cation Num	ber Nc			
\$20	AR0	PR0	AR1	PR1	AR2	PR2	AR3	PR3	
\$28	AR4	PR4	PR7						
\$30				D	d				Access Control
\$38				Rese	ervea				
\$40				laavan	Cada				
\$48				Issuer	Code				
\$50	AAC0								
\$58			Se	ssion Encr	yption Key	S <sub>0</sub>			
\$60	AAC1			Cı	yptogram	C <sub>1</sub>			
\$68			Se	ssion Encr	yption Key	S <sub>1</sub>			On mto month.
\$70	AAC2			Cı	yptogram	C <sub>2</sub>			Cryptography
\$78			Se	ssion Encr	yption Key	S <sub>2</sub>			
\$80	AAC3			Cı	yptogram	C <sub>3</sub>			
\$88			Se	ssion Encr	yption Key	S <sub>3</sub>			
\$90				Secret S	Seed G <sub>0</sub>				
\$98				Secret S	Seed G₁				Connet
\$A0				Secret S	Seed G <sub>2</sub>				Secret
\$A8				Secret S	Seed G₃				
\$B0	PAC		Write 0		PAC		Read 0		
\$B8	PAC		Write 1		PAC		Read 1		
\$C0	PAC		Write 2		PAC		Read 2		
\$C8	PAC		Write 3		PAC		Read 3		Doggword
\$D0	PAC Write 4 PAC Read 4						Password		
\$D8	PAC Write 5 PAC Read 5								
\$E0	PAC	C Write 6 PAC Read 6							
\$E8	PAC		Write 7		PAC		Read 7		
\$F0				Forbidden					
\$F8				Rese	erved				rorbidden

# 5.4 User Memory

The EEPROM user memory is divided into four (AT88SC0104CA/0204CA/0404CA) or eight (AT88SC0808CA) user zones. Multiple zones allow for the storage of different data types or files in different zones. Access to user zones is possible only after meeting security requirements. The customer defines these security requirements in the Configuration zone during device personalization. When the same security requirements define access to multiple zones, the zones effectively serve as one large storage area albeit with the requirement to select each zone prior to access. User zone access is personalized by customer via the access registers.

Table 5-3. Atmel AT88SC0104CA User Memory

Zone		\$0	\$1	\$2	\$3	\$4	\$5	\$6	\$7
	\$00								
	_				32 b	ytes			
User 0	_								
	\$18								
	\$00								
	_				32 b	ytes			
User 1	_								
	\$00								
	_				32 b	ytes			
User 2	_								
	\$18								
	\$00								
110	_				32 b	ytes			
User 3	_								
	\$18								

Note: Page size = 16 bytes



Table 5-4. Atmel AT88SC0204CA User Memory

Zone		\$0	\$1	\$2	\$3	\$4	\$5	\$6	\$7			
	\$00											
	_	64 bytes										
User 0	_											
	\$38											
	\$00											
115554	_	64 bytes										
User 1	_											
	\$38											
	\$00											
	_	64 bytes										
User 2	_											
	\$38											
	\$00											
11 2	_				64 b	ytes						
User 3	_											
	\$38											

Note: Page size = 16 bytes

Table 5-5. Atmel AT88SC0404CA User Memory

Zone		\$0	\$1	\$2	\$3	\$4	\$5	\$6	\$7			
	\$00											
	_	128 bytes										
User 0	_											
	\$78											
	\$00											
	_	128 bytes										
User 1	_											
	\$78											
	\$00											
	_	128 bytes										
User 2	_											
	\$78											
	\$00											
	_				128	oytes						
User 3	_											
	\$78											

Note: Page size = 16 bytes

Table 5-6. Atmel AT88SC0808CA User Memory

Zone		\$0	\$1	\$2	\$3	\$4	\$5	\$6	\$7		
	\$00										
	_	128 bytes									
User 0	_										
	\$78										
User 1	\$00										
_	_										
_											
_	_										
User 6	\$78										
	\$00										
	_				1	28 bytes					
User 7	_										
	\$78										

Note: Page size = 16 bytes



#### 6. **Communication Security Modes**

Communication between the device and host operates in three basic modes:

- Standard Mode Default mode for the device after power-up.
- Authentication Mode Activated by a successful authentication sequence.
- Encryption Mode Activated by a successful encryption activation following a successful authentication.

Data transferred to and from the device is handled per the following table.

Table 6-1. Communication Security Modes

Mode	Configuration Data	User Data	Passwords	Data Integrity Check
Standard/Password	Clear	Clear	Clear	MDC
Authentication	Clear	Clear	Encrypted	MAC
Encryption	Clear	Encrypted	Encrypted	MAC

1. Configuration data includes the entire configuration memory except the passwords: Note:

> MDC: Modification Detection Code MAC: Message Authentication Code

#### 6.1 **Security Operations**

#### 6.1.1 **Password Verification**

The use of passwords protects read and write accesses to the user zones. Any one of eight password sets is available for assignment to any user zone through configuration of access registers. CryptoMemory provides separate 24-bit passwords for read and write operations. Read passwords grant only read accesses to zones under password protection, while write passwords grant both read and write accesses. Successful presentation of any password renders the Verify Password command active until the presentation of another password or device reset. Only one password may be active at a time. Presenting incorrect passwords decrements the value of the corresponding password attempts counter (PAC). Decrementing the PAC to \$00 permanently disables the corresponding password and permanently renders the corresponding user zone(s) under protection inaccessible. Operation in authentication or encryption modes requires encryption of passwords for all password transactions.

Figure 6-1. Password Verification






#### 6.1.2 Authentication Protocol

The use of a mutual authentication protocol further protects access to user zones. Any one of four key sets is available for assignment to any user zone through configuration of access registers. Each key set consists of a secret seed, a cryptogram, and a session encryption key. A Verify Crypto command exists to allow the use of any one of the key sets to enter authentication mode. Each successful entry into authentication mode renders the mode active for the current key set until the next call to the Verify Crypto command or device reset. Only one key set may be active at anytime. Unsuccessful calls of the Verify Crypto command exits authentication mode and decrements the value of the Authentication Attempts Counter (AAC) register. Decrementing AAC to \$00 permanently disables the corresponding key set and permanently renders the corresponding user zone(s) under protection inaccessible.

Entry into authentication mode is a process through which the host and CryptoMemory device mutually authenticate one another. First, the host generates a 64-bit random number, reads a current cryptogram, and identification information from the device, and uses this information in conjunction with the corresponding secret seed to generate a 64-bit challenge for the device. The host also generates a new cryptogram and session encryption key in the process. The host then sends the challenge and random number to the device by calling the Verify Crypto command. The device utilizes the random number from the host to generate its own challenge, new cryptogram, and session encryption key. It then compares the challenge to the one from the host. If the challenges match, then the device declares the host authentic, overwrites its corresponding current cryptogram and session encryption key with the new ones. To complete the mutual authentication, the host reads the new cryptogram from the device and compares it with its new cryptogram. The new cryptogram from the device serves as a challenge to the host. If the cryptograms match then the device is authentic. Only an authentic pair of host and device can generate the same challenges and cryptograms. Activating mutual authentication requires the use of the verify authentication variant of the Verify Crypto command (see Section 8.2, Command Set and Section 10.3, Command Set).

Figure 6-2. The Mutual Authentication Process





#### 6.1.3 **Data Encryption**

CryptoMemory allows the use of encryption between a host system and the CryptoMemory device to protect the confidentiality of data during read-write accesses and verify password operations. To enable encryption, the host must generate a challenge using the session encryption key generated from the authentication activation step. The host then needs to call the Verify Crypto command again with the device still in active authentication mode. The session encryption key must belong to the active authentication key set. The host may enable encryption at any time after which data content of communication between host and device user zones becomes encrypted. If a user zone configuration in the access register requires encryption, however, then the host must enter encryption mode and must encrypt all data content to and from the zone in the remainder of the active encryption session in order to communicate with the zone. CryptoMemory does not encrypt system zone data except for password and password attempt counters. Passwords and password attempt counters require encryption during active authentication or encryption modes.

Each successful entry into encryption mode renders the mode active for the current key set until the next call to the Verify Crypto command or device reset. Only one key set may be active at anytime. Unsuccessful calls of the Verify Crypto command exits both encryption and authentication modes and decrements the value of the authentication attempts counter (AAC) register. Decrementing AAC to \$00 permanently disables the corresponding key set and permanently renders the corresponding user zone(s) under protection inaccessible. Activating encryption is similar in process to activating authentication with the exception that the session encryption key replaces the secret seed. The process uses the verify encryption variant of the Verify Crypto command (see Section 8.2, Command Set and Section 10.3, Command Set.)

**CryptoMemory Device Command/Communications Host Logic** Session Key, Cryptogram Session Key, Cryptogram Generate Random Number Verify Encryption Compute Challenge A Compute Challenge A Verify Challenge A Compute Challenge B Read Config Zone Compute Challenge B Read Challenge B **Enable Encryption** Verify Challenge B

Figure 6-3. Encryption Activation Process from Active Authentication Mode

#### 6.1.4 Encrypted Checksum (Message Authentication Code, MAC)

CryptoMemory implements a data validity check function in the form of an encrypted checksum. This checksum provides a bi-directional data integrity check and data origin authentication capability in the form of a Message Authentication Code (MAC): only the host/device that carried out a valid authentication is capable of computing a valid MAC. When writing data to the CryptoMemory device in authentication or encryption communication modes, the host must send a valid checksum immediately following the write command. If the checksum is invalid, the device rejects the write command and resets the device security privileges. The host must reinitiate entry into authentication and, if applicable, encryption modes to continue. The use of checksum is optional when reading data. Calls to the Read Checksum command resets device security so its use is recommended only at the completion of all data read operations from the device.



#### 6.2 Data Protection Features

Security operations control access to data stored in CryptoMemory. After gaining access, additional options exist to protect data in the user memory.

# 6.2.1 Modify Forbidden

The Modify Forbidden option renders the user zone read-only by restricting all write operations to it. It is recommended to program all required data in the user zone prior to enabling this option. Modify forbidden is available for any user zone and is selectable by configuring appropriate access registers.

# 6.2.2 Program Only

The Program Only option constrains data bit modification to programming from Logic 1 to Logic 0 only. Data bits may never change from Logic 0 to Logic 1. Program-only is available for any user zone and is selectable by configuring appropriate access registers.

#### 6.2.3 Write Lock

The Write Lock option provides ability to render individual bytes within a user zone read-only by restricting all write operations to it. It operates on 8-byte page level whereby the lowest addressed byte of the page serves as the write access control byte for that page. Table 6-2 shows the use of Write Lock for data at addresses \$080 to \$087. The byte at \$080 controls write access to bytes from \$080 to \$087.

Table 6-2. Write Lock Example

Address	\$0	\$1	\$2	\$3	\$4	\$5	\$6	\$7
\$080	11011001	xxxx xxxx						
		Locked	Locked			Locked		

The Write Lock option also applies to the access control byte for each page by writing its least significant (rightmost) bit to Logic 0. Moreover, only logic modifications from Logic 1 to Logic 0 of the access control byte are permissible. Write Lock is available for any user zone and is selectable by configuring appropriate access registers. Furthermore, configuring a user zone with the Write Lock option restricts writing to that zone to a byte at a time. Attempts to write several bytes within a command; results in writing only the first byte.

### 6.2.4 Anti-tearing (Power Loss Protection)

In the event of a power loss during a write cycle, the integrity of the device's stored data may be recovered. This function is optional, and the host may choose to activate the anti-tearing function for any write to a user zone or Configuration zone by use of the appropriate B4 System Write command. When anti-tearing is active, write commands will take longer to execute since more write cycles are required. Additionally, the data written is limited to eight bytes.

Data is written first to a buffer zone in EEPROM instead of the intended destination address in the user zone or Configuration zone, but with the same access conditions. If this write cycle is interrupted the original data remains intact in the user zone or Configuration zone. The data is then written in the required memory location. If this second write cycle is interrupted the device will automatically recover the data from the system buffer zone at the next power-up and write it to the intended destination address.

In 2-Wire mode, the host is required to perform ACK polling for 36ms after write commands when anti-tearing is active. At power-up, five clock cycles are required to check the anti-tearing flags. In the event the device needs to carry out the data recovery process the host is required to perform ACK polling for 18ms.



# 6.3 Configuration Memory Values

This section describes each individual field in the configuration memory.

#### 6.3.1 Default Values

Atmel programs certain fields of the system zone at the factory. The customer may elect to change the content of all of these fields except for the lot history code field, which is permanently locked. Atmel programs the remainder of the fields, including all of the configuration memory and user zones to ones prior to releasing the device from the factory. Table 6-3, "Factory Programmed Fields," summarizes device fields Atmel programs at the factory. A brief description of each field follows.

Table 6-3. Factory Programmed Fields

Device	ATR	FAB Code	Lot History Code	Write 7 Password (Secure Code)
AT88SC0104CA	3B B2 11 00 10 80 00 01	10 10	Variable, Locked	DD 42 97
AT88SC0204CA	3B B2 11 00 10 80 00 02	20 20	Variable, Locked	E5 47 47
AT88SC0404CA	3B B2 11 00 10 80 00 04	40 40	Variable, Locked	60 57 34
AT88SC0808CA	3B B2 11 00 10 80 00 08	80 60	Variable, Locked	22 E8 3F

# 6.3.2 Answer To Reset (ATR)

This is an eight byte wide register with content that Atmel defines. This register is read/write accessible prior to blowing the FAB fuse, but becomes read-only after blowing the fuse.

#### 6.3.3 FAB Code

This field is a 16-bit wide register with content that Atmel defines. This field is read/write accessible prior to blowing the FAB fuse, but becomes read-only after blowing the fuse.

# 6.3.4 Memory Test Zone (MTZ)

This field is a 16-bit wide register with open read/write access privileges at all times for testing basic communication to the device. This field is free of all security constraints at all times.

#### 6.3.5 Card Manufacturer Code

This field is a 32-bit wide register with read/write access privileges for the customer to define its content. The content of this field becomes read-only after blowing the PER fuse.

## 6.3.6 Lot History Code

This field is a 64-bit wide register with content that Atmel defines. This field is read-only.

#### 6.3.7 Issuer Code

This field is a 128-bit wide register with read/write access privileges for customer to define its content. The content of this field becomes read-only after blowing the PER fuse.



# 6.3.8 Device Configuration Register (DCR)

This 8-bit register allows selection of the following device configuration options (active low). The values programmed have an immediate effect on the logic of the device. The default value is one for each bit.

Table 6-4. Device Configuration Register (DCR)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SME	UCR	UAT	ETA	CS3	CS2	CS1	CS0

### 6.3.8.1 SME (Supervisor Mode Enable)

Asserting this bit (SME = 0) enables supervisor mode for Write 7 password such that verifying Write 7 password grants read and write accesses to all password sets and PACs. Verifying Write 7 password does not grant access to other passwords when this bit is not asserted (SME = 1).

#### 6.3.8.2 UCR (Unlimited Checksum Reads)

Asserting this bit (UCR = 0) allows unlimited number of checksum reads without requiring a new authentication. Not asserting this bit (UCR = 1) limits the read of checksum to one attempt after which the device resets the crypto algorithm after executing the Read Checksum command.

### 6.3.8.3 UAT (Unlimited Authentication Trials)

Asserting this bit (UAT = 0) disables the Authentication Attempts Counter (AAC) thus allowing unlimited authentication attempts. The AAC decrements after each unsuccessful attempt but the internal logic ignores it value. Asserting this bit also prevents reset of the crypto algorithm after reading the MAC in encryption mode. The UAT bit does not affect the password attempts counter.

#### 6.3.8.4 ETA (Eight Trials Allowed)

Asserting this bit (ETA = 0) extends the trials limit to eight incorrect attempts to authenticate or verify a password. The counter (AAC or PAC) will decrement (\$FF, \$FE, \$FC, \$F8, \$F0, \$E0, \$C0, \$80, \$00) with each incorrect attempt. Disabling this bit (ETA = 1) limits authentication and password verification trials to only four incorrect attempts (\$FF, \$EE, \$CC, \$88, \$00).

#### 6.3.8.5 CS0 - CS3: Programmable Chip Select (Only Relevant in Synchronous Protocol)

The four most significant bits (b4 - b7) of every command comprise the Chip Select address. All CryptoMemory devices will respond to the default Chip Select address of \$B (1011). Each device also responds to a second Chip Select address programmed into CS0 - CS3 of the device configuration register. By programming each device to a unique Chip Select address, it is possible to connect up to 15 devices on the same serial data bus and communicate individually to each. Global communications to all devices sharing the bus is accomplished using the default Chip Select address \$B.

## 6.3.9 Access Registers

Four (AT88SC0104CA/0204CA/0404CA) or eight (AT88SC0808CA) 8-bit access registers allow personalization of the device. Each access register works in conjunction with a password/key register to define the security settings for each individual zone of the user memory. Values in the access registers take immediate effect after programming. The default value for each bit is one

Table 6-5. Access Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PM1	PM0	AM1	AM0	ER	WLM	MDF	PGO



#### 6.3.9.1 PM(1:0) Password Mode

Table 6-6. Password Mode

PM0	PM1	Access
1	1	No password required.
1	0	Write password required.
0	*	Read and write passwords required.

When PM = 11, the user zone under protection requires no password. When PM = 10, the zone requires write password verification for writing and reading is free. When PM = 01 or 00, reading requires the read password verification and writing requires write password verification; however, proper verification of the write password also grants read access. The password set required is specified by PW(3:0) in the corresponding passwords/keys register (see Section 6.3.10, Password/Key Registers). Verification of the write password also allows modification of the read and the write passwords.

# 6.3.9.2 AM(1:0) Authentication Mode

Table 6-7. Authentication Mode

AM1	AM0	Access
1	1	No authentication required.
1	0	Authentication for write.
0	1	Normal authentication mode.
0	0	Dual access mode.

When AM = 11, the user zone under protection requires no authentication. When AM = 10, the zone requires authentication only for write accesses and read accesses are free. When AM = 01, the zone requires authentication for both write and read accesses. In both of these configurations, the Authentication Key (AK) in the corresponding passwords/keys register specifies the required secret seed and corresponding cryptogram, and when applicable the session encryption key (see the following Section 6.3.10).

Finally, when AM = 00, the dual access mode is active in which authentication using the Program Only Key (POK) gives a right to read and program the zone (i.e. write zeros only), while authentication using the AK gives full read and write access to the zone. In this way, a token application may be implemented, whereby, regular hosts with knowledge of POK may decrement the stored value, and only master hosts with knowledge of AK may reset the token to its full value. Please see the following Section 6.3.10on the passwords/keys register for further definition of POK and AK.

Notes: 1. When AM = 00, the POK bits in the corresponding password/key register are ignored.

- 2. When AM = 00 and PGO = 0; bits in the zone may not be written to one even when using the AK.
- 3. Requiring authentication automatically requires the use of secure checksums for write operations (See Section 6.1.4, Encrypted Checksum (Message Authentication Code, MAC).

### 6.3.9.3 ER (Encryption Required)

When ER = 0, the host is required to activate the encryption mode in order to read/write the corresponding user zone. No data read from or written to the zone may be transmitted in the clear. If ER = 1, the host may activate the encryption mode, but isn't specifically required to do so by the device.



## 6.3.9.4 WLM (Write Lock Mode)

Asserting this bit (WLM = 0) divides the user zone into 8-byte pages. The first byte of each page becomes the write lock byte and defines the locked/unlocked status for each byte in the page. Write access is forbidden to a byte if its associated bit in the write lock byte is set to zero. Bit 7 controls byte 7; bit 6 controls byte 6, etc. By setting bit 0 to zero locks the write lock byte itself. Enabling Write Lock mode limits write operations to one byte at a time.

#### 6.3.9.5 MDF (Modify Forbidden)

Asserting this bit (MDF = 0) renders the user zone read-only at all times. The user zone must, therefore, be programmed before setting this bit to zero.

#### 6.3.9.6 PGO (Program Only)

Asserting this bit (PGO = 0) allows changing of data within the user zone under protection from one to zero and never from zero to one.

# 6.3.10 Password/Key Registers

Four (AT88SC0104CA/0204CA/0404CA) or eight (AT88SC0808CA) 8-bit password/key registers receive definition during device personalization. Each password/key register works in conjunction with a corresponding access register to define the security settings of each zone. The values programmed have an immediate effect on the logic of the device. The default value is one for each bit. Bit 3 is reserved and should be left as value one.

Table 6-8. Password/Key Register Bit Map

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AK1	AK0	POK1	POK0	Res	PW2	PW1	PW0

# 6.3.10.1 AK(1:0) (Authentication Key)

These bits define which of the four secret seeds  $G_0$ - $G_3$  must be used in an authentication to allow access to the user zone if authentication is selected in the corresponding access register. Each access register may point to a unique authentication secret, or access registers for multiple zones may point to the same authentication secret. In this case authentication with a single secret seed will open several zones.

#### 6.3.10.2 POK(1:0) (Program Only Key)

When the user zone has the dual access mode selected (AM = 00), these bits define which of the four secret seeds  $G_0$ - $G_3$  must be used in an authentication to allow read and program (i.e. write zeros only) access to the user zone.

### 6.3.10.3 PW(2:0) (Password Set)

These bits define which of the eight password sets must be presented to allow access to the user zone when the password mode is selected.

#### 6.3.11 Identification Number

A 56-bit number the customer defines during personalization. It is recommended that a unique identification number be assigned to each device.

#### 6.3.12 Cryptograms ( $C_0 - C_3$ )

Each of these fields contains a 56-bit cryptogram for use during authentication. The internal logic modifies the cryptogram each time it successfully verifies the authentication. The customer may program an initial value for the cryptogram during personalization. It is recommended that the initial values be random numbers.



# 6.3.13 Session Keys $(S_0 - S_3)$

Each of these fields contains a 64-bit session key for use during encryption. The internal logic modifies the session key each time it successfully processes authentication or encryption verification. The session keys do not require initial values and does programming initial values are not necessary.

## 6.3.14 Secret Seeds (G<sub>0</sub>-G<sub>3</sub>)

Each of these fields contains a 64-bit secret seed that is used in conjunction with the corresponding cryptogram and session key during the authentication and encryption sequences. The customer programs the secret seeds during device personalization.

#### 6.3.15 Password Sets

The password fields contain eight sets of two 24-bit passwords for read and write operations. The customer defines the values of these passwords during personalization. Successfully verifying the write password allows modification of the read and the write passwords of the same set.

#### 6.3.16 Secure Code

The secure code is the Write 7 password. Properly presenting this password grants write access to the configuration memory during personalization. Atmel defines the initial value of the secure code but the customer may change these values after successful presentation during a verify password operation for Write 7 password. Table 6-3, Factory Programmed Fields shows the secure codes for various devices when they leave the Atmel factory. After blowing the PER fuse, verifying Write 7 password no longer grants write access to the configuration memory, and the configuration memory becomes read-only thereafter.

## 6.3.17 Password Attempts Counters (PAC)

Each of the sixteen PAC fields contains an 8-bit attempts counter for the verify password process. Each PAC corresponds to a password. The attempts counter limits the number of incorrect consecutive presentations of the corresponding password to four, after which it locks the password from future use. The PAC will decrement (\$FF, \$EE, \$CC, \$88, \$00) with each incorrect attempt to present the password. The PAC permanently locks the corresponding password once its value reaches \$00. Prior to reaching \$00, any correct presentation of the password resets the PAC value to \$FF.

#### 6.3.18 Authentication Attempts Counters (AAC)

Each of the four AAC fields contains an 8-bit attempt counter for the authentication process. Each AAC field corresponds to each authentication key set. The attempts counter limits the number of incorrect consecutive attempts to authenticate to for, after which it locks the authentication key set from future use. The AAC will decrement (\$FF, \$EE, \$CC, \$88, \$00) with each incorrect attempt to authenticate. The AAC permanently locks the corresponding key set once its value reaches \$00. Prior to reaching \$00, any correct attempt to authenticate resets the AAC value to \$FF.



# 6.4 Security Fuses

CryptoMemory uses four fuses. The status of these fuses is given in a 'fuse byte.' A value of zero indicates the fuse has been blown. Bits four to seven of this byte are not used as security fuses and are reserved for Atmel use.

Table 6-9. Device Fuses

ı	7	F <sub>6</sub>	F <sub>5</sub>	F <sub>4</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>
re	:SV	resv	resv	resv	SEC	PER	CMA	FAB

SEC, PER, CMA, and FAB are nonvolatile fuses blown at the end of various steps in the manufacturing and personalization process. Once blown, these fuses can never be reset. Atmel blows the SEC fuse to lock the lot history code before the device leaves the factory. Blowing the remainder of the fuses must follow the sequence:

- FAB To lock the ATR and the FAB code portions of the configuration memory.
- CMA To lock the card manufacturer code of the configuration memory.
- PER To lock the remainder of the configuration memory.

Any attempt to blow a fuse out of sequence will be unsuccessful.

Table 6-10 provides a summary of access rights for all portions of the memory for each fuse condition.

Table 6-10. Configuration Memory Access Control by Security Fuses

7	Omenstien		Fu	se		
Zone	Operation	SEC = 0	FAB = 0	CMA = 0	PER = 0	
Identification	Read	Free	Free	Free	Free	
(Except MTZ and CMC)	Write	Secure Code	Forbidden	Forbidden	Forbidden	
Memory Test Zone	Read	Free	Free	Free	Free	
(MTZ)	Write	riee	riee	riee	riee	
Card Manufacturer Code	Read	Free	Free	Free	Free	
(CMC)	Write	Secure Code	Secure Code	Forbidden	Forbidden	
Read Only	Read	Free	Free	Free	Free	
(Lot History Code)	Write	Forbidden	Forbidden	Forbidden	Forbidden	
Access Control	Read	Free	Free	Free	Free	
Access Control	Write	Secure Code	Secure Code	Secure Code	Forbidden	
Cryptography	Read	Free	Free	Free	Free	
(Except Encryption Keys S)	Write	Secure Code	Secure Code	Secure Code	Forbidden	
Encryption Keys	Read	Secure Code	Secure Code	Secure Code	Forbidden	
(S)	Write	Secure Code	Secure Code	Secure Code	Forbiaden	
Connet	Read	Secure Code	Secure Code	Secure Code	Forbidden	
Secret	Write	Secure Code	Secure Code	Secure Code	Forbiaden	
Passwords	Read	Secure Code	Secure Code	Secure Code	Write PW	
rasswords	Write	Secure Code	Secure Code	Secure Code	vvrite Pvv	
Password Attempts	Read	Free	Free	Free	Free	
Counters (PAC)	Write	Secure Code	Secure Code	Secure Code	Write PW	
Fashiddan	Read	E 1:11		E 1		
Forbidden	Write	Forbidden	Forbidden	Forbidden	Forbidden	

Note: Secure code: Write 7 password is the secure code until the PER fuse is blown.



# 7. Protocol Selection

CryptoMemory supports two application areas with different communication protocols:

- 2-Wire serial communication for embedded applications
- ISO 7816 asynchronous T=0 smart card interface


The power-up sequence of CryptoMemory determines what mode it shall operate in. A brief description of each of these modes follows.

# 7.1 Synchronous Mode for Embedded Applications

The 2-Wire serial interface is used for fast and efficient communication with logic and controllers. The synchronous mode is the default after powering up  $V_{CC}$  due to the internal and/or external pull-up on RST. For embedded applications using CryptoMemory in standard plastic packages RST is not bonded out and this is the only communication protocol.

- Power-up V<sub>CC</sub>, RST goes high,
- After stable V<sub>CC</sub>, apply five pulses CLK-SCL, and
- CLK-SCL and I/O-SDA may then be driven.

# Figure 7-1. Asynchronous Mode



The asynchronous mode is selected when RST is low on a rising edge of CLK. Once the asynchronous mode has been selected, it is not possible to return to the synchronous mode other than by powering the device off and on again.



# 7.2 Asynchronous Mode for Smart Card Applications

The asynchronous T=0 protocol defined by ISO 7816-3 is used for compatibility with the industry standard smart card readers. Selecting this mode requires the following power-up sequence, which complies with ISO 7816-3 for a cold reset in smart card applications.


- Power up V<sub>CC</sub>; RST, IO-SDA and CLK-SCL are low,
- Set I/O-SDA in receive mode,
- Provide a clock signal to CLK-SCL,
- RST goes high after 400 clock cycles.

The device will respond with a 64-bit ATR code, including historical bytes to indicate the memory density within the CryptoMemory family. Once the asynchronous mode has been selected, it is not possible to switch to the synchronous mode without powering off the device.

Table 7-1. ATR Codes for Lower Density CryptoMemory

Atmel Device	TS	ТО	TA(1)	TB(1)	TD(1)	TA(2)	T1	T2
AT88SC0104CA	\$3B	\$B2	\$11	\$00	\$10	\$80	\$00	\$01
AT88SC0204CA	\$3B	\$B2	\$11	\$00	\$10	\$80	\$00	\$02
AT88SC0404CA	\$3B	\$B2	\$11	\$00	\$10	\$80	\$00	\$04
AT88SC0808CA	\$3B	\$B2	\$11	\$00	\$10	\$80	\$00	\$08

Figure 7-2. Power Up Sequence for Smart Card Mode



Smart card applications that support the 2-Wire protocol can also use CryptoMemory in the synchronous mode.



# 8. Synchronous Protocol


Communication with the CryptoMemory using the synchronous protocol is very similar to communication with AT24Cxxx Serial EEPROM devices using a 2-Wire protocol (TWI). Basic command structure and timing are the same; however, a significant difference exists when reading the CryptoMemory device that will be described below.

# 8.1 Start-up Sequence

When first powering up the device, five pulses are required on CLK-SCL for reading of internal registers. This can be accomplished by sending one full command byte to the device. The device will not respond but will then be ready to respond to the next correct command sequence.

- Power-up V<sub>CC</sub>
- External pull-up resistor pulls I/O-SDA high with V<sub>CC</sub>
- After stable V<sub>CC</sub>, five pulses are applied to CLK-SCL,
- CLK-SCL and I/O-SDA may be driven.

Figure 8-1. Start-up Sequence



# 8.2 Command Set

The command set of CryptoMemory is expanded compared to a Serial EEPROM as the functionality of CryptoMemory exceeds that of a simple memory device. Each instruction sent to the CryptoMemory must have four bytes:

- Command
- Address 1
- Address 2
- N

The N byte defines the number of any additional data bytes to be sent or received from the CryptoMemory device. In addition, the Random Read command is available. It is the only one byte command but must be preceded by an aborted write command in order to set up the read address.

Table 8-1. Atmel CryptoMemory Synchronous Command Set

Command Descri	ption	Command	Addr 1	Addr 2	N	Data (N)
Write User	Normal (AT88SC0104CA-AT88SC0808CA)	\$B0	Addr	Addr	N ≤ \$10	N bytes
Zone	With Anti-tearing (All Devices)	\$B0	Addr	Addr	$N \le $08$	N bytes
Read Read	Random Read	\$B1	Details	on commar	nd usage be	elow.
Read User Zone	Normal Read	\$B2	Addr	Addr	N	N bytes
	Write Config Zone (AT88SC0104CA-AT88SC0808CA)	\$B4	\$00	Addr	N ≤ \$10	N bytes
	Write Fuses	\$B4	\$01	Fuse ID	\$00	
System Write	Send Checksum	\$B4	\$02	\$00	\$02	2 bytes
	Set User Zone	\$B4	\$03	Zone	\$00	
	Write Config Zone with Anti-tearing	\$B4	\$08	Addr	N ≤ \$08	N bytes
	Set User Zone with Anti-tearing	\$B4	\$0B	Zone	\$00	
	Read Conifg Zone	\$B6	\$00	Addr	N	
System Read	Read Fuse Byte	\$B6	\$01	\$00	\$01	
	Read Checksum	\$B6	\$02	\$00	\$02	
	Verify Authentication	\$B8	\$0X	\$00	\$10	8 Random Bytes + 8 Challenge Bytes X = Key Set (0-3)
Verify Crypto	Verify Encryption	\$B8	\$1X	\$00	\$10	8 Random Bytes + 8 Challenge Bytes X = Key Set (0-3)
Verify	Write Password	\$BA	\$0X	\$00	\$03	3 Byte Password X = Password Set (0-7)
Password	Read Password	\$BA	\$1X	\$00	\$03	3 Byte Password X = Password Set (0-7)




#### 8.3 Command Format

Most CryptoMemory commands have the same format as a two wire interface (TWI) write command characterized by a zero in the LSB of the first byte (device address). The only exception is the Random Read command which has a one in the LSB of the device address byte.

#### 8.3.1 Write Command Format

The host generates all command and data bytes within a write transaction and sends these to the device. The device acknowledges each byte.

Figure 8-2. CryptoMemory Write Command



The number of bytes CryptoMemory can write within each call of a write command is constrained by the physical page size of the EEPROM memory. The maximum number of bytes to write for each call to the write command is \$10. All CryptoMemory write commands comply with the format for the TWI write command.


#### 8.3.2 Read Command Format

The CryptoMemory read commands (Read User Zone, System Read, and Random Read) do not comply with the format of the TWI read command. The CryptoMemory read user zone and system read commands closely resemble the TWI write command format by having a zero in the LSB in the device address byte. The Random Read command closely resembles the format for the TWI read command but requires additional steps to specify the read address.

#### 8.3.2.1 Normal Read: \$B2 or \$B6 (Read User Zone or System Read)

The CryptoMemory normal read command looks like a TWI write command (LSB of the fist byte = 0) but after the fourth byte of the command the CryptoMemory device will begin to send data back on the bus. The number of bytes sent by CryptoMemory will be equal to the value of N.

Figure 8-3. CryptoMemory Normal Read Command




The response of CryptoMemory will cause contention with the host on a standard TWI bus. Typically CryptoMemory cannot be used on a standard TWI bus but requires a modified TWI protocol to account for the unique read command format.



#### 8.3.2.2 Random Read: \$B1

The Random Read command provides the host ability to sequentially clock data from the device starting from a specified address. The host needs to issue a "dummy" write operation in order to specify the start address for the Random Read. The host does this by clocking in the four bytes of the write command and then follows them with a Start condition instead of a data byte. At this point, the device's internal logic is pointing to the address from the aborted write operation. The host may then issue the Random Read command byte (\$B1) to which the device will respond with the EEPROM byte at the current address location and then increment the internal address by one. The device will continue to sequentially send out bytes as long as the host keeps acknowledging each byte with an ACK. Address roll-over is from the last byte of the current zone to the first byte of that zone. The host terminates Random Read by issuing a NACK signal instead of an ACK.

Figure 8-4. Random Read Command



CryptoMemory will NACK the N parameter of the dummy write operation if the write were issued to an illegal write location. The NACK response, however, does not affect the loading of the read address. The Random Read command works for both configuration and user memory. It is important to implement the CryptoMemory read commands as specified; otherwise CryptoMemory responses will cause contention on the bus with a host using standard TWI protocol.

# 8.4 Acknowledge Polling

A stop condition ends each command. Certain commands require an acknowledge polling sequence. Acknowledge polling consists of sending a Start condition followed by the command byte and determining if the device responds with an ACK. If the device is not ready for the command it will not acknowledge and the sequence must be repeated (Start condition, command byte, check for ACK). The ACK indicates the operation has completed but gives no indication of the success or failure of the command.

Read Commands: No ACK polling required.

• Write Commands: ACK polling required except encrypted write commands. Any command may be used.

Set Commands: No ACK polling required.

Verify Commands: ACK polling required with B2 or B6 commands only.



The following table lists the specific requirements for ACK polling and the maximum expected delay before the device will ACK indicating readiness for the next command.

Table 8-2. Minimum Delay for ACK Polling for each Command

Command Desc	ription	Command	Addr 1	Addr 2	N	ACK Polling CMD	Delay
	Normal	\$B0	Addr	Addr	N	Required, any CMD	5ms
Write User	Normal with Anti-tearing	\$B0	Addr	Addr	N	Required, any CMD	20ms
Zone	Encrypted	\$B0	Addr	Addr	N	No, Send Checksum	0
	Encrypted with Anti-tearing	\$B0	Addr	Addr	N	No, Send Checksum	0
Random Read		\$B1	N/A	N/A	N/A	Not Required	
Read User Zone		\$B2	Addr	Addr	N	Not Required	0
	Write Config Zone	\$B4	\$00	Addr	N	Required, any CMD	5ms
	Write Fuses	\$B4	\$01	Fuse ID	\$00	Required, any CMD	5ms
	Send Checksum	\$B4	\$02	\$00	\$02	Required, any CMD	5ms
System Write	Send Checksum with Anti-tearing	\$B4	\$02	\$00	\$02	Required, any CMD	20ms
	Set User Zone	\$B4	\$03	Zone	\$00	Not Required	0
	Write Config Zone with Anti-tearing	\$B4	\$08	Addr	N	Required, any CMD	20ms
	Set User Zone with Anti-tearing	\$B4	\$0B	Zone	\$00	Not Required	0
	Read Config Zone	\$B6	\$00	Addr	N	Not Required	0
System Read	Read Fuse Byte	\$B6	\$01	\$00	\$01	Not Required	0
	Read Checksum	\$B6	\$02	\$00	\$02	Note Required	0
Varify Crypta	Verify Authentication	\$B8	\$0X	\$00	\$10	Required; B2 or B6 only	10ms
Verify Crypto	Verify Encryption	\$B8	\$1X	\$00	\$10	Required; B2 or B6 only	10ms
Verify	Write Password	\$BA	\$0X	\$00	\$03	Required; B2 or B6 only	10ms
Password	Read Password	\$BA	\$1X	\$00	\$03	Required; B2 or B6 only	10ms

Note: Delays are based on operation at 25° C.

# 8.5 Device Addressing

The first nibble of the command byte corresponds to the device address. All CryptoMemory devices will respond to the device address \$B. A specific device may be set to respond to another value (\$0 to \$F) in addition to \$B by setting this value in the second nibble of the Device Configuration Register (DCR) in the configuration memory. The DCR is set to \$FF at the Atmel factory and thus will respond to device address \$B and \$F unless the DCR is modified. For a device to respond only to \$B the DCR should be set to \$B also.

# 8.6 TWI Command Descriptions


In the following section operations are described in two parts: the instruction is described first from a functional point of view (parameters and data exchanged), after which they are detailed for the synchronous 2-wire protocol. In these diagrams, values are shown in binary format with bits to the left transmitted first, i.e. bytes are transmitted most significant bit first.



#### 8.7 Write User Zone: \$B0

#### 8.7.1 Functional

Figure 8-5. Write User Zone Command Functional Description




The Write User Zone command \$B0 allows writing of data in the device's currently selected user zone (the procedure for selecting a user zone is described below, see Section 8.10 System Write: \$B4).

The data byte address to be written is defined by Address 1 and Address 2 in the command. The value N defines how many bytes are to be written. The maximum number of bytes that may be written is \$10 corresponding to the EEPROM page size. In anti-tearing mode the maximum value for N is \$08 for all devices. A write in anti-tearing mode is activated with the set user zone with anti-tearing command; all subsequent write operations to the user zone will be in anti-tearing mode. A write may be started in the middle of an EEPROM page but should not extend past the end of the page.

When a Write User Zone command is sent in authentication mode or encryption mode the data is saved in a buffer until a cryptographic checksum is received. The host must send the checksum it has computed immediately after the Write User Zone command. If the checksum is valid, CryptoMemory writes the data; if the checksum is incorrect, the data is discarded and the cryptographic engine is reset. If the host is not allowed to write in the zone, the device will not acknowledge the N byte. After this command the host must perform ACK polling.

Figure 8-6. Write User Zone Command Structure






## 8.8 Random Read: \$B1

#### 8.8.1 Functional


Figure 8-7. Random Read Sequence Description



The Random Read command \$B1 allows reading of data from the devices configuration memory or currently selected user zone (The Section 8.10 System Write: \$B4 describes how to select a user zone).

The Random Read command provides the host ability to sequentially clock data from the device starting from a specified address. The host needs to first specify the start address to read from in the memory by executing a "dummy" operation. The host does this by clocking in the four bytes of the write command and then follows them with a Start condition instead of a data byte. At this point, the device's internal logic is pointing to the address from the aborted write operation. The host may then issue the Random Read command byte (\$B1) to which the device will respond with the EEPROM byte at the current address location and then increment the internal address by one. The device will continue to sequentially send out bytes as long as the host keeps acknowledging each byte with an ACK. During this operation the address will roll-over from the last byte of the current zone to the first byte of the same zone. The host terminates Random Read by issuing a NACK signal instead of an ACK.


Figure 8-8. Random Read Command Structure



## 8.9 Read User Zone: \$B2

#### 8.9.1 Functional

Figure 8-9. Read User Zone Command Functional Description




The Read User Zone command \$B2 allows reading of data from the device's currently selected user zone (the procedure for selecting a user zone is described in Section 8.10, System Write: \$B4).

The data byte address to be read is defined by Address 1 and Address 2 in the command and is internally incremented following the transmission of each data byte. The value N defines how many bytes CryptoMemory will read, a value of zero will result in 256 bytes read. The host, however, may cease clocking the device and end the transmission with a NACK and stop at any time prior to receiving all N bytes. During a read operation the address will roll-over from the last byte of the current zone, to the first byte of the same zone.

If the host is not allowed to read the zone, the device will not acknowledge the N byte.


Figure 8-10. Read User Zone Command Structure





#### 8.10 System Write: \$B4

Figure 8-11. System Write Command Functional Description



The System Write command allows writing of configuration data to the device. Depending on the value of the Address 1 parameter, the host may write data in the Configuration zone, program the fuses, or set the user zone.

Table 8-3. **System Write Command Detail** 

Command Description	Command	Addr 1	Addr 2	N	Data (N)
Write Config Zone	\$B4	\$00	Addr	N ≤ \$10	N bytes
Write Fuses	\$B4	\$01	Fuse ID	\$00	
Send Checksum	\$B4	\$02	\$00	\$02	2 bytes
Set User Zone	\$B4	\$03	Zone	\$00	

#### 8.10.1.1. Write Config Zone

The maximum number of bytes that may be written is \$10 and this corresponds to the EEPROM page size. In anti-tearing mode the maximum value for N is \$08 for all devices. A write may be started in the middle of an EEPROM page but should not extend past the end of the page. If the address provided is an unauthorized address, the device will not write the requested data. Since access rights vary throughout the Configuration zone, the host may provide an authorized starting address, but a number of bytes that causes the device to reach unauthorized data. In this case, the device will prevent the internal write cycle and no bytes will be written in the EEPROM. After this command the host must perform ACK polling.



#### 8.10.1.2 Write Fuses

The fuses may only be "programmed", that is written from one to zero. The write fuses operation is allowed only after successfully presenting the secure code (Write 7 password). The fuses must be blown sequentially: FAB must be blown first, CMA may be blown only if FAB is zero, and PER only if CMA is zero. After this command the host must perform ACK polling. The SEC fuse is blown at the Atmel factory to protect lot history information.

Table 8-4. Fuse Identification

Fuse	Fuse ID
SEC	\$07
FAB	\$06
CMA	\$04
PER	\$00

#### 8.10.1.3 Send Checksum

To write data to user zones that require authentication or encryption for write access (ER = 0, AM[1:0] = 00, 01, or 10 in the access register), the host should first carry out the write command \$B0. At this point the memory is unchanged and the device is waiting for the host to provide a valid checksum before initiating the write cycle. The host immediately sends the checksum it has computed using the System Write command with P1 = \$02. Only if the checksum is valid will the device initiate the write cycle. Furthermore, if the device receives an incorrect checksum, it will clear the authentication privilege. After this command the host must perform ACK polling.

#### 8.10.1.4 Set User Zone

Before reading and writing data in the user zones, the host must select a zone with this command. At this time the host chooses whether anti-tearing should be active for this zone.


Table 8-5. Anti-tearing

Command Description	Command	Addr 1	Addr 2	N	Data (N)
Write Config Zone with Anti-tearing	\$B4	\$08	Addr	N ≤ \$08	N bytes
Set User Zone with Anti-tearing	\$B4	\$0B	Zone	\$00	

Data written to the Configuration zone may be done with anti-tearing enabled by setting Address 1 to \$08 of the write Configuration zone command.

To enable anti-tearing for writes to a user zone, a set user zone command is executed with Address 1 set to \$0B. All subsequent Write User Zone commands will be executed with anti-tearing enabled until the next set user zone command. Anti-tearing should be turned off if not required, as it would otherwise cause more write cycles than necessary

Figure 8-12. System Write Command Detail






# 8.11 System Read: \$B6

#### 8.11.1 Functional

Figure 8-13. System Read Command Functional Description



The system read command allows reading of system data from the device. Depending on the value of Address 1, the host may read the data in the Configuration zone, or the fuses.

Table 8-6. Zone Configuration Example

Command Description	Command	Addr 1	Addr 2	N
Read Config Zone	\$B6	\$00	Addr	N
Read Fuse Byte	\$B6	\$01	\$00	\$01
Read Checksum	\$B6	\$02	\$00	\$02

#### 8.11.2 Read Config Zone

The data byte address to be read is defined by Address 2 in the command and is internally incremented following the transmission of each data byte. The value N defines how many bytes CryptoMemory will read, a value of zero will result in 256 bytes read. If the address provided is an unauthorized address, the device will not ACK the N byte and will not return any data. Since access rights vary throughout the Configuration zone, the host may provide an authorized starting address and a number of bytes N that causes the device to reach unauthorized data. In this case the device will transmit the fuse byte (see below) in place of unauthorized bytes.

### 8.11.3 Read Fuse Byte

Fuse data is returned in the form of a single byte. Bits zero to three represent the fuse states; a value of zero indicates the fuse has been blown. Bits four to seven are not used as security fuses and are reserved by Atmel.

Table 8-7. Fuse Byte Definition


F <sub>7</sub>	F <sub>6</sub>	F <sub>5</sub>	F <sub>4</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>
resv	resv	resv	resv	SEC	PER	CMA	FAB



## 8.11.3.1 Read Checksum

The checksum consists of two bytes, and the Read Checksum command must be sent with parameter N = 2.

Figure 8-14. System Read





# 8.12 Verify Crypto: \$B8

#### 8.12.1 Functional

Figure 8-15. Verify Crypto Command Functional Description

	Host	Device
		_
	Command	
	Key Index	
(	Q1	
	Q2	
	Q3	
O roundous hutos	Q4	
8 random bytes	Q5	
	Q6	
	Q7	
l	Q8	
(	CH1	
	CH2	
	CH3	
	CH4	
8 challenge bytes	CH5	
	CH6	
	CH7	
(	CH8	

When the device receives the Verify Crypto command, it computes a challenge based on the received random number, Q, the internally stored associated cryptogram,  $C_i$ , and secret seed,  $G_i$  (or session encryption key,  $S_i$ ). The device also decrements the associated attempts counter. It then compares the computed challenge with the challenge sent by the host. If the challenges match, the device computes and writes a new  $C_i$  and  $S_i$ . The device utilizes the success or failure information of the authentication process and updates the attempts counter accordingly.

#### Key index:

 $b0000\_00nn$  : Secret Seed  $G_0\mbox{-}G_3$ 

b0001\_00nn: Session Encryption Key S<sub>0</sub>-S<sub>3</sub>


Data:

Q: Host Random Number, 8 bytes

CH: Host Challenge, 8 bytes



Figure 8-16. Verify Crypto




Once the sequence has been carried out, the device requires the host to perform an ACK polling with either the read user zone \$B2 command or system read \$B6 command. To verify whether the authentication succeeded, the host could either read the associated attempts counter to confirm the value is \$FF, or read the post authentication cryptogram from the device and compare with the cryptogram generated when the host computed the challenge bytes.



#### 8.13 **Verify Password: \$BA**

#### 8.13.1 Functional

Figure 8-17. Verify Password Command Functional Description




Read password indices: \$10 to \$17 for passwords 0, 1, 2, and 7. Write password indices: \$00 to \$07 for passwords 0, 1, 2, and 7. Secure code index: \$07 (equivalent to Write Password 7).

Four password index bits "r" and "ppp" indicate the password to compare:

r = 0 : Write Password r = 1 : Read Password

p<sub>2</sub>p<sub>1</sub>p<sub>0</sub>: Password Set Number

Figure 8-18. Verify Password



Once the sequence has been carried out, the device requires the host to perform an ACK polling sequence with the system read command \$B6. In order to know whether the inserted password was correct, the host can read the corresponding attempts counter and verify the value is zero.



# 9. Initialization Example

The first step in initializing CryptoMemory is to determine what data is to be stored in the device and what the security settings need to be to protect this data. Once defined, determine the proper settings for CryptoMemory registers and select values for passwords. To initialize the CryptoMemory device, the following sequence is recommended to take place in a secure location to protect sensitive data and passwords that may be loaded into the device.

#### 9.1 Write Data to User Zones

In the default configuration from Atmel, all user zones have free access rights. Writing initial data into the user zones should be done before setting security configurations. Use the set user zone command and Write User Zone command to write initial data into the user zones. The Read User Zone command may be used to verify the data written.

# 9.2 Unlock the Configuration Memory

Before any data can be written to the Configuration zone, it must be unlocked by presenting the correct security code (Write 7 password). Use the Verify Password command with the proper secure code supplied by Atmel to unlock the Configuration zone. Use the Read Config Zone command to read back the security code at address \$E9 for verification that the Configuration zone has been unlocked.

### 9.3 Write Data to the Configuration Memory

Writing this data is accomplished by performing the Write Config Zone command at the appropriate address location. The Read Config Zone command may be used to verify the data written. As soon as values are written to the registers, keys, and passwords, they become effective in determining the security of the user zones.

### 9.4 Set Security Fuses

Once all data is written and verified into user zones and the Configuration zone, the security fuses should be set before the device is released from the secure location used for device initialization. There are three fuses, FAB, CMA and PER, which must be set. These three fuses must be set in the order listed (FAB, then CMA, then PER). The Write Fuse command is used to set each of the three fuses individually. The Read Fuse command may be used to check the status of all three fuses. Once all fuses have been set, the Read Fuse command should return a value of zero for the second nibble of the fuse byte.

The AT88SC0104CA is used for this example. A small pattern is written into the first two user zones. Security for each of these two user zones and the associated register values are shown in the table below. Simple values for passwords are used.

Table 9-1. CryptoMemory Asynchronous Command Set

User Zone	Data	Security Requirements	Access Register	Password/Key Register
0	Zone 0	None	\$FF	\$FF
1	Zone 1	Read/Write Password (Set 1)	\$7F	\$F9
2	Zone 2	Read/Write Authentication (Set 2)	\$DF	\$BF
3	Zone 3	Read/Write Password (Set 1) Read/Write Authentication (Set 2) with encryption required	\$57	\$B9



The following shows the 2-Wire commands sent to the CryptoMemory device for the purpose of initializing the device. The flow is consistent with the steps described above; comments have been added as indicated with an asterisk (\*).

#### \*Atmel AT88SC0104CA Initialization Example

```
*WRITE DATA TO USER ZONES
*Set User Zone 0
B4 03 00 00
*Write data = Zone 0 Data
BO 00 00 0B 5A 6F 6E 65 20 30 20 44 61 74 61
*Set User Zone 1
B4 03 01 00
*Write data = Zone 1 Data
BO 00 00 0B 5A 6F 6E 65 20 31 20 44 61 74 61
*Set User Zone 2
B4 03 02 00
*Write data = Zone 2 Data
BO 00 00 0B 5A 6F 6E 65 20 32 20 44 61 74 61
*Set User Zone 3
B4 03 03 00
*Write data = Zone 3 Data
BO 00 00 0B 5A 6F 6E 65 20 33 20 44 61 74 61
*UNLOCK CONFIGURATION ZONE
BA 07 00 03 DD 42 97
*WRITE CODES IN CONFIGURATION ZONE
*Write Card Mfg Code = P001
B4 00 0B 04 50 30 30 31
*Write Identification Number = 00000000012345
B4 00 19 07 00 00 00 00 01 23 45
*Write Issuer Code = STATION 035
B4 00 40 10 53 54 41 54 49 4F 4E 20 30 33 35 00 00 00 00 00
*WRITE REGISTERS IN CONFIGURATION ZONE
*Write Registers AR1/PR1 = 7F F9
B4 00 22 02 7F F9 DF BF 57 B9
*WRITE KEYS IN CONFIGURATION MEMORY
*Write Ci for set 2 = 2222222222222
B4 00 71 07 22 22 22 22 22 22 22
*Write Gc for set 2 = 5B4F9AE4B5098BE7
B4 00 A0 08 5B 4F 9A E4 B5 09 8B E7
*WRITE PASSWORDS IN CONFIGURATION MEMORY
*WRITE PASSWORDS IN CONFIGURATION ZONE
*Write Passwords, read 7 = 10 \ 00 \ 01, write 7 = 11 \ 00 \ 11
B4 00 B9 07 11 00 11 FF 10 00 01
*READ ENTIRE CONFIGURATION ZONE TO VERIFY
B6 00 00 F0
```



```
*Device Response:
3B B2 11 00 10 80 00 01 10 10 FF 50 30 30 31 FF
8C AD A8 10 0A AB FF FF FB 00 00 00 00 01 23 45
FF FF 7F F9 FF FF FF FF FF FF FF FF FF FF
53 54 41 54 49 4F 4E 20 30 33 35 00 00 00 00 00
FF FF FF FF FF FF FF FF 11 00 11 FF 10 00 01
*SET SECURITY FUSES
*Set FAB Fuse
B4 01 06 00
*Set CMA Fuse
B4 01 04 00
*Set PER Fuse
B4 01 00 00
*Read Fuse Byte = X0
B6 01 00 01
*Device Response:
00
90 00
```




# 10. Asynchronous T=0 Protocol

#### 10.1 Character Format

The CryptoMemory complies with the asynchronous T=0 protocol defined in ISO 7816-3. The character format is shown in the following figure.

Note: The byte is transmitted with the least significant bit first.

Figure 10-1. Character Format



Even parity is used: the parity bit is such that the overall sum of bits in the data byte and the parity bit is an even number. If a transmission error is detected, the receiving device indicates this by applying a low level on the I/O channel during the guard time. This tells the transmitting device to retransmit the byte.

#### 10.2 Command format

The command sequence is as follows:

- 1. In compliance with ISO 7816-3, the host must send the header consisting of five characters: CLA, INS, P1, P2, P3.
  - CLA refers to a class of instructions. This byte isn't tested by the device.
  - INS is the instruction byte.
  - P1 and P2 are reference bytes, such as a data byte address or password index.
  - P3 is the number of data bytes transferred during the command. For outgoing transfers (e.g. read commands),
     P3 = 0 means that 256 data bytes will be emitted by the card. For incoming commands,
     P3 = 0 means that no data bytes will be transferred.
- 2. The device replies with a "procedure byte" normally equal to the INS code received. If a problem occurred, then the device will respond with a status word pair SW1-SW2, indicating the end of the command.
- 3. Data transfer (P3 bytes).
- 4. A final SW1-SW2 sequence gives the status of the device after completion of the command. A normal completion is indicated by SW1-SW2 = \$90-\$00.

Note: For all bytes transmitted by the device or by the host, including header, procedure, status and data bytes, if a parity error is detected, the receiver requests that byte to be sent again (see character format).



# 10.3 Command Set

Table 10-1. CryptoMemory Asynchronous Command Set

	Command D	escription	CLA	INS	P1	P2	P3	Data (N)
В0	Write User	Normal	\$00	\$B0	Addr	Addr	N ≤ \$10	N bytes
BU	Zone	With Anti-tearing	\$00	\$B0	Addr	Addr	N ≤ \$08	N bytes
B2	Read User Zone	Read User Zone	\$00	\$B2	Addr	Addr	N	
		Write Config Zone	\$00	\$B4	\$00	Addr	N ≤ \$10	N bytes
		Write Fuses	\$00	\$B4	\$01	Fuse ID	\$00	
B4	System	Send Checksum	\$00	\$B4	\$02	\$00	\$02	2 bytes
54	Write	Set User Zone	\$00	\$B4	\$03	Zone	\$00	
		Write Config Aone w/a-t	\$00	\$B4	\$08	Addr	N ≤ \$08	N bytes
		Set User Zone w/a-t	\$00	\$B4	\$0B	Zone	\$00	
		Read Config Zone	\$00	\$B6	\$00	Addr	N	
В6	System Read	Read Fuse Byte	\$00	\$B6	\$01	\$00	\$01	
		Read Checksum	\$00	\$B6	\$02	\$00	\$02	
		Verify Authentication	\$00	\$B8	\$0X	\$00	\$10	8 Random Bytes + 8 Challenge Bytes
В8	Verify							X = Key Set (0-3)
	Crypto	Verify Encryption	\$00	\$B8	\$1X	\$00	\$10	8 Random Bytes + 8 Challenge Bytes X = Key Set (0-3)
ВА	Verify	Write Password	\$00	\$BA	\$0X	\$00	\$03	3 Byte Password  X = Password Set  (0, 1, 2, or 7)
БА	Password	Read Password	\$00	\$BA	\$1X	\$00	\$03	3 byte Password X = Password Set (0, 1, 2, or 7)

## 10.3.1 Status Words

Table 10-2. Asynchronous Mode Return Status Words Definitions

SW1 SW2	Meaning
\$62 \$00	The memory is unchanged (waiting for checksum).
\$67 \$00	The length is incorrect.
\$69 \$00	The command is unauthorized.
\$6B \$00	The address is incorrect.
\$6D \$00	The instruction code is invalid.
\$90 \$00	The command was successfully executed.



These status words indicate the state of the device at the end of the command. In normal conditions, the device sends the INS byte as the procedure byte, and \$90 \$00 as the final *status word*. In certain conditions described below, the device may interrupt the command by returning a status word in place of INS as the procedure byte.

\$67 \$00 is returned as a procedure byte when the number of data bytes to be transferred is incorrect.

\$69 \$00 is returned after read/write commands as procedure bytes if the host is not allowed to read/write at the address provided. It is also returned after password commands if the maximum number of attempts has been exceeded. The device will return \$69 \$00 as a final status word in place of \$90 \$00, if the password presentation failed.

\$6B \$00 is returned as procedure bytes if the address is incorrect.

\$6D \$00 is returned as procedure bytes if the INS code received is not supported.

#### 10.3.2 Example: Write EEPROM command

The following illustrates the data exchanges that occur during a write operation of four bytes: \$04, \$09, \$19, and \$97 to addresses \$02, \$03, \$04, and \$05 in the current user zone.

Start	Host	Device	Val	Note
	CLA		**	Class (ignored by CryptoMemory).
	INS		\$B0	Write instruction.
	P1		**	Address byte A1 (ignored by 0104C - 1616C).
	P2		\$02	Address byte A2 = \$02.
	P3		\$04	Four data bytes.
		INS	\$B0	Device responds with INS code.
	Data		\$04	Byte to be written at start address \$02
	Data		\$09	Byte to be written at address \$03.
	Data		\$19	Byte to be written at address \$04.
	Data		\$97	Byte to be written at address \$05.
		Write Cycle		~5ms
		SW1	90	Write operation successful.
Finish		SW2	\$00	

# 10.4 T=0 Command Descriptions

The command set of CryptoMemory is expanded compared to a Serial EEPROM as the functionality of CryptoMemory exceeds that of a simple memory device. Each instruction sent to the CryptoMemory must have four bytes:


- Command
- Address 1
- Address 2
- N

The N byte defines the number of any additional data bytes to be sent or received from the CryptoMemory device.

#### 10.5 Write User Zone: \$B0

#### 10.5.1 Functional

Figure 10-2. Write User Zone Command Functional Description



The Write User Zone command \$B0 allows writing of data into the device's currently selected user zone (the procedure for selecting a user zone is described below.

The maximum numbers of bytes that may be written in a single write operation is \$10 and corresponds to the EEPROM page size. Each data byte within a page must only be loaded once. In anti-tearing mode the maximum value for N is \$08 for all devices. A write in anti-tearing mode is activated with the set user zone command with the anti-tearing option (00 B4 0B zz 00); all subsequent writes to the user zone will be in anti-tearing mode.

When a Write User Zone command is sent in authentication mode or encryption mode the data is saved in a buffer until a cryptographic checksum is received. The host must send the checksum it has computed immediately after the Write User Zone command. If the checksum is valid, CryptoMemory writes the data; if the checksum is incorrect the data is discarded and the cryptographic engine is reset.

If the host is not allowed to write in the zone, the device will return the "Command Unauthorized" code (\$69 \$00) after it has received the P3 byte.

Table 10-3. Write User Zone Command Structure


	Command Header					ata Ser	nt
CLA	CLA INS : Command P1 : Address 1 P2 : Address 2 P3 : N						Data(N)
**	\$B0	0000 0000	0a <sub>6</sub> a <sub>0</sub>	000n <sub>4</sub> n <sub>0</sub>	d <sub>7</sub> d <sub>0</sub>		d <sub>7</sub> d <sub>0</sub>



### 10.6 Read User Zone: \$B2

#### 10.6.1 Functional

Figure 10-3. Read User Zone Command Functional Description



The Read User Zone command \$B2 allows reading of data from the device's currently selected user zone (the procedure for selecting a user zone is described below). The byte address is internally incremented following the transmission of each data byte. During a read operation, the address will roll-over from the last byte of the current zone, to the first byte of the same zone.

If the host is not allowed to read the zone, the device will return the "Command Unauthorized" code (\$69 \$00) after it has received the header.


Table 10-4. Read User Zone Command Structure

	Command Header					Retur	ned
CLA	CLA INS : Command P1 : Address 1 P2 : Address 2 P3 : N						Data(N)
**	\$B2	0000 0000	0a <sub>6</sub> a <sub>0</sub>	n <sub>7</sub> n <sub>0</sub>	d <sub>7</sub> d <sub>0</sub>		d <sub>7</sub> d <sub>0</sub>

# 10.7 System WRITE: \$B4

#### 10.7.1 Functional

Figure 10-4. System Write Command Functional Description



The System Write command allows writing of system data to the device. Depending on the value of the P1 parameter, the host may write data in the configuration memory, program the fuses, send a checksum or set the user zone.

Table 10-5. System Write Command Detail

Command	CLA	INS	P1	P2	P3	Data(N)
Write Config Zone	\$00	\$B4	\$00	ADDR	N ≤ \$10	N bytes
Write Fuses	\$00	\$B4	\$01	Fuse ID	\$00	
Send Checksum	\$00	\$B4	\$02	\$00	\$02	2 bytes
Set User Zone	\$00	\$B4	\$03	Zone	\$00	

The anti-tearing function is controlled by P1: the host may choose to write in the Configuration zone with anti-tearing enabled by setting P1 = \$08 instead of \$00. Similarly, the host may choose to activate anti-tearing for a user zone by carrying out the Set user zone command with P1 = \$0B instead of \$03. All subsequent Write User Zone commands are then carried out with anti-tearing enabled until the next set user zone command. Anti-tearing should be turned off if not required, as it would otherwise cause more write cycles than necessary.

Table 10-6. Anti-tearing

Command Description	CLA	INS	P1	P2	P3	Data(N)
Write Config Zone w/ a-t	\$00	\$B4	\$08	ADDR	N ≤ \$08	N bytes
Set User Zone w/ a-t	\$00	\$B4	\$0B	Zone	\$00	



### 10.7.2 Write Config Zone

The maximum number of bytes to write for each call of the write command is \$16 and corresponds to the EEPROM page size. Each data byte within a page must only be loaded once. In anti-tearing mode the maximum value for N is \$08 for all devices.

If the address provided at P2 is an unauthorized address, the device will return the "Command Unauthorized" code (\$69 \$00) after it has received the header. Since access rights vary throughout the Configuration zone, the host may provide an authorized starting address, but a number of bytes that causes the device to reach unauthorized data. In this case, the device will prevent the internal write cycle and no bytes will be written in the EEPROM. At the end of the command the "Command Unauthorized" code (\$69 \$00) will be returned instead of \$90 \$00 to indicate that no write cycle occurred.

#### 10.7.3 Write Fuses

Table 10-7. Fuse Bytes

Fuse	Fuse ID
SEC	\$07
FAB	\$06
CMA	\$04
PER	\$00

The fuses may only be programmed, that is written from one to zero. The write fuses operation is only allowed after successfully presenting the secure code (Write 7 password). The fuses must be blown sequentially:

- 1. FAB must be blown first,
- 1. CMA may be blown only if FAB is zero,
- 1. PER only if CMA is zero.

The SEC fuse is blown at the Atmel factory to protect lot history information.

#### 10.7.4 Send Checksum

To write data to user zones which require authentication or encryption for write access (ER = "0", AM [1:0] = "00", "01", or "10" in the access register), the host should first carry out the write command \$B0, after which the device will return a special status word: \$62 \$00. At this point the memory is unchanged and the device is waiting for the host to provide a valid checksum before initiating the write cycle. The host immediately sends the checksum it has computed using the System Write command with P1 = \$02. Only if the checksum is valid will the device initiate the write cycle; furthermore, if the device receives an incorrect checksum, it will clear the authentication privilege. After this command the host must perform ACK polling.

### 10.7.5 Set User Zone

Before reading and writing data in the user zones, the host should select a zone with this command. At this time the host may choose whether anti-tearing should be active for this zone.

Table 10-8. System Write Command Structure


Command Header					Da	ata Ser	nt
CLA	INS : Command	P3	Data(1)		Data(N)		
**	\$B4	p <sub>7</sub> p <sub>0</sub>	p <sub>7</sub> p <sub>0</sub>	n <sub>7</sub> n <sub>0</sub>	d <sub>7</sub> d <sub>0</sub>		d <sub>7</sub> d <sub>0</sub>



# 10.8 System READ: \$B6

#### 10.8.1 Functional

Figure 10-5. System READ Command Functional Description



The System Read command allows reading of the system data from the device. Depending on the value of the P1 parameter, the host may read the data in the configuration memory, the fuses, or a checksum.

Table 10-9. System READ Command Detail

Command	CLA	INS	P1	P2	P3	Data (N)
Read Config Zone	\$00	\$B6	\$00	addr	N	
Read Fuse Byte	\$00	\$B6	\$01	\$00	\$01	
Read Checksum	\$00	\$B6	\$02	\$00	\$02	

#### 10.8.2 Read Config Zone

To read 256 bytes, the host should set N = \$00. This is true for any outgoing command, and is defined by ISO 7816-3. If the address provided at P2 is an unauthorized address, the device will return the "Command Unauthorized" code (\$69 \$00) after it has received the header. Since access rights vary throughout the Configuration zone, the host may provide an authorized starting address, but a number of bytes N that causes the device to reach unauthorized data. In this case, the device will transmit the authorized bytes, but unauthorized bytes will be replaced by the "fuse byte" (see below). At the end of this command the "Command Unauthorized" code (\$69 \$00) will be returned instead of \$90 \$00 to indicate that some of the bytes returned are not valid

#### 10.8.3 Read Fuse Byte

Fuse data is returned in the form of a single byte. Bits 0 to 3 represent the fuse states; a value of '0' indicates the fuse has been blown. Bits 4 to 7 are not used as security fuses and are reserved by Atmel.

Table 10-10. Fuse Byte Definition

F <sub>7</sub>	F <sub>6</sub>	F <sub>5</sub>	F <sub>4</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	F₀
resv	resv	resv	resv	SEC	PER	СМА	FAB



# 10.8.4 System Read Command Structure

Table 10-11. System Read

		Dat	a Retu	rned			
CLA	INS : Command	P1	P2	P3	Data(1)		Data(N)
**	\$B6	p <sub>7</sub> p <sub>0</sub>	p <sub>7</sub> p <sub>0</sub>	n <sub>7</sub> n <sub>0</sub>	d <sub>7</sub> d <sub>0</sub>		d <sub>7</sub> d <sub>0</sub>

## 10.8.5 Read Checksum

The checksum consists of two bytes, and the Read Checksum command must be sent with parameter P3 = 2.

Table 10-12. System READ

	System Read						rned
CLA	INS : Command	P1	P2	P3	Data(1)		Data(N)
**	\$B6	p <sub>7</sub> p <sub>0</sub>	p <sub>7</sub> p <sub>0</sub>	n <sub>7</sub> n <sub>0</sub>	d <sub>7</sub> d <sub>0</sub>		d <sub>7</sub> d <sub>0</sub>



# 10.9 Verify CRYPTO: \$B8

#### 10.9.1 Functional

Figure 10-6. Verify Crypto Command Functional Description

	Host	Device
	Command	
	Key Index	
(	Q1	
	Q2	
	Q3	
9 random butos	Q4	
8 random bytes	Q5	
	Q6	
	Q7	
(	Q8	
(	CH1	
	CH2	
	СНЗ	
8 challenge bytes	CH4	
o challerige bytes	CH5	
	CH6	
	CH7	
(	CH8	

When the device receives the Verify Crypto command, it computes a challenge based on the received random number, Q, the internally stored associated cryptogram,  $C_i$ , and secret seed,  $G_i$  (or session encryption key,  $S_i$ ). The device also increments the associated attempts counter. It then compares the computed challenge with the challenge sent by the host. If the challenges match, the device computes and writes a new  $C_i$  and  $S_i$ . The device utilizes the success or failure information of the authentication process and updates the Authentication Attempts Counter accordingly.

#### Key index:

 $b0000\_00nn$  : Secret Seed  $G_0\mbox{-}G_3$ 

b0001\_00nn: Session Encryption Key S<sub>0</sub>-S<sub>3</sub>

Data:

Q : Host random number, 8 bytes

CH: Host challenge, 8 bytes



Table 10-13. Verify Crypto

	Verify Crypto					Data	Sent	
CLA	INS : Command	P1	P2	P3	Q1	Q8	CH1	CH8
**	\$B8	000e 00nn	**	\$10	d <sub>7</sub> d <sub>0</sub>	d <sub>63</sub> d <sub>56</sub>	d <sub>7</sub> d <sub>0</sub>	d <sub>63</sub> d <sub>56</sub>


The device increments the associated attempts counter each time prior to verifying the challenge, to prevent attacks. If the authentication succeeds, the device memorizes this success, clears the attempts counter and returns \$90 \$00. If the authentication fails, the device simply returns \$69 \$00. If the maximum number of trials has been exceeded, the device will return \$69 \$00 instead of the INS code, after receiving the header, to indicate the command is unauthorized.



# 10.10 Verify Password: \$BA

#### 10.10.1 Functional

Figure 10-7. Verify Password Command Functional Description



Read password indices: \$10 to \$17 for passwords 0, 1, 2, and 7.

Write password indices: \$00 to \$07 for passwords 0, 1, 2, and 7.

Secure code index: \$07 (equivalent to Write Password 7).

Four password index bits "r" and "ppp" indicate the password to compare:

r = 0: Write password,

r = 1: Read password,

p<sub>2</sub>p<sub>1</sub>p<sub>0</sub>: Password set number

**Table 10-14. Verify Password Command Structure** 

	Command Structure					Data Sent	
CLA	INS : Command	P1	P2	P3	PW1	PW2	PW3
**	\$BA	000r 0p <sub>2</sub> p <sub>1</sub> p <sub>0</sub>	**	\$30	d <sub>7</sub> d <sub>0</sub>	d <sub>15</sub> d <sub>8</sub>	d <sub>23</sub> d <sub>16</sub>

If the maximum number of trials has been exceeded, the device will return \$69 \$00 instead of the INS code, after receiving the header, to indicate the command is unauthorized. The device increments the associated attempts count before verifying the password, to prevent attacks. If the password is correct, the device memorizes this success, clears the attempts count and returns \$90 \$00. If the password is wrong, the device simply returns \$69 \$00 after incrementing the attempts count. The Write 7 password is also known as the secure code and must be properly presented before access to the Configuration zone is granted when personalizing the device.



# 11. Initialization Example

The first step in initializing CryptoMemory is to determine what data is to be stored in the device and what the security settings need to be to protect this data. Once defined, determine the proper settings for CryptoMemory registers and select values for passwords. To initialize the CryptoMemory device, the following sequence is recommended to take place in a secure location to protect sensitive data and passwords that may be loaded into the device.

#### 11.1 Write Data to User Zones

In the default configuration from Atmel, all user zones have free access rights. Writing initial data into the user zones should be done before setting security configurations. Use the set user zone command and Write User Zone command to write initial data into the user zones. The Read User Zone command may be used to verify the data written.

# 11.2 Unlock the Configuration Memory

Before any data can be written to the Configuration zone, it must be unlocked by presenting the correct security code (Write 7 Password). Use the Verify Password command with the proper secure code supplied by Atmel to unlock the Configuration zone. Use the Read Config Zone command to read back the security code at address \$E9 for verification that the Configuration zone has been unlocked.

### 11.3 Write Data to the Configuration Memory

Writing this data is accomplished by performing the Write Config Zone command at the appropriate address location. The Read Config Zone command may be used to verify the data written. As soon as values are written to the registers, keys, and passwords, they become effective in determining the security of the user zones.

### 11.4 Set Security Fuses

Once all data is written and verified into user zones and the Configuration zone the security fuses should be set before the device is released from the secure location used for device initialization. There are three fuses, FAB, CMA, and PER that must be set. These three fuses must be set in the order listed (FAB, then CMA, then PER). The Write Fuse command is used to set each of the three fuses individually. The Read Fuse command may be used to check the status of all three fuses. Once all fuses have been set the Read Fuse command should return a value of zero for the second nibble of the fuse byte.

The AT88SC0104CA is used for this example. A small pattern is written into the first two user zones. Security for each of these two user zones and the associated register values are shown in the table below. Simple values for passwords are used.

Table 11-1. Zone Configuration Example

User Zone	Data	Security Requirements	Access Register	Password/Key Register
0	Zone 0	None	\$FF	\$FF
1	Zone 1	Read/Write Password (Set 1)	\$7F	\$F9
2	Zone 2	Read/Write Authentication (Set 2)	\$DF	\$BF
3	Zone 3	Read/Write Password (Set 1), Read/Write Authentication (Set 1) with Encryption Required	\$57	\$B9



The following shows the TPDU commands sent to the CryptoMemory device for the purpose of initializing the device. The flow is consistent with the steps described above; comments have been added as indicated with an asterisk (\*).

#### \*Atmel AT88SC0104CA Initialization Example

```
*WRITE DATA TO USER ZONES
*Set User Zone 0
00 B4 03 00 00
*Write data = Zone 0 Data
00 B0 00 00 0B 5A 6F 6E 65 20 30 20 44 61 74 61
*Set User Zone 1
00 B4 03 01 00
*Write data = Zone 1 Data
00 B0 00 00 0B 5A 6F 6E 65 20 31 20 44 61 74 61
*Set User Zone 2
B4 03 02 00
*Write data = Zone 2 Data
BO 00 00 0B 5A 6F 6E 65 20 32 20 44 61 74 61
*Set User Zone 3
B4 03 03 00
*Write data = Zone 3 Data
BO 00 00 0B 5A 6F 6E 65 20 33 20 44 61 74 61
*UNLOCK CONFIGURATION ZONE
00 BA 07 00 03 DD 42 97
*WRITE CODES IN CONFIGURATION ZONE
*Write Card Mfg Code = P001
00 B4 00 0B 04 50 30 30 31
*Write Identification Number = 00000000012345
00 B4 00 19 07 00 00 00 00 01 23 45
*Write Issuer Code = STATION 035
00 B4 00 40 10 53 54 41 54 49 4F 4E 20 30 33 35 00 00 00 00 00
*WRITE REGISTERS IN CONFIGURATION ZONE
*Write Registers AR1/PR1 = 7F F9
00 B4 00 22 02 7F F9 DF BF 57 B9
*WRITE KEYS IN CONFIGURATION MEMORY
*Write Ci for set 2 = 2222222222222
B4 00 71 07 22 22 22 22 22 22 22
*Write Gc for set 2 = 5B4F9AE4B5098BE7
B4 00 A0 08 5B 4F 9A E4 B5 09 8B E7
*WRITE PASSWORDS IN CONFIGURATION MEMORY
*WRITE PASSWORDS IN CONFIGURATION ZONE
*Write Passwords, read 7 = 10 \ 00 \ 01, write 7 = 11 \ 00 \ 11
00 B4 00 B9 07 11 00 11 FF 10 00 01
*READ ENTIRE CONFIGURATION ZONE TO VERIFY
00 B6 00 00 F0
```



```
*Device Response:
3B B2 11 00 10 80 00 01 10 10 FF 50 30 30 31 FF
8C AD A8 10 0A AB FF FF FB 00 00 00 00 01 23 45
FF FF 7F F9 FF FF FF FF FF FF FF FF FF FF
53 54 41 54 49 4F 4E 20 30 33 35 00 00 00 00 00
FF FF FF FF FF FF FF FF 11 00 11 FF 10 00 01
*SET SECURITY FUSES
*Set FAB Fuse
00 B4 01 06 00
*Set CMA Fuse
00 B4 01 04 00
*Set PER Fuse
00 B4 01 00 00
*Read Fuse Byte = X0
00 B6 01 00 01
*Device Response:
00
90 00
```



# 12. Absolute Maximum Ratings\*

Operating temperature40°C to +85°C
Storage temperature65°C to + 150°C
Voltage on any pin with respect to ground 0.7 to V <sub>CC</sub> +0.7V
Maximum operating voltage 6V
DC output current 5mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

# 12.1 DC and AC Characteristics

Table 12-1. DC Characteristics

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
Vcc	Supply Voltage		2.7		3.6	V
I <sub>CC</sub>	Supply Current (V <sub>CC</sub> = 3.3V)	Async Read at 3.57MHz			5	mA
I <sub>CC</sub>	Supply Current (V <sub>CC</sub> = 3.3V)	Async Write at 3.57MHz			5	mA
Icc	Supply Current (V <sub>CC</sub> = 3.3V)	Synch Read at 1MHz			5	mA
I <sub>CC</sub>	Supply Current (V <sub>CC</sub> = 3.3V)	Synch Write at 1MHz			5	mA
I <sub>SB</sub>	Standby Current (V <sub>CC</sub> = 3.3V)	$V_{IN} = V_{CC}$ or GND			100	μА
V <sub>IL</sub>	SDA/IO Input Low Voltage		0		V <sub>CC</sub> x 0.2	V
V <sub>IL</sub>	CLK Input Low Voltage		0		V <sub>CC</sub> x 0.2	V
VIL	RST Input Low Voltage		0		V <sub>CC</sub> x 0.2	V
V <sub>IH</sub> <sup>(3)</sup>	SDA/IO Input High Voltage		V <sub>CC</sub> x 0.7		5.5	V
V <sub>IH</sub> <sup>(3)</sup>	SCL/CLK Input High Voltage		V <sub>CC</sub> x 0.7		5.5	V
V <sub>IH</sub> <sup>(3)</sup>	RST Input High Voltage		V <sub>CC</sub> x 0.7		5.5	V
I <sub>IL</sub>	SDA/IO Input Low Current	$0 < V_{IL} < V_{CC} \times 0.15$			15	μА
I <sub>IL</sub>	SCL/CLK Input Low Current	0 < V <sub>IL</sub> < V <sub>CC</sub> x 0.15			15	μΑ
I <sub>IL</sub>	RST Input Low Current	$0 < V_{IL} < V_{CC} \times 0.15$			50	μА
I <sub>IH</sub>	SDA/IO Input High Current	V <sub>CC</sub> x 0.7 < V <sub>IH</sub> < V <sub>CC</sub>			20	μА
I <sub>IH</sub>	SCL/CLK Input High Current	$V_{CC} \times 0.7 < V_{IH} < V_{CC}$			100	μА
I <sub>IH</sub>	RST Input High Voltage	$V_{CC} \times 0.7 < V_{IH} < V_{CC}$			150	μА
V <sub>OH</sub>	SDA/IO Output High Voltage	20K Ω external pull-up	V <sub>CC</sub> x 0.7		Vcc	V
V <sub>OL</sub>	SDA/IO Output Low Voltage	I <sub>OL</sub> = 1mA	0		V <sub>CC</sub> x 0.15	V
I <sub>OH</sub>	SDA/IO Output High Current	V <sub>OH</sub>			20	μА
I <sub>OL</sub>	SDA/IO Output High Current	V <sub>OL</sub>			10	μА

Notes: 1. Applicable over recommended operating voltage range from  $V_{CC}$  = 2.7V to 3.6V.

- 2.  $T_{AC} = -40$ °C to +85°C (unless otherwise noted).
- 3. To prevent latch up conditions from occurring during power up of the AT88SCXXXXCA,  $V_{CC}$  must be turned on before applying  $V_{IH}$ . For powering down,  $V_{IH}$  must be removed before turning  $V_{CC}$  off.



Table 12-2. AC Characteristics

Symbol	Parameter	Min	Max	Units
f <sub>CLK</sub>	Async Clock Frequency	1	4	MHz
f <sub>CLK</sub>	Synch Clock Frequency	0	1	MHz
	Clock Duty cycle	40	60	%
t <sub>R</sub>	Rise Time: SDA/IO, RST		1	μs
t <sub>F</sub>	Fall Time: SDA/IO, RST		1	μs
t <sub>R</sub>	Rise Time: SCL/CLK		9% x period	μs
t <sub>F</sub>	Fall Time: SCL/CLK		9% x period	μs
t <sub>AA</sub>	Clock Low to Data Out Valid		250	ns
t <sub>HD.STA</sub>	Start Hold Time	200		ns
t <sub>SU.STA</sub>	Start Set-up Time	200		ns
t <sub>HD.DAT</sub>	Data In Hold Time	10		ns
t <sub>SU.DAT</sub>	Data In Set-up Time	100		ns
t <sub>SU.STO</sub>	Stop Set-up Time	200		ns
t <sub>DH</sub>	Data Out Hold Time	20		ns
t <sub>WR</sub>	Write Cycle Time		5	ms

Notes: 1. Applicable over recommended operating range from  $V_{CC} = 2.7V$  to 3.6V.

2.  $T_{AC} = -40$ °C to +85°C, CL = 30pF (unless otherwise noted).

#### **Timing Diagrams for Synchronous Communications** 12.2

Figure 12-1. Bus Timing

SCL: Serial Clock, SDA: Serial Data I/O





Figure 12-2. Write Cycle Timing

SCL: Serial Clock, SDA: Serial Data I/O



Note: The write cycle time  $t_{WR}$  is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle

Figure 12-3. Data Validity






Figure 12-4. Start and Stop Definition





Figure 12-5. Output Acknowledge



# 13. POR and Tamper Conditions

The CryptoMemory device family incorporates several tamper detection circuits to prohibit operation outside the limits of reliable circuit operation.

# 13.1 Power On Reset (POR) Delay

Anytime the device is reset either on initial power up or by a tamper detection circuit, there is a time delay from when normal conditions are restored to when the device may be operated. During this reset sequence all security flags within the device are reset to their initial values.

# 13.2 Tamper Detection

CryptoMemory contains tamper detection sensors to detect operation outside of specified limits. These sensors monitor the internal supply voltage and clock frequency. An additional sensor detects high intensity light attacks. The die is disabled and will not function when tampering is detected.



#### **Ordering Information** 14.

Atmost Contaminan Conta	Bashama	Delivery Ir	nformation	Voltage	O	
Atmel Ordering Code	Package	Form	Quantity	Range	Operating Range	
AT88SCxxxxCA-MJ	M2 – J Module - ISO					
AT88SCxxxxCA-MP	M2 – P Module - ISO	Tono and Dool	_		Commercial	
AT88SCxxxxCA-MJTG	M2 – J Module - TWI	Tape and Reel		2.7V to 5.5V	Temperature (0°C to 70°C)	
AT88SCxxxxCA-MPTG	M2 – P Module - TWI					
AT88SCxxxxCA-PU	8P3	Bulk (Tubes)	50 per Tube		Green Compliant	
AT88SCxxxxCA-SH	004	Bulk (Tubes)	100 per Tube		(Exceeds RoHS) Industrial Temperature	
AT88SCxxxxCA-SH-T	8S1	Tape and Reel	4,000 per Reel		(-40°C to 85°C)	
AT88SCxxxxCA-TH	0.7	Bulk (Tubes)	100 per Tube			
AT88SCxxxxCA-TH-T	8X	Tape and Reel	5,000 per Reel		Industrial Temperature	
AT88SCxxxxCA-Y6H-T	8MA2	Tape and Reel	5,000 per Reel		(-40°C to 85°C)	
AT88SCxxxxCA-WI	7 mil Wafer	_	_			

Notes: 1. Ordering Codes are valid for all devices covered by this datasheet. (See P.1 for a complete list).

Package Type <sup>(1) (2)</sup>	Description
M2 – J Module : ISO or TWI M2 ISO 7816 Smart Card Module	
M2 – P Module : ISO or TWI M2 ISO 7816 Smart Card Module with Atmel® Logo	
8P3	8-lead, 0.300" wide, Plastic Dual Inline (PDIP)
8S1	8-lead, 0.150" wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8X	8-lead, 4.4mm body, Plastic Thin Shrink Small Outline (TSSOP)
8MA2	8-lead, 2.0x3.0mm, 0.50mm pitch, Ultra Thin Mini-Map, Dual No Lead (DFN), (MLP 2x3)


Note:

- 1. Formal drawings may be obtained from an Atmel sales office.
- 2. Both the J and P module packages are used for either ISO (T=0 / 2-wire mode) or TWI (2-wire mode only).

# 15. Package Marking Information

# 15.1 AT88SC0104CA

# AT88SC0104CA: Package Marking Information



Note 1: O designates pin 1
Note 2: Package drawings are not to scale

Catalog Nu	ımber Trunca	tion			
AT88SC01	04CA		Code ######: 0104	4CA ##: 11 #: 1	
Date Code	s				
Y = Year		M = Month	YY = Year	•	WW = Work Week of Assembly
2: 2012	6: 2016	A = January	12: 2014	16: 2016	02: Week 2
3: 2013	7: 2017	B = Februar	/ 13: 2013	17: 2017	04: Week 4
4: 2014	8: 2018		14: 2014	18: 2018	
5: 2015	9: 2019	L = Decemb	er 15: 2015	19: 2019	52: Week 52
Country of	Assembly	•	Lot Number		Grade/Lead Finish Material
@ = Country of Assembly Marked on bottom side for PDI P only unless in injector mold			AAAA = Atmel Wa Marked c PDIP onl	on Bottom side for	U: Industrial/Matte Tin H: Industrial/NiPdAu
Trace Cod	e	Atmel Truncation			
	Code (Atmel I	AT: Atmel			


3/6/12

Atmel	TITLE	DRAWING NO.	REV.
Package Mark Contact: DL-CSO-Assy_eng@atmel.com	88SC0104CASM, AT88SC0104CA Package Marking Information	88SC0104CASM	А



# 15.2 AT88SC0204CA

# AT88SC0204CA: Package Marking Information



Note 1: O designates pin 1
Note 2: Package drawings are not to scale

Catalog No	umber Trunca	tion				
AT88SC02	04CA	04C A ##: 22 #: 2				
Date Code	s					
Y = Year		M = Month		YY = Year		WW = Work Week of Assembly
2: 2012	6: 2016	A = January		12: 2014	16: 2016	02: Week 2
3: 2013	7: 2017	B = February	/	13: 2013	17: 2017	04: Week 4
4: 2014	8: 2018			14: 2014	18: 2018	
5: 2015	9: 2019	L = Decembe	er	15: 2015	19: 2019	52: Week 52
Country of	Assembly		Lot Nu	umber		Grade/Lead Finish Material
@ = Country of Assembly Marked on bottom side for PDI P only unless in injector mold			AAA/	A = Atmel Wafer Lot Number Marked on Bottom side for PDIP only		U: Industrial/Matte Tin H: Industrial/NiPdAu
Trace Code						Atmel Truncation
XX = Trace Code (Atmel Lot Numbers to Correspond to Code) Example: AA, AB YZ, ZZ						AT: Atmel


3/6/12

∕Itmel	TITLE	DRAWING NO.	REV.	
Package Mark Contact: DL-CSO-Assy_eng@atmel.com	88SC0204CASM, AT88SC0204CA Package Marking Information	88SC0204CASM	А	



# 15.3 AT88SC0404CA

# AT88SC0404CA: Package Marking Information



Note 1: O designates pin 1
Note 2: Package drawings are not to scale

Catalog No	umber Trunca	tion				
AT88SC0404CA Truncation Code #####: 0404C						04CA ##: 44 #: 4
Date Code	s					
Y = Year		M = Month		YY = Year		WW = Work Week of Assembly
2: 2012	6: 2016	A = January		12: 2014	16: 2016	02: Week 2
3: 2013	7: 2017	B = February	/	13: 2013	17: 2017	04: Week 4
4: 2014	8: 2018			14: 2014	18: 2018	
5: 2015	9: 2019	L = Decembe	er	15: 2015	19: 2019	52: Week 52
Country of	f Assembly		Lot Nu	lumber		Grade/Lead Finish Material
@ = Country of Assembly Marked on bottom side for PDI P only unless in injector mold			AAA/	AA = Atmel Wafer Lot Number Marked on Bottom side for PDIP only		U: Industrial/Matte Tin H: Industrial/NiPdAu
Trace Code						Atmel Truncation
XX = Trace Code (Atmel Lot Numbers to Correspond to Code) Example: AA, AB YZ, ZZ						AT: Atmel


3/6/12

Atmel	TITLE	DRAWING NO.	REV.
Package Mark Contact: DL-CSO-Assy_eng@atmel.com	88SC0404CASM, AT88SC0404CA Package Marking Information	88SC0404CASM	А



# 15.4 AT88SC0808CA

# AT88SC0808CA: Package Marking Information



Note 1: Odesignates pin 1
Note 2: Package drawings are not to scale

Date Code	s								
Y = Year M = Month		YY = Year			WW = V	Vork Week of Assembl	у		
4: 2014	8: 2018	A = January		14: 2014	18: 2018		02:	Week 2	
5: 2015	9: 2019	B = Februar	y	15: 2015	19: 2019		04:	Week 4	
6: 2016	0: 2020			16: 2016	20: 2020				
7: 2017	1: 2021	L = Decemb	L = December		21: 2021		52:	Week 52	
Country of	Country of Assembly Lot Number						Grade/L	ead Finish Material	
@ = Country of Assembly Marked on bottom side for PDI P only unless in injector mold			AAA <i>i</i>	AAAA = Atmel Wafer Lot Number Marked on Bottom side for PDIP only		r	U: H:	Industrial/Matte Tin Industrial/NiPdAu	
Trace Cod	Trace Code						Atmel T	runcation	
XX = Trace Code (Atmel Lot Numbers to Correspond to Code) Example: AA, AB YZ, ZZ							AT:	Atmel	·

11/10/14

∕ltmel	TITLE	DRAWING NO.	REV.			
Package Drawing Contact: packagedrawings@atmel.com	88SC0808CASM, AT88SC0808CA Package Marking Information	88SC0808CASM	В			



# Appendix A. Errata

## A.1 Send Checksum Command in TWI Mode

When a Write User Zone command is sent in authentication mode or encryption mode the data is saved in a buffer until a cryptographic checksum is received. The host must send the checksum it has computed immediately after the Write User Zone command. If the checksum is valid, CryptoMemory writes the data; if the checksum is incorrect the data is discarded and the cryptographic engine is reset.

If there is any activity on the TWI bus between the Write User Zone command and the send checksum command the EEPROM write may be aborted and the data in the user zone will be unchanged.



# Appendix B. Revision History

Doc. Rev.	Date	Comments
86641	07/2015	Added the AT88SCxxxxCA-TH-T tape and reel options.
8664H	03/2015	Added JEDEC SOIC tape and reel package options.
8664G	11/2014	Updated package marking information.
8664F	02/2014	Added package marking information and updated Atmel logos and disclaimer page.
8664E	12/2011	Updated template and added ordering information.
8664D	06/2011	Table 8-1, Atmel CryptoMemory Synchronous Command Set. Correct value in "Verify Password, ADDR 1, from \$0X to \$1X.
8664C	01/2010	Converted to MS Word.
8664B	08/2009	Updated document.
8664A	05/2009	Initial document release.







Atmel Corporation

1600 Technology Drive, San Jose, CA 95110 USA

**T:** (+1)(408) 441.0311

**F**: (+1)(408) 436.4200

www.atmel.com

© 2015 Atmel Corporation. / Rev.:Atmel-8664l-CryptoMem-Low-Density-Full-Specification-Datasheet\_072015.

Atmel<sup>®</sup>, Atmel logo and combinations thereof, Enabling Unlimited Possibilities<sup>®</sup>, CryptoMemory<sup>®</sup>, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Microchip:

AT88SC0104CA-MJTG AT88SC0104CA-MPTG AT88SC0204CA-MJTG AT88SC0204CA-MPTG AT88SC0404CA-MJTG AT88SC0404CA-MPTG AT88SC0404CA-MPTG AT88SC0104CA-SH

AT88SC0404CA-SH AT88SC0808CA-SH-T AT88SC0204CA-SH AT88SC0104CA-MJ AT88SC0104CA-MP

AT88SC0204CA-MJ AT88SC0204CA-MP AT88SC0404CA-MJ AT88SC0404CA-MP AT88SC0808CA-MJ

AT88SC0808CA-MP AT88SC0404CA-Y6H-T AT88SC0104CA-Y6H-T AT88SC0204CA-Y6H-T AT88SC0808CA-SH-T AT88SC0204CA-SH-T AT88SC0404CA-SH-T