

---

**Single-Wire, I/O Powered Serial EEPROM with a  
Unique, Factory Programmed 64-bit Serial Number  
1-Kbit (128 x 8)**

---

**DATASHEET**

---

**Features**

---

- Low voltage operation
  - Device is self-powered via 1.7V to 3.6V pull-up voltage on the SI/O line
- Internally organized as 128 words of 8 bits each (1-Kbit)
- Single-Wire serial interface with I<sup>2</sup>C protocol structure
  - Device communication is achieved through a single I/O pin
- Standard Speed and High Speed Mode options
  - 15.4kbps maximum bit rate in Standard Speed Mode
  - 125kbps maximum bit rate in High Speed Mode
- 8-byte Page Write or single Byte Writes allowed
- Discovery Response feature for quick detection of devices on the bus
- ROM Zone support
  - Device is segmented into four 256-bit zones, each of which can be permanently made read-only (ROM)
- 256-bit Security Register
  - Lower 8 bytes contains a factory programmed, read-only, 64-bit Serial Number that is unique to all Atmel Single-Wire products
  - Upper 16 bytes are user-programmable and permanently lockable
- Self-timed write cycle (5ms max)
- Manufacturer Identification support
  - Device responds with unique value for Atmel as well as density and revision information
- High reliability
  - Endurance: 1,000,000 write cycles
  - Data retention: 100 years
  - IEC 61000-4-2 Level 4 ESD Compliant (±8kV Contact, ±15kV Air Discharge)
- Green (Lead-free/Halide-free/RoHS Compliant) package options
  - 8-lead SOIC, 3-lead SOT23, and 4-ball Thin WLCSP
- Die sale options in wafer form and tape and reel

---

**Description**

---

The Atmel® AT21CS01 provides 1,024 bits of Serial Electrically Erasable and Programmable Read-Only Memory (EEPROM) organized as 128 words of 8 bits each. The device's software addressing scheme allows up to eight devices to share a common Single-Wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. Some applications examples include analog sensor calibration data storage, ink and toner printer cartridge identification, and management of after-market consumables. The device is available in space-saving package options and operates with an external pull-up voltage from 1.7V to 3.6V on the SI/O line.

## Table of Contents

---


<b>1. Pin Descriptions and Pinouts</b>	<b>4</b>
<b>2. Device Block Diagram and System Configuration</b>	<b>5</b>
2.1 Device Block Diagram	5
2.2 System Configuration using Single-Wire Serial EEPROMs	5
<b>3. Device Operation and Communication</b>	<b>6</b>
3.1 Single-Wire Bus Transactions	6
3.1.1 Device Reset / Power-up and Discovery Response	6
3.1.1.1 Resetting The Device	6
3.1.1.2 Device Response Upon Reset or Power-Up	7
3.1.2 Interrupting the Device During an Active Operation	7
3.1.3 Data Input and Output Bit Frames	7
3.1.3.1 Data Input Bit Frames	8
3.1.3.2 Start / Stop Condition	9
3.1.3.3 Communication Interruptions	9
3.1.3.4 Data Output Bit Frame	10
<b>4. Device Addressing and I<sup>2</sup>C Protocol Emulation</b>	<b>11</b>
4.1 Memory Organization	11
<b>5. Available Opcodes</b>	<b>12</b>
5.1 EEPROM Access (Opcode Ah)	12
5.2 Security Register Access (Opcode Bh)	12
5.3 Lock Security Register (Opcode 2h)	12
5.4 ROM Zone Register Access (Opcode 7h)	12
5.5 Freeze ROM Zone State (Opcode 1h)	12
5.6 Manufacturer ID Read (Opcode Ch)	13
5.7 Standard Speed Mode (Opcode Dh)	13
5.8 High Speed Mode (Opcode Eh)	13
<b>6. Write Operations</b>	<b>14</b>
6.1 Device Behavior During Internal Write Cycle	14
6.2 Byte Write	14
6.3 Page Write	15
6.4 Writing to the Security Register	16
6.5 Locking the Security Register	17
6.5.1 Device Response to a Write Command on a Locked Device	17
6.5.2 Check Lock Command	17
6.6 Setting the Device Speed	18
6.6.1 Standard Speed Mode	18
6.6.2 High Speed Mode	18

<b>7. Read Operations</b>	19
7.1 Current Address Read within the EEPROM	19
7.2 Random Read within the EEPROM	20
7.3 Sequential Read within the EEPROM	20
7.4 Read Operations in the Security Register	21
7.4.1 Serial Number Read	21
7.5 Manufacturer ID Read	22
<b>8. ROM Zones</b>	23
8.1 ROM Zone Size and ROM Zone Registers	23
8.1.1 ROM Zone Registers	23
8.2 Programming and Reading the ROM Zone Registers	24
8.2.1 Reading the status of a ROM Zone Register	24
8.2.2 Writing to a ROM Zone Register	24
8.2.3 Freeze ROM Zone Registers	25
8.3 Device Response to a Write Command Within an Enabled ROM Zone	26
<b>9. Electrical Specifications</b>	27
9.1 Absolute Maximum Ratings	27
9.2 DC and AC Operating Range	27
9.3 DC Characteristics	27
9.4 AC Characteristics	28
9.4.1 Reset and Discovery Response Timing	28
9.4.2 Data Communication Timing	28
9.5 EEPROM Cell Performance Characteristics	29
9.6 Device Default Condition from Atmel	29
<b>10. Ordering Information</b>	30
10.1 Ordering Code Detail	30
10.2 Ordering Code Information	31
<b>11. Part Markings</b>	32
<b>12. Packaging Information</b>	33
12.1 8S1 — 8-lead SOIC	33
12.2 3ST1 — 3-lead SOT23	34
12.3 4U-6 — 4-ball WLCSP	35
<b>13. Revision History</b>	36

# 1. Pin Descriptions and Pinouts

**Table 1-1. Pin Descriptions**


Pin Symbol	Pin Name and Functional Description	Asserted State	Pin Type
NC	<b>No Connect:</b> The NC pins are not internally connected. These pins can be connected to GND or left floating.	—	—
GND	<b>Ground:</b> The ground reference for the power supply. GND should be connected to the system ground.	—	Power
SI/O	<p><b>Serial Input and Output:</b> The SI/O pin is an open-drain, bi-directional input/output pin used to serially transfer data to and from the device.</p> <p>The SI/O pin must be pulled-high using an external pull-up resistor (not to exceed 4K<math>\Omega</math> in value) and may be wire-ORed with any number of other open-drain or open-collector pins from other devices on the same bus.</p> <p>The device also uses the SI/O pin as its voltage source by drawing and storing power during the periods that the pin is pulled high to a voltage level between 1.7V and 3.6V.</p>	—	Power, Input/Output



## 2. Device Block Diagram and System Configuration


### 2.1 Device Block Diagram

Figure 2-1. Block Diagram



### 2.2 System Configuration using Single-Wire Serial EEPROMs

Figure 2-2. System Configuration using Single-Wire Serial EEPROMs



### 3. Device Operation and Communication

The AT21CS01 operates as a Slave device and utilizes a single wire digital serial interface to communicate with a host controller, commonly referred to as the Bus Master. The Master controls all Read and Write operations to the Slave devices on the serial bus. The device has two speeds of operation, Standard Speed Mode and High Speed Mode.

The device utilizes an 8-bit data structure. Data is transferred to and from the device via the Single-Wire serial interface using the Serial Input/Output (SI/O) pin. Power to the device is also provided via the SI/O pin, thus only the SI/O pin and the GND pin are required for device operation. Data sent to the device over the Single-Wire bus is interpreted by the state of the SI/O pin during specific time intervals or slots. Each time slot is referred to as a Bit Frame and lasts  $t_{BIT}$  in duration. The Master initiates all Bit Frames by driving the SI/O line low. All commands and data information are transferred with the Most-Significant Bit (MSB) first.

The software sequence sent to the device is an emulation of what would be sent to an I<sup>2</sup>C Serial EEPROM with the exception that typical 4-bit Device Type Identifier of `1010b` in the Device Address is replaced by a 4-bit opcode. The device has been architected in this way to allow for rapid deployment and significant reuse of existing I<sup>2</sup>C firmware. Please refer to [Section 4., “Device Addressing and I<sup>2</sup>C Protocol Emulation”](#) for more details about the way the device operates.

During bus communication, one data bit is transmitted in every Bit Frame, and after eight bits (one byte) of data has been transferred, the receiving device must respond with either an acknowledge (ACK) or a no-acknowledge (NACK) response bit during a ninth bit window. There are no unused clock cycles during any Read or Write operation, so there must not be any interruptions or breaks in the data stream during each data byte transfer and ACK or NACK clock cycle. In the event where an unavoidable system interrupt is required, please refer to the requirements outlined in [Section 3.1.3.3, “Communication Interruptions”](#).

#### 3.1 Single-Wire Bus Transactions

Data transmitted over the SI/O line can be one of five possible types:

- Reset and Discovery Response
- Logic 0 or Acknowledge (ACK)
- Logic 1 or No Acknowledge (NACK)
- Start Condition
- Stop Condition

The Reset and Discovery Response is not considered to be part of the data stream to the device, whereas the remaining four transactions are all required in order to send data to and receive data from the device. The difference between the different types of data stream transactions is the duration that SI/O is driven low within the Bit Frame.

##### 3.1.1 Device Reset / Power-up and Discovery Response

###### 3.1.1.1 Resetting The Device

A Reset and Discovery Response sequence is used by the Master to reset the device as well as to perform a general bus call to determine if any devices are present on the bus.

To begin the Reset portion of the sequence, the Master must drive SI/O low for a minimum time. If the device is not currently busy with other operations, the Master can drive SI/O low for a time of  $t_{RESET}$ . The length of  $t_{RESET}$  differs for Standard Speed Mode and for High Speed Mode. However, if the device is busy, the Master must drive SI/O for a longer time of  $t_{DSCHG}$  to ensure the device is reset as discussed in [Section 3.1.2](#). The reset time forces any internal charge storage within the device to be consumed, causing the device to lose all remaining standby power available internally.

Upon SI/O being released for a sufficient amount of time to allow the device time to power up and initialize, the Master must then always request a Discovery Response Acknowledge from the AT21CS01 prior to any commands being sent to the device. The Master can then determine if an AT21CS01 is present by sampling for the Discovery Response Acknowledge from the device.

### 3.1.1.2 Device Response Upon Reset or Power-Up

After the device has been powered up or after the Master has reset the device by holding the SI/O line low for  $t_{\text{RESET}}$  or  $t_{\text{DSCHG}}$ , the Master must then release the line which will be pulled high by an external pull-up resistor. The Master must then wait an additional minimum time of  $t_{\text{RRT}}$  before the Master can request a Discovery Response Acknowledge from the device.

The Discovery Response Acknowledge sequence begins by the Master driving the SI/O line low which will start the AT21CS01's internal timing circuits. The Master must continue to drive the line low for  $t_{\text{DDR}}$ .

During the  $t_{\text{DDR}}$  time, the AT21CS01 will respond by concurrently driving SI/O low. The device will continue to drive SI/O low for a total time of  $t_{\text{DACK}}$ . The Master should sample the state of the SI/O line at  $t_{\text{MSDR}}$  past the initiation of  $t_{\text{DDR}}$ . By definition, the  $t_{\text{DACK}}$  minimum is longer than the  $t_{\text{MSDR}}$  maximum time, thereby ensuring the Master can always correctly sample the SI/O for a level less than  $V_{\text{IL}}$ . After the  $t_{\text{DACK}}$  time has elapsed, the AT21CS01 will release SI/O which will then be pulled high by the external pull-up resistor.


The Master must then wait  $t_{\text{HTSS}}$  to create a Start condition before continuing with the first command (see [Section 3.1.3.2](#) for more details about Start conditions). By default, the device will come out of reset in High Speed Mode. Changing the device to Standard Speed Mode is covered in [Section 5.7 on page 13](#). The AT21CS01 will power up with its internal address pointer set to zero.

The timing requirements for the Reset and Discovery Response sequence for both Standard Speed and High Speed Mode can be found in [Section 9.4, "AC Characteristics" on page 28](#).

### 3.1.2 Interrupting the Device During an Active Operation

To conserve the stored energy within the onboard parasitic power system and minimize overall active current, the AT21CS01 will not monitor the SI/O line for new commands while its busy executing a previously sent command. As a result, the device is not able to sense how long SI/O has been in a given state. If the Master requires to interrupt the device during an active operation, it must drive SI/O low long enough to deplete all of its remaining stored power. This time is defined as  $t_{\text{DSCHG}}$ , after which a normal Discovery Response can begin by releasing the SI/O line.

**Figure 3-1. Reset and Discovery Response Waveform**



### 3.1.3 Data Input and Output Bit Frames

Communication with the AT21CS01 is conducted in time intervals referred to as a Bit Frame and last  $t_{\text{BIT}}$  in duration. Each Bit Frame contains a single binary data value. Input Bit Frames are used to transmit data from the Master to the AT21CS01 and can either be a Logic 0 or a Logic 1. An output Bit Frame carries data from the AT21CS01 to the Master. In all input and output cases, the Master initiates the Bit Frame by driving the SI/O line low. Once the AT21CS01 detects the SI/O being driven below the  $V_{\text{IL}}$  level, its internal timing circuits begin to run.

The duration of each Bit Frame is allowed to vary from bit to bit as long as the variation does not cause the  $t_{\text{BIT}}$  length to exceed the specified minimum and maximum values (see [Section 9.4 on page 28](#)). The  $t_{\text{BIT}}$  requirements will vary depending on whether the device is set for Low Speed or High Speed Mode. For more information about setting the speed of the device, refer to [Section 6.6, “Setting the Device Speed” on page 18](#).

### 3.1.3.1 Data Input Bit Frames


A data input Bit Frame can be used by the Master to transmit either a Logic 0 or Logic 1 data bit to the AT21CS01. The input Bit Frame is initiated when the Master drives the SI/O line low. The length of time that the SI/O line is held low will dictate whether the Master is transmitting a Logic 0 or a Logic 1 for that Bit Frame. For a Logic 0 input, the length of time that the SI/O line must be held low is defined as  $t_{\text{LOW0}}$ . Similarly, for a Logic 1 input, the length of time that the SI/O line must be held low is defined as  $t_{\text{LOW1}}$ .

The AT21CS01 will sample the state of the SI/O line after the maximum  $t_{\text{LOW1}}$  but prior to the minimum  $t_{\text{LOW0}}$  after SI/O was driven below the  $V_{\text{IL}}$  threshold to determine if the data input is a Logic 0 or a Logic 1. If the Master is still driving the line low at the sample time, the AT21CS01 will decode that Bit Frame as a Logic 0 as SI/O will be at a voltage less than  $V_{\text{IL}}$ . If the Master has already released the SI/O line, the AT21CS01 will see a voltage level greater than or equal to  $V_{\text{IH}}$  because of the external pull-up resistor, and that Bit Frame will be decoded as a Logic 1. The timing requirements for these parameters can be found in [Section 9.4, “AC Characteristics” on page 28](#).


A Logic 0 condition has multiple uses in the I<sup>2</sup>C emulation sequences. It is used to signify a ‘0’ data bit, and it also is used for an Acknowledge (ACK) response. Additionally, a Logic 1 condition is also used for a No Acknowledge (NACK) response in addition to the nominal ‘1’ data bit.

Below, [Figure 3-2](#) and [Figure 3-3](#) depict the Logic 0 and Logic 1 input Bit Frames.

**Figure 3-2. Logic 0 Input Condition Waveform**



**Figure 3-3. Logic 1 Input Condition Waveform**




### 3.1.3.2 Start / Stop Condition

All transactions to the AT21CS01 begin with a Start condition; therefore, a Start can only be transmitted by the Master to the Slave. Likewise, all transactions are terminated with a Stop condition and thus a Stop condition can only be transmitted by the Master to the Slave.


The Start and Stop conditions require identical biasing of the SI/O line. The Start/Stop condition is created by holding the SI/O line at a voltage of  $V_{PUP}$  for a duration of  $t_{HTSS}$ . Refer to [Section 9.4](#) for timing minimums and maximums.

Figures [Figure 3-4](#) and [Figure 3-5](#) depict the Start and Stop Conditions.

**Figure 3-4. Start Condition Waveform**



**Figure 3-5. Stop Condition Waveform**



### 3.1.3.3 Communication Interruptions

In the event that a protocol sequence is interrupted midstream, this sequence can be resumed at the point of interruption if the elapsed time of inactivity (where SI/O is idle) is less than the maximum  $t_{BIT}$  time. The maximum allowed value will differ if the device is High Speed Mode or Low Speed Mode (see [Section 6.6](#)).

**Caution:** The interruption of protocol must not occur during a write sequence immediately after a Logic 0 “ACK” response when sending data to be written to the device. In this case, the interruption will be interpreted as a Stop condition and will cause an internal write cycle to begin. The device will be busy for  $t_{WR}$  time and will not respond to any commands.

For systems that cannot accurately monitor the location of interrupts, it is recommended to ensure that a minimum interruption time be observed consistent with the longest busy operation of the device ( $t_{WR}$ ). Communicating with the device while it is in an internal write cycle by the Master driving SI/O low could cause the byte(s) being written to become corrupted and must be avoided. The behavior of the device during a write cycle is described in more detail in [Section 6.1](#).

If the sequence is interrupted for longer than the maximum  $t_{BIT}$ , the Master must wait at least the minimum  $t_{HTSS}$  before continuing. By waiting the minimum  $t_{HTSS}$  time, a new Start condition is created and the device is ready to receive a new command. It is recommended that the Master start over and repeat the transaction that was interrupted midstream.


### 3.1.3.4 Data Output Bit Frame

A data output Bit Frame is used when the Master is to receive communication back from the AT21CS01. Data output Bit Frames are used when reading any data out as well as any ACK or NACK responses from the device. Just as in the input Bit Frame, the Master initiates the sequence by driving the SI/O line below the  $V_{IL}$  threshold which engages the AT21CS01's internal timing generation circuit.

Within the output Bit Frame is the critical timing parameter  $t_{RD}$ , which is defined as the amount of time the Master must continue to drive the SI/O line low after crossing the below  $V_{IL}$  threshold to request a data bit back from the AT21CS01. Once the  $t_{RD}$  duration has expired, the Master must release the SI/O line.

If the AT21CS01 is responding with a Logic 0 (for either a '0' data bit or an ACK response), it will begin to pull the SI/O line low concurrently during the  $t_{RD}$  window and continue to hold it low for a duration of  $t_{HLD0}$ , after which it will release the line to be pulled back up to  $V_{PUP}$  (see Figure 3-6). Thus, when the Master samples SI/O within the  $t_{MRS}$  window, it will see a voltage less than  $V_{IL}$  and decode this event as a Logic 0. By definition, the  $t_{HLD0}$  time is longer than the  $t_{MRS}$  time and therefore the Master is guaranteed to sample while the AT21CS01 is still driving the SI/O line low.


**Figure 3-6. Logic 0 Data Output Bit Frame Waveform**



If the AT21CS01 intends to respond with a Logic 1 (for either a '1' data bit or a NACK response), it will not drive the SI/O line low at all. Once the Master releases the SI/O line after the maximum  $t_{RD}$  has elapsed, the line will be pulled up to  $V_{PUP}$ . Thus when the Master samples the SI/O line within the  $t_{MRS}$  window, it will detect a voltage greater than  $V_{IH}$  and decode this event as a Logic 1.

The data output Bit Frame is shown in greater detail below in Figure 3-7.

**Figure 3-7. Logic 1 Data Output Bit Frame Waveform**



Note: AT21CS01 will not drive the SI/O line during a Logic 1 output Bit Frame.

## 4. Device Addressing and I<sup>2</sup>C Protocol Emulation

Accessing the device requires a Start condition followed by an 8-bit Device Address word. The AT21CS01 protocol sequence emulates what would be required for an I<sup>2</sup>C Serial EEPROM, with the exception that the beginning four bits of the device address are used as an opcode for the different commands and actions that the device can perform.

Since multiple Slave devices can reside on the bus, each Slave device must have its own unique address so that the Master can access each device independently. After the 4-bit opcode, the following three bits of the Device Address Byte are comprised of the slave address bits. The three slave address bits are pre-programmed by Atmel prior to shipment and are read-only. Obtaining devices with different slave address bit values is done by a purchasing a specific ordering code. Please refer to [Section 10.](#), “[Ordering Information](#)” on page 30 for explanation of which ordering code corresponds with a specific slave address value.

Following the three slave address bits is a Read/Write select bit where a Logic 1 indicates a Read and a Logic 0 indicates a Write. Upon the successful comparison of the Device Address, the EEPROM will return an ACK (Logic 0). If the 4-bit opcode is invalid or the three bits of slave address do not match what is preprogrammed in the device, the device will not respond on the SI/O line and will return to a standby state.

**Table 4-1. Device Address Byte**

4-bit Opcode				Pre-programmed Slave Address Bits			Read/Write
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Refer to <a href="#">Section 5.</a>				A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	R/W

Following the Device Address Byte, a Memory Address Byte must be transmitted to the device immediately. The Memory Address Byte contains a 7-bit memory array address to specify which location in the EEPROM to start reading or writing. Please refer to [Table 4-2](#) to review these bit positions.


**Table 4-2. Memory Address Byte**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Don't Care	A6	A5	A4	A3	A2	A1	A0

### 4.1 Memory Organization

The AT21CS01 internal memory array is partitioned into two regions. The main 1-Kbit EEPROM is organized as 16 pages of 8 bytes each. The Security Register is 256 bits in length, organized as four pages of 8 bytes each. The lower two pages of the Security Register are read-only and have a factory programmed, 64-bit Serial Number that is unique across all Atmel AT21CS series Serial EEPROMs. The upper two pages of the Security Register are user-programmable and can be subsequently locked (see [Section 6.5](#)).

**Figure 4-1. Memory Architecture Diagram**



## 5. Available Opcodes

Table 5-1 outlines available opcodes for the AT21CS01.

**Table 5-1. Opcodes used by the AT21CS01**

Command	4-bit Opcode	Brief Description of Functionality
EEPROM Access	1010 (Ah)	Read/Write the contents of the main memory array.
Security Register Access	1011 (Bh)	Read/Write the contents of the Security Register.
Lock Security Register	0010 (2h)	Permanently lock the contents of the Security Register.
ROM Zone Register Access	0111 (7h)	Inhibit further modification to a zone of the EEPROM array.
Freeze ROM Zone State	0001 (1h)	Permanently lock the current state of the ROM Zone Registers.
Manufacturer ID Read	1100 (Ch)	Query manufacturer and density of device.
Standard Speed Mode	1101 (Dh)	Switch to standard speed mode operation.
High Speed Mode	1110 (Eh)	Switch to high speed mode operation (power-on default).

### 5.1 EEPROM Access (Opcode Ah)

The opcode Ah is used to read data from and write data to the EEPROM. Please refer to [See Section 7., “Read Operations” on page 19](#) for more details about reading data from the device. For details about writing to the EEPROM, please refer to [Section 6., “Write Operations” on page 14](#).

### 5.2 Security Register Access (Opcode Bh)

The opcode Bh is used to read data from and write data to the Security Register. Please refer to [Section 7.4, “Read Operations in the Security Register” on page 21](#) for more details about reading data from the Security Register. For details about writing to the user-programmable portion of the Security Register, please refer to section [Section 6.4, “Writing to the Security Register” on page 16](#).

### 5.3 Lock Security Register (Opcode 2h)

The opcode 2h is used to permanently lock the user-programmable portion of the Security Register. Please refer to [Section 6.5, “Locking the Security Register” on page 17](#).

### 5.4 ROM Zone Register Access (Opcode 7h)

The AT21CS01 is partitioned into four, 256-bit zones, each of which can be independently and permanently made read-only (ROM). The state of each zone is stored in a configuration register which can be read from or written to using the opcode 7h. The ROM Zone functionality is explained in greater detail in [Section 8., “ROM Zones” on page 23](#).

### 5.5 Freeze ROM Zone State (Opcode 1h)

The opcode 1h is used to permanently freeze the current state of the ROM Zone Registers. Once set, the ROM Zone Registers are read-only; therefore, any zone that is not already read-only cannot be subsequently converted to ROM. Please refer to [Section 8.2.3, “Freeze ROM Zone Registers” on page 25](#) for additional details.

## 5.6 Manufacturer ID Read (Opcode Ch)

Manufacturer identification, device density, and device revision information can be read from the device using the opcode Ch. The full details of the format of the data returned by this command are found in [Section 7.5, “Manufacturer ID Read” on page 22](#).

## 5.7 Standard Speed Mode (Opcode Dh)

The AT21CS01 can be set to Standard Speed Mode or checked to see whether or not it is in Standard Speed Mode with the use of the Dh opcode. Further details are covered in [Section 6.6.1, “Standard Speed Mode” on page 18](#).

## 5.8 High Speed Mode (Opcode Eh)

The AT21CS01 can be set to High Speed Mode or checked to see whether or not it is in High Speed Mode with the use of the Eh opcode. Further details are covered in [Section 6.6.2, “High Speed Mode” on page 18](#).

## 6. Write Operations

All Write operations for the AT21CS01 begin with the Master sending a Start condition, followed by a Device Address Byte (opcode Ah for the EEPROM and opcode Bh for the Security Register) with the R/W bit set to '0' followed by the Memory Address Byte. Next, the data value(s) to be written to the device are sent. Data values must be sent in eight bit increments to the device followed by a Stop condition. If a Stop condition is sent somewhere other than at the byte boundary, the current write operation will be aborted.

The AT21CS01 allows single Byte Writes, partial Page Writes, and full Page Writes.

### 6.1 Device Behavior During Internal Write Cycle

To ensure that the address and data sent to the device for writing are not corrupted while any type of internal write operation is in progress, commands sent to the device are blocked from being recognized until the internal operation is completed. If a write interruption occurs (SI/O pulsed low) and is small enough to not deplete the internal power storage, the device will NACK signaling that the operation is in progress. If an interruption is longer than  $t_{DSCHG}$  then internal write operation will be terminated and may result in data corruption.


### 6.2 Byte Write

The AT21CS01 supports writing of a single 8-bit byte and requires a 7-bit Memory Word address to select which byte to write.

Upon receipt of the proper Device Address Byte (with opcode of Ah) and Memory Address Byte, the EEPROM will send a Logic 0 to signify an ACK. The device will then be ready to receive the data byte. Following receipt of the complete 8-bit data byte, the EEPROM will respond with an ACK. A Stop condition must then occur; however, since a Stop condition is defined as a null Bit Frame with SI/O pulled high, the Master does not need to drive the SI/O line to accomplish this. If a Stop condition is sent at any other time, the Write operation is aborted. After the Stop condition is complete, the EEPROM will enter an internally self-timed write cycle, which will complete within a time of  $t_{WR}$ , while the data is being programmed into the nonvolatile EEPROM. The SI/O pin must be pulled high via the external pull-up resistor during the entire  $t_{WR}$  cycle. After the maximum  $t_{WR}$  time has elapsed, the Master may begin a new bus transaction.

**Warning:** Any attempt to interrupt the internal write cycle by driving the SI/O line low may cause the byte being programmed to be corrupted. Other memory locations within the memory array will not be affected. Note [Section 6.1](#) for the behavior of the device while the write cycle is in progress. If the Master must interrupt a write operation, the SI/O line must be driven low for  $t_{DSCHG}$  as noted in [Section 3.1.2](#).

Figure 6-1. Byte Write



Note: x = Don't care bit in the place of A<sub>7</sub> as this bit falls outside the 1-Kbit addressable range.

## 6.3 Page Write


A Page Write operation allows up to eight bytes to be written in the same write cycle, provided all bytes are in the same row (address bits A6 through A3 are the same) of the memory array. Partial Page Writes of less than eight bytes are allowed.

A Page Write is initiated the same way as a Byte Write, but the Bus Master does not send a Stop condition after the first data byte is clocked in. Instead, after the EEPROM acknowledges receipt of the first data byte, the Bus Master can transmit up to an additional seven data bytes. The EEPROM will respond with an ACK after each data byte is received. Once all data bytes have been sent, the device requires a Stop condition to begin the write cycle. However, since a Stop condition is defined as a null Bit Frame with SI/O pulled high, the Master does not need to drive the SI/O line to accomplish this. If a Stop condition is sent at any other time, the Write operation is aborted. After the Stop condition is complete, the internally self-timed write cycle will begin. The SI/O pin must be pulled high via the external pull-up resistor during the entire  $t_{WR}$  cycle. Thus, in a multi-slave environment, communication to other Single-Wire devices on the bus should not be attempted while any devices are in an internal write cycle.

The lower three bits of the memory address are internally incremented following the receipt of each data byte. The higher order address bits are not incremented, and the device retains the memory page location. Page Write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. When the incremented word address reaches the page boundary, the address counter will “roll over” to the beginning of the same page. Nevertheless, creating a roll over event should be avoided as previously loaded data in the page could become unintentionally altered. After the maximum  $t_{WR}$  time has elapsed, the Master may begin a new bus transaction.

**Warning:** Any attempt to interrupt the internal write cycle by driving the SI/O line low may cause the byte being programmed to be corrupted. Other memory locations within the memory array will not be affected. Note [Section 6.1](#) for the behavior of the device while the write cycle is in progress. If the Master must interrupt a write operation, the SI/O line must be driven low for  $t_{DSCHG}$  as noted in [Section 3.1.2](#).

**Figure 6-2. Page Write**




Note: x = Don't care bit in the place of A7 as this bit falls outside the 1-Kbit addressable range.

## 6.4 Writing to the Security Register

The Security Register supports Bytes Writes, Page Writes, and Partial Page Writes in the upper 16 bytes (upper two pages of eight bytes each) of the region. Page Writes and Partial Page Writes in the Security Register have the same page boundary restrictions and behavior requirements as they do in the EEPROM.

Upon receipt of the proper Device Address Byte (with opcode of Bh specified) and Memory Address Byte, the EEPROM will send a Logic 0 to signify an ACK. The device will then be ready to receive the first data byte. Following receipt of the data byte, the EEPROM will respond with an ACK and the Master can send up to an additional seven bytes if desired. The EEPROM will respond with an ACK after each data byte is successfully received. Once all of the data bytes have been sent, the device requires a Stop condition to begin the write cycle. However, since a Stop condition is defined as a null Bit Frame with SI/O pulled high, the Master does not need to drive the SI/O line to accomplish this. After the Stop condition is complete, the EEPROM will enter an internally self-timed write cycle, which will complete within a time of  $t_{WR}$ , while the data is being programmed into the nonvolatile EEPROM. The SI/O pin must be pulled high via the external pull-up resistor during the entire  $t_{WR}$  cycle. Figure 6-3 is included below as an example of a Byte Write operation in the Security Register.

**Figure 6-3. Byte Write in the Security Register**



Note: x = Don't care values in the place of A7 - A5 as these bits fall outside the addressable range of the Security Register.

**Warning:** Any attempt to interrupt the internal write cycle by driving the SI/O line low may cause the byte being programmed to be corrupted. Other memory locations within the memory array will not be affected. Note Section 6.1 for the behavior of the device while the write cycle is in progress. If the Master must interrupt a write operation, the SI/O line must be driven low for  $t_{DSCHG}$  as noted in Section 3.1.2.

## 6.5 Locking the Security Register


The Lock command is an irreversible sequence that will permanently prevent all future writing to the upper 16 bytes of the Security Register on the AT21CS01. Once the Lock command has been executed, the entire 32 byte Security Register becomes read-only. Once the Security Register has been locked, *it is not possible to unlock it*.

The Lock command protocol emulates a Byte Write operation to the Security Register, however, the opcode 0010b (2h) is required along with the A7 through A4 bits of the Memory Address being set to 0110b (6h). The remaining bits of the Memory Address, as well as the Data Byte are don't care bits. Even though these bits are don't cares, they still must be transmitted to the device. An ACK response to the Memory Address and Data Byte indicates the Security Register is not currently locked. A NACK response indicates the Security Register is already locked. Please refer to [Section 6.5.2](#) for details about determining the Lock status of the Security Register.

The sequence completes with a Stop condition to initiate a self-timed internal write cycle. If a Stop condition is sent at any other time, the Lock operation is aborted. Since a Stop condition is defined as a null Bit Frame with SI/O pulled high, the Master does not need to drive the SI/O line to accomplish this. Upon completion of the write cycle, (taking a time of  $t_{WR}$ ), the Lock operation is complete and the Security Register will become permanently read-only.

**Warning:** Any attempt to drive the SI/O line low during the  $t_{WR}$  time period may cause the Lock operation to not complete successfully, and must be avoided.

Figure 6-4. Lock Command




### 6.5.1 Device Response to a Write Command on a Locked Device

A locked device will respond differently to a write command to the Security Register compared to a device that has not been locked. Writing to the Security Register is accomplished by sending a Start condition followed by a Device Address Byte with the opcode of 1011b (Bh), the appropriate slave address combination, and the Read/Write bit set as a Logic 0. Both a locked device and a device that has not been locked will return an ACK. Next the 8-bit Word Address is sent and again, both devices will return an ACK. However, upon sending the Data Input byte, a device that has already been locked will return a NACK and be immediately ready to accept a new command, whereas a device that has not been locked will return an ACK to the Data Input byte as per normal operation for a write command as described in [Section 6. on page 14](#).

### 6.5.2 Check Lock Command

The Check Lock command follows the same sequence as the Lock command (including 0110b in the A7 through A4 bits of the Memory Address Byte) with the exception that only the Device Address Byte and Memory Address Byte need to be transmitted to the device. An ACK response to the Memory Address Byte indicates that the Lock has not been set while a NACK response indicates that the Lock has been set. If the Lock has already been enabled, it cannot be reversed. The Check Lock command is completed by the Master sending a Stop bit to the device (defined as a null Bit Frame).

Figure 6-5. Check Lock Command



## 6.6 Setting the Device Speed

The AT21CS01 can be set to Standard Speed Mode (15.4kbps max) or High Speed Mode (125kbps max) through a software sequence. Upon executing a Reset and Discovery Response sequence (see [Section 3.1.1](#) on [page 6](#)), the device will default to High Speed Mode.

### 6.6.1 Standard Speed Mode

The device can be set to Standard Speed Mode or checked to see whether or not it is in Standard Speed Mode with the use of the Dh opcode. This transaction only requires eight bits.

To set the device to Standard Speed Mode, the Master must send a Start condition, followed by the Device Address Byte with the opcode of `1101b` (Dh) specified, along with the appropriate slave address combination and the Read/Write bit set to a Logic 0. The device will return an ACK (Logic 0) and will be immediately ready to receive commands for Standard Speed Operation.

To determine if the device is already set to Standard Speed Mode, the Device Address Byte with the opcode of `1101b` (Dh) must be sent to the device, along with the appropriate slave address combination and the Read/Write bit set to a Logic 1. The device will return an ACK (Logic 0) if it was set for Standard Speed Mode. It will return a NACK (Logic 1) if the device was not currently set for Standard Speed Mode.

### 6.6.2 High Speed Mode

The device can be set to High Speed Mode or checked to see whether or not it is in High Speed Mode with the use of the Eh opcode. This transaction only requires eight bits. The power-on default for the device is High Speed Mode.

To set the device to High Speed Mode, the Master must send a Start condition, followed by the Device Address Byte with the opcode of `1110b` (Eh) specified, along the appropriate slave address combination and the Read/Write bit set to a Logic 0. The device will return an ACK (Logic 0) and will be immediately ready to receive commands for High Speed Operation.

To determine if the device is already set to High Speed Mode, the Device Address Byte with the opcode of `1110b` (Eh) specified, must be sent to the device, along with the appropriate slave address combination and the Read/Write bit set to a Logic 1. The device will return an ACK (Logic 0) if it was set for High Speed Mode. It will return a NACK (Logic 1) if the device was not currently set for High Speed Mode.

## 7. Read Operations

Read operations are initiated in a similar way as Write operations with the exception that the Read/Write select bit in the Device Address Byte must be set to a Logic 1. There are multiple Read operations supported by the device:

- Current Address Read within the EEPROM
- Random Read within the EEPROM
- Sequential Read within the EEPROM
- Read from the Security Register
- Manufacturer ID Read

**Warning:** The AT21CS01 contains a single, shared memory address pointer that maintains the address of the next byte in the EEPROM or Security Register to be accessed. For example, if the last byte read or written was memory location 0Dh of the EEPROM, then the address pointer will be pointing to memory location 0Eh of the EEPROM. As such, when changing from a Read in one region to the other, the first read operation in the new region should begin with a Random Read instead of a Current Address Read to ensure the address pointer is set to a known value within the desired region.

If the end of the EEPROM or the Security Register is reached, then the address pointer will “roll over” back to the beginning (address 00h) of that region. The address pointer retains its value between operations as long as the pull-up voltage on the SI/O pin is maintained or as long as the device has not been reset. If the device has been power cycled or reset, then the internal address pointer will default to 00h.

### 7.1 Current Address Read within the EEPROM

The internal address pointer must be pointing to a memory location within the EEPROM in order to perform a Current Address Read from the EEPROM. To initiate the operation, the Master must send a Start condition, followed by the Device Address Byte with the opcode of 1010b (Ah) specified, along with the appropriate slave address combination and the Read/Write bit set to a Logic 1. After the Device Address Byte has been sent, the AT21CS01 will return an ACK (Logic 0).


Following the ACK, the device is ready to output one byte (eight bits) of data. The Master initiates the all bits of data by driving the SI/O line low to start. The AT21CS01 will hold the line low after the Master releases it to indicate a Logic 0. If the data is Logic 1, the AT21CS01 will not hold the SI/O line low at all, causing it to be pulled high by the pull-up resistor once the Master releases it. This sequence repeats for eight bits.

After the Master has read the first data byte and no further data is desired, the Master must return a NACK (Logic 1) response to end the Read operation and return the device to the standby mode. [Figure 7-1](#) depicts this sequence.

If the Master would like the subsequent byte, it would return an ACK (Logic 0) and the device will be ready output the next byte in the memory array. Please refer to [Section 7.3, “Sequential Read within the EEPROM”](#) for details about continuing to read beyond one byte.

**Warning:** If the last operation to the device was an access to the Security Register, then a Random Read should be performed to ensure that the address pointer is set to a known memory location within the EEPROM.


**Figure 7-1. Current Address Read**



## 7.2 Random Read within the EEPROM

A Random Read begins in the same way as a Byte Write operation which will load a new EEPROM memory address into the address pointer. However, instead of sending the Data byte and Stop condition of the Byte Write, a repeated Start condition is sent to the device. This sequence is referred to as a “dummy write”. After the Device Address and Memory Address Bytes of the “dummy write” have been sent, the AT21CS01 will return an ACK response. The Master can then initiate a Current Address Read, beginning with a new Start condition, to read data from the EEPROM. Please refer to [Section 7.1](#) for details on how to perform a Current Address Read.

Figure 7-2. Random Read



## 7.3 Sequential Read within the EEPROM

Sequential Reads start as either a Current Address Read or as a Random Read. However, instead of the Master sending a NACK (Logic 1) response to end a Read operation after a single byte of data has been read, the Master sends an ACK (Logic 0) to instruct the AT21CS01 to output another byte of data. As long as the device receives an ACK from the Master after each byte of data has been output, it will continue to increment the address counter and output the next byte data from the EEPROM. If the end of the EEPROM is reached, then the address pointer will “roll over” back to the beginning (address 00h) of the EEPROM region. To end the Sequential Read operation, the Master must send a NACK response after the device has output a complete byte of data. After the device receives the NACK, it will end the Read operation and return to the standby mode.

**Warning:** If the last operation to the device accessed the Security Register, then a Random Read should be performed to ensure that the address pointer is set to a known memory location within the EEPROM.

Figure 7-3. Sequential Read from a Current Address Read





Figure 7-4. Sequential Read from a Random Read



## 7.4 Read Operations in the Security Register

The Security Register can be read by using either a Random Read or a Sequential Read operation. Due to the fact that the EEPROM and Security Register share a single address pointer register, a “dummy write” must be performed to correctly set the address pointer in the Security Register. This is why a Random Read or Sequential Read must be used as these sequences include a “dummy write.” Bits A7 through A5 are don't care bits as these fall outside the addressable range of the Security Register. Current Address Reads of the Security Register are not supported.

In order to read the Security Register, the Device Address Byte must be specified with the opcode 1011b (Bh) instead of the opcode 1010b (Ah). The Security Register can be read to read the 64-bit Serial Number or the remaining user-programmable data.

### 7.4.1 Serial Number Read

The lower eight bytes of the Security Register contain a factory programmed, guaranteed unique, 64-bit Serial Number. In order to guarantee a unique value, the entire 64-bit Serial Number must be read starting at Security Register address location 00h. Therefore, it is recommended that a Sequential Read started with a Random Read operation be used, ensuring that the Random Read sequence uses a Device Address Byte with opcode 1011b (Bh) specified in addition to the Memory Address Byte being set to 00h.


The first byte read out of the 64-bit Serial Number is the Product Identifier (A0h). Following the Product Identifier, a 48-bit unique number is contained in bytes 1 through 6. The last byte of the serial number contains a cyclic redundancy check (CRC) of the other 56 bits. The CRC is generated using the polynomial  $X^8 + X^5 + X^4 + 1$ . The structure of the 64-bit Serial Number is depicted in [Table 7-1](#).

**Table 7-1. 64-bit Factory Programmed Serial Number Organization**

Byte 7	Byte 6	Byte 5	Byte 4	Byte 3	Byte 2	Byte 1	Byte 0
8-bit CRC Value	48-bit Unique Number						8-bit Product Identifier (A0h)

After all eight bytes of the Serial Number have been read, the Master can return a NACK (Logic 1) response to end the Read operation and return the device to the standby mode. If the Master sends an ACK (Logic 0) instead of a NACK, then the next byte (address location 08h) in the Security Register will be output. If the end of the Security Register is reached, then the address pointer will “roll over” back to the beginning (address location 00h) of the Security Register.

**Figure 7-5. Serial Number Read**



## 7.5 Manufacturer ID Read

The AT21CS01 offers the ability to query the device for manufacturer, density, and revision information. By using a specific opcode and following the format of a Current Address Read, the device will return a 24-bit value that corresponds with the I<sup>2</sup>C identifier value reserved for Atmel, along with further data to signify a 1-Kbit density and the device revision.

To read the Manufacturer ID data, the Master must send a Start condition, followed by the Device Address Byte with the opcode of 1100b (Ch) specified, along the appropriate slave address combination and the Read/Write bit set to a Logic 1. After the Device Address Byte has been sent, the AT21CS01 will return an ACK (Logic 0). If the Read/Write bit is set to a Logic 0 to indicate a write, the device will NACK (Logic 1) since the Manufacturer ID data is read-only.

After the device has returned an ACK, it will then send the first byte of Manufacturer ID data which contains the eight most significant bits (D23 — D16) of the 24-bit data value. The Master can then return an ACK (Logic 0) to indicate it successfully received the data, upon which the device will send the second byte (D15 — D8) of Manufacturer ID data. The process repeats until all three bytes have been read out and the Master sends a NACK (Logic 1) to complete the sequence. Figure 7-6 depicts this sequence below. If the Master ACKs (Logic 0) the third byte, the internal pointer will roll over back to the first byte of Manufacturer ID data.

**Figure 7-6. Manufacturer ID Read**




Table 7-2 below provides the format of the Manufacturer ID data.

**Table 7-2. Manufacturer ID Data Format**

Data Type	Field Width	Bit Position within 24-bit value	AT21CS01 Response		
			Binary Value	Hex Value	Indication
Manufacturer	12 bits	D23 — D12	0000-0000-1101	00Dh	Reserved Value for Atmel
Device Density	9 bits	D11 — D3	0010-0000-0	200h	Single-Wire, 1Kb
Device Revision	3 bits	D2 — D0	000		Revision 1

The Manufacturer Identifier portion of the ID is returned in the 12 most significant bits of the three bytes read out. The value reserved for Atmel is 0000-0000-1101b (00Dh). Therefore, the first byte read out by the device will be 00h. The upper nibble of the second byte read out is Dh.

The least significant 12 bits of the 24-bit ID is comprised of an Atmel defined value that indicates the device density and revision. Bits D11 through D3 indicate the device density and bits D2 through D0 indicate the device revision. The output is shown more specifically in Table 7-2.

The overall 24-bit value returned by the AT21CS01 is 00D200h.

## 8. ROM Zones

### 8.1 ROM Zone Size and ROM Zone Registers

Certain applications require that portions of the EEPROM memory array be permanently protected against malicious attempts at altering program code, data modules, security information, or encryption/decryption algorithms, keys, and routines. To address these applications, the memory array is segmented into four different memory zones of 256 bits each. A ROM Zone mechanism has been incorporated that allows any combination of individual memory zones to be permanently locked so that they become read-only (ROM). Once a memory zone has been converted to ROM, it can never be erased or programmed again, and it can never be unlocked from the ROM state. [Table 8-2](#) shows the address range of each of the four memory zones.

#### 8.1.1 ROM Zone Registers

Each 256-bit memory zone has a corresponding single-bit ROM Zone Register that is used to control the ROM status of that zone. These registers are nonvolatile and will retain their state even after a device power cycle or reset operation. The following table outlines the two states of the ROM Zone Registers. Each ROM Zone Register has specific ROM Zone Register Address that is reserved for read or write access.

**Table 8-1. ROM Zone Register Values**

Value	ROM Zone Status
0	ROM Zone is not enabled and that memory zone can be programmed and erased (the default state).
1	ROM Zone is enabled and that memory zone can never be programmed or erased again.

Issuing the ROM Zone command to a particular ROM Zone Register Address will set the corresponding ROM Zone Register to the Logic 1 state. Each ROM Zone Register can only be set once; therefore, once set to the Logic 1 state, a ROM Zone cannot be reset back to the Logic 0 state.

**Table 8-2. ROM Zone Address Ranges**

Memory Zone	Starting Memory Address	Ending Memory Address	ROM Zone Register Address
0	0h	1Fh	01h
1	20h	3Fh	02h
2	40h	5Fh	04h
3	60h	7Fh	08h

## 8.2 Programming and Reading the ROM Zone Registers

### 8.2.1 Reading the status of a ROM Zone Register

To check the current status of a ROM Zone Register, the Master must emulate a Random Read sequence with the exception that the opcode `0111b` (7h) will be used. The dummy write portion of the Random Read sequence is needed to specify which ROM Zone Register address is to be read.

This sequence begins by the Master sending a Start condition, followed by a Device Address Byte with the opcode of 7h in the four most significant bits, along with the appropriate slave address combination and the Read/Write bit set to a Logic 0. The AT21CS01 will respond with an ACK. Next, the ROM Zone Register address intended to be read is transmitted to the device, and the device will ACK this byte as well. Then an additional Start condition is sent to the device with the same Device Address Byte as before, but now with the Read/Write bit set to a Logic 1, to which the device will return an ACK.


Following this Device Address Byte is an 8-bit ROM Zone Register Address byte. The four most significant bits are not used and are therefore don't care bits. The address sent to the device must match one of the ROM Zone Register Addresses specified in [Table 8-2](#). After the ROM Zone Register Address has been sent, the AT21CS01 will return an ACK (Logic 0).

After the AT21CS01 has sent the ACK, the device will output either 00h or FFh data byte. A 00h data byte indicates that the ROM Zone Register is zero, meaning the zone has not been set as ROM. If the device outputs FFh data, then the memory zone has been set to ROM and cannot be altered.

**Table 8-3. Read ROM Zone Register – Output Data**

Output Data	ROM Zone Register Value
00h	ROM Zone Register value is zero (zone is not set as ROM).
FFh	ROM Zone Register value is one (zone is permanently set as ROM).

**Figure 8-1. Reading the State of a ROM Zone Register**



### 8.2.2 Writing to a ROM Zone Register


A ROM Zone Register can only be written to a Logic 1 which will set the corresponding memory zone to a ROM state. Once a ROM Zone Register has been written, it can never be altered again.

To write to a ROM Zone Register, the Master must send a Start condition, followed by the Device Address Byte with the opcode of `0111b` (7h) specified, along with the appropriate slave address combination and the Read/Write bit set to a Logic 0. The device will return an ACK. After the Device Address Byte has been sent, the AT21CS01 will return an ACK.

Following the Device Address Byte is an 8-bit ROM Zone Register Address byte. The address sent to the device must match one of the ROM Zone Register Addresses specified in [Table 8-2](#). After the ROM Zone Register Address has been sent, the AT21CS01 will return an ACK.

After the AT21CS01 has sent the ACK, the Master must send an FFh data byte in order to set the appropriate ROM Zone Register to the Logic 1 state. The device will then return an ACK and, after a Stop condition is executed, the device will enter a self-time internal write cycle, lasting  $t_{WR}$ . If a Stop condition is sent at any other point in the sequence, the write operation to the ROM Zone Register is aborted. The device will not respond till any commands until the  $t_{WR}$  time has completed. This sequence is depicted in [Figure 8-2](#).

**Figure 8-2. Writing to a ROM Zone Register**



**Warning:** Any attempt to interrupt the internal write cycle by driving the SI/O line low may cause the register being programmed to become corrupted. Note [Section 6.1](#) for the behavior of the device while a write cycle is in progress. If the Master must interrupt a write operation, the SI/O line must be driven low for  $t_{DSCHG}$  as noted in [Section 3.1.2](#).

### 8.2.3 Freeze ROM Zone Registers


The current ROM Zone state can be frozen so that no further modifications to the ROM Zone Registers can be made. Once frozen, this event cannot be reversed.

To freeze the state of the ROM Zone Registers, the Master must send a Start condition, followed by the Device Address Byte with the opcode of 0001b (1h) specified, along with the appropriate slave address combination and the Read/Write bit set to a Logic 0. The device will return either an ACK (Logic 0) response if the ROM Zone Registers have not been previously frozen or a NACK (Logic 1) response if the registers have already been frozen.

If the AT21CS01 returns an ACK, the Master must send a fixed arbitrary address byte value of 55h, to which the device will return an ACK (Logic 0). Following the 55h Address byte, a Data byte of AAh must be sent by the Master. The device will ACK after the AAh data byte. If an Address byte other than 55h or a Data byte other than AAh is sent, the device will NACK (Logic 1) and the freeze operation will not be performed.

To complete the Freeze ROM Zone Register sequence, a Stop condition is required. If a Stop condition is sent at any other point in this sequence, the operation is aborted. Since a Stop condition is defined as a null Bit Frame with SI/O pulled high, the Master does not need to drive the SI/O line to accomplish this. After the Stop condition is complete, the internally self-timed write cycle will begin. The SI/O pin must be pulled high via the external pull-up resistor during the entire  $t_{WR}$  cycle.

**Figure 8-3. Freezing the ROM Zone Registers**



**Warning:** Any attempt to drive the SI/O line low during the  $t_{WR}$  time period may cause the Freeze operation to not complete successfully, and must be avoided.

### 8.3 Device Response to a Write Command Within an Enabled ROM Zone

The AT21CS01 will respond differently to a write command in a memory zone that has been set to ROM compared to write command in a memory zone that has not been set to ROM. Writing to the EEPROM is accomplished by sending a Start condition followed by a Device Address Byte with the opcode of  $1010b$  (Ah), the appropriate slave address combination, and the Read/Write bit set as a Logic 0. Since a memory address has not been input at this point in the sequence, the device returns an ACK. Next, the 8-bit Word Address is sent which will result in an ACK from the device, regardless if that address is in a memory zone that has been set to ROM. However, upon sending the Data Input byte, a write command to an address that was in a memory zone that was set to ROM will result in a NACK response from the AT21CS01 and the device will be immediately ready to accept a new command. If the address being written was in a memory zone that had not been set to ROM, the device will return an ACK to the Data Input byte as per normal operation for write operations as described in [Section 6. on page 14](#).

## 9. Electrical Specifications

### 9.1 Absolute Maximum Ratings

Temperature under Bias . . . . .	-55°C to +125°C
Storage Temperature . . . . .	-65°C to +150°C
Voltage on any pin with respect to ground . . . . .	-0.6V to $V_{PUP} + 0.5V$
DC Output Current . . . . .	5.0mA

Functional operation at the “Absolute Maximum Ratings” or any other conditions beyond those indicated in [Section 9.2](#) is not implied or guaranteed. Stresses beyond those listed under “Absolute Maximum Ratings” and/or exposure to the “Absolute Maximum Ratings” for extended periods may affect device reliability and cause permanent damage to the device.

The voltage extremes referenced in the “Absolute Maximum Ratings” are intended to accommodate short duration undershoot/overshoot pulses that the device may be subjected to during the course of normal operation and does not imply or guarantee functional device operation at these levels for any extended period of time.

### 9.2 DC and AC Operating Range

**Table 9-1. DC and AC Operating Range**

		AT21CS01
Operating Temperature (Case)	Industrial Temperature Range	-40°C to +85°C
$V_{PUP}$ Voltage tied to SI/O	Low Voltage Grade	1.7V to 3.6V

### 9.3 DC Characteristics

**Table 9-2. DC Characteristics**

Parameters are applicable over the operating range in [Section 9.2](#), unless otherwise noted.

Symbol	Parameter	Test Condition		Min	Typical <sup>(1)</sup>	Max	Units
$V_{PUP}$	Pull-up Voltage	High Speed Mode		1.7		3.6	V
		Standard Speed Mode		2.7		3.6	V
$R_{PUP}$	Pull-up Resistance	$V_{PUP} = 1.7V$		130		200	$\Omega$
		$V_{PUP} = 2.7V$		0.2		1.8	k $\Omega$
		$V_{PUP} = 3.6V$		0.33		4	k $\Omega$
$I_{A1}$	Active Current, Read	$V_{PUP} = 3.6V$	SI/O = $V_{PUP}$	—	0.08	0.3	mA
$I_{A2}$	Active Current, Write	$V_{PUP} = 3.6V$		—	0.20	0.5	mA
$I_{SB}$	Standby Current	$V_{PUP} = 1.8V^{(2)}$	SI/O = $V_{PUP}$	—	0.6	1.5	$\mu A$
		$V_{PUP} = 3.6V$		—	0.7	2.5	$\mu A$
$V_{IL}$	Input Low Level <sup>(2)(3)</sup>			-0.6		0.5	V
$V_{IH}$	Input High Level <sup>(2)(3)</sup>			$V_{PUP} \times 0.7$		$V_{PUP} + 0.5$	V
$V_{HYS}$	SI/O Hysteresis <sup>(2)(3)(4)</sup>			0.128		1.17	V
$V_{OL}$	Output Low Level	$I_{OL} = 4mA$		0		0.4	V
$C_{BUS}$	Bus Capacitance			—		1000	pF

- Notes:
1. Typical values characterized at  $T_A = +25^\circ C$  unless otherwise noted.
  2. This parameter is characterized but is not 100% tested in production.
  3.  $V_{IH}$ ,  $V_{IL}$ , and  $V_{HYS}$  are a function of the internal supply voltage, which is a function of  $V_{PUP}$ ,  $R_{PUP}$ ,  $C_{BUS}$ , and timing used. Use of a lower  $V_{PUP}$ , higher  $R_{PUP}$ , higher  $C_{BUS}$ , and shorter  $t_{RCV}$  creates lower  $V_{IH}$ ,  $V_{IL}$  and  $V_{HYS}$  values.
  4. Once  $V_{IH}$  is crossed on a rising edge of SI/O, the voltage on SI/O must drop at least by  $V_{HYS}$  to be detected as a Logic 0.

## 9.4 AC Characteristics

### 9.4.1 Reset and Discovery Response Timing

**Table 9-3. Reset and Discovery Response Timing**

Parameters applicable over operating range in [Section 9.2](#), unless otherwise noted. Test conditions shown in [Note 3](#).

Symbol	Parameter and Condition	Standard Speed <sup>(1)</sup>		High Speed		Units
		Min	Max	Min	Max	
$t_{\text{RESET}}$	Reset Low Time, Device in Inactive State	480	—	48	—	$\mu\text{s}$
$t_{\text{DSCHG}}$	Discharge Low Time, Device in Active Write Cycle ( $t_{\text{WR}}$ )	150	—	150	—	$\mu\text{s}$
$t_{\text{RRT}}$	Reset Recovery time	N/A	N/A	8	—	$\mu\text{s}$
$t_{\text{DRR}}$	Discovery Response Request	N/A	N/A	1	$2 - t_{\text{PUP}}^{(2)}$	$\mu\text{s}$
$t_{\text{DACK}}$	Discovery Response Acknowledge Time	N/A	N/A	8	24	$\mu\text{s}$
$t_{\text{MSDR}}$	Master Strobe Discovery Response Time	N/A	N/A	2	6	$\mu\text{s}$
$t_{\text{HTSS}}$	SI/O High Time for Start / Stop Condition	N/A	N/A	150	—	$\mu\text{s}$

- Notes:
1. Due to the fact that the device will default to High Speed mode upon reset, the Reset and Discovery Response Timing after  $t_{\text{RESET}}$  does not apply for Standard Speed Mode. High Speed Mode timing applies in all cases after  $t_{\text{RESET}}$ .
  2.  $t_{\text{PUP}}$  is the time required once the SI/O line is released to be pulled up from  $V_{\text{IL}}$  to  $V_{\text{IH}}$ . This value is application specific and is a function of the loading capacitance on the SI/O line as well as the  $R_{\text{PUP}}$  chosen. Limits for these values are provided in [Section 9.3](#).
  3. AC measurement conditions for the table above:
    - Loading capacitance on SI/O: 100pF
    - $R_{\text{PUP}}$  (bus line pull-up resistor to  $V_{\text{PUP}}$ ): 1k $\Omega$ ;  $V_{\text{PUP}}$ : 2.7V

### 9.4.2 Data Communication Timing

**Table 9-4. Data Communication Timing**

Parameters applicable over operating range in [Section 9.2](#), unless otherwise noted. Test conditions shown in [Note 1](#).

Symbol	Parameter and Condition	Frame Type	Standard Speed		High Speed		Units
			Min	Max	Min	Max	
$t_{\text{BIT}}$	Bit Frame Duration	Input and Output Bit Frame	40	100	$t_{\text{LOW0}} + t_{\text{PUP}}^{(2)} + t_{\text{RCV}}$	25	$\mu\text{s}$
$t_{\text{HTSS}}$	SI/O High Time for Start / Stop Condition	Input Bit Frame	600	—	150	—	$\mu\text{s}$
$t_{\text{LOW0}}$	SI/O Low Time, Logic 0 Condition	Input Bit Frame	24	64	6	16	$\mu\text{s}$
$t_{\text{LOW1}}$	SI/O Low Time, Logic 1 Condition	Input Bit Frame	4	8	1	2	$\mu\text{s}$
$t_{\text{RD}}$	Master SI/O Low Time During Read	Output Bit Frame	4	$8 - t_{\text{PUP}}^{(2)}$	1	$2 - t_{\text{PUP}}^{(2)}$	$\mu\text{s}$
$t_{\text{MRS}}$	Master Read Strobe Time	Output Bit Frame	$t_{\text{RD}} + t_{\text{PUP}}^{(2)}$	8	$t_{\text{RD}} + t_{\text{PUP}}^{(2)}$	2	$\mu\text{s}$
$t_{\text{HLD0}}$	Data Output Hold Time (Logic 0)	Output Bit Frame	8	24	2	6	$\mu\text{s}$
$t_{\text{RCV}}$	Slave Recovery Time	Input and Output Bit Frame	8	—	$2^{(3)}$	—	$\mu\text{s}$
$t_{\text{NOISE}}$	Noise filtering capability on SI/O	Input Bit Frame	0.5	—	—	—	$\mu\text{s}$

- Notes:
1. AC measurement conditions for the table above:
    - Loading capacitance on SI/O: 100pF
    - $R_{\text{PUP}}$  (bus line pull-up resistor to  $V_{\text{PUP}}$ ): 1k $\Omega$ ;  $V_{\text{PUP}}$ : 2.7V
  2.  $t_{\text{PUP}}$  is the time required once the SI/O line is released to be pulled up from  $V_{\text{IL}}$  to  $V_{\text{IH}}$ . This value is application specific and is a function of the loading capacitance on the SI/O line as well as the  $R_{\text{PUP}}$  chosen. Limits for these values are provided in [Section 9.3](#).
  3. The system designer must select a combination of  $R_{\text{PUP}}$ ,  $C_{\text{BUS}}$ , and  $t_{\text{BIT}}$  such that the minimum  $t_{\text{RCV}}$  is satisfied. The relationship of  $t_{\text{RCV}}$  within the bit frame can be expressed by the following formula:  $t_{\text{BIT}} = t_{\text{LOW0}} + t_{\text{PUP}} + t_{\text{RCV}}$ .

## 9.5 EEPROM Cell Performance Characteristics

Operation	Test Condition	Min	Max	Units
Write Cycle Time ( $t_{WR}$ )	$T_A = 25^\circ\text{C}$ , $V_{PUP}(\text{min}) < V_{PUP} < V_{PUP}(\text{max})$ Byte or Page Write Mode	—	5	ms
Write Endurance <sup>(1)</sup>	$T_A = 25^\circ\text{C}$ , $V_{PUP}(\text{min}) < V_{PUP} < V_{PUP}(\text{max})$ Byte or Page Write Mode	1,000,000	—	Write Cycles
Data Retention <sup>(2)</sup>	$T_A = 55^\circ\text{C}$ , $V_{PUP}(\text{min}) < V_{PUP} < V_{PUP}(\text{max})$	100	—	Years


Notes: 1. Write endurance performance is determined through characterization and the qualification process.  
2. The data retention capability is determined through qualification and checked on each device in production.

## 9.6 Device Default Condition from Atmel

The AT21CS01 is delivered with the EEPROM array set to Logic 1 state resulting in FFh data in all locations.

## 10. Ordering Information

### 10.1 Ordering Code Detail



## 10.2 Ordering Code Information

Atmel Ordering Code	Lead Finish	Package	Delivery Information		Operation Range
			Form	Quantity	
AT21CS01-SSHMM##-T	NiPdAu (Lead-free/Halogen-free)	8S1	Tape and Reel	4,000 per Reel	Industrial Temperature (-40°C to 85°C)
AT21CS01-SSHMM##-B			Bulk (Tubes)	100 per Tube	
AT21CS01-STUM##-T	Matte Tin (Lead-free/Halogen-free)	3TS1	Tape and Reel	5,000 per Reel	
AT21CS01-UUM0B-T <sup>(1)</sup>	SnAgCu (Lead-free/Halogen-free)	4U-6	Tape and Reel	5,000 per Reel	
AT21CS01-WWU11M <sup>(2)</sup>	N/A	Wafer Sale	Note 2		

Notes: 1. WLCSP Package

- This device includes a backside coating to increase product robustness.
- **CAUTION:** Exposure to ultraviolet (UV) light can degrade the data stored in EEPROM cells. Therefore, customers who use a WLCSP product must ensure that exposure to ultraviolet light does **not** occur.

2. For wafer sales, please contact Atmel Sales.

Package Type	
8S1	8-lead, 0.15" wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)
3TS1	3-lead, 1.30mm body, Plastic Thin Shrink Small Outline Package (SOT23)
4U-6	4-ball, 2 x 2 Grid Array, 0.4mm minimum pitch, Wafer Level Chip Scale Package (WLCSP)

## 11. Part Markings

### AT21CS01: Package Marking Information

8-lead SOIC	3-lead SOT-23	4-ball WLCSP

Note 1: ● designates pin 1

Note 2: Package drawings are not to scale


Catalog Number Truncation				
AT21CS01		Truncation Code ###: K1		
Date Codes				Slave Address
Y = Year		M = Month	WW = Work Week of Assembly	% = Slave Address
4: 2014	8: 2018	A: January	02: Week 2	A: Address 000 E: Address 100
5: 2015	9: 2019	B: February	04: Week 4	B: Address 001 F: Address 101
6: 2016	0: 2020	...	...	C: Address 010 G: Address 110
7: 2017	1: 2021	L: December	52: Week 52	D: Address 011 H: Address 111
Country of Assembly		Lot Number		Grade/Lead Finish Material
@ = Country of Assembly		AAA...A = Atmel Wafer Lot Number		H: Industrial/NiPdAu
Voltage & = Voltage				
M: 1.7V min				
Trace Code				Atmel Truncation
XX = Trace Code (Atmel Lot Numbers Correspond to Code) Example: AA, AB.... YZ, ZZ				AT: Atmel ATM: Atmel ATML: Atmel

10/30/14


<p>Package Mark Contact: DL-CSO-Assy_eng@atmel.com</p>	<b>TITLE</b>  <b>AT21CS01SM, AT21CS01 Package Marking Information</b>	<b>DRAWING NO.</b>  21CS01SM	<b>REV.</b>  B
--	---	------------------------------------	----------------------

## 12. Packaging Information


### 12.1 8S1 — 8-lead SOIC




## 12.2 3ST1 — 3-lead SOT23



Top View



End View



Side View

- Notes:
1. Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.25mm per end. Dimension E1 does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25mm per side.
  2. The package top may be smaller than the package bottom. Dimensions D and E1 are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body.
  3. These dimensions apply to the flat section of the lead between 0.08 mm and 0.15mm from the lead tip.

COMMON DIMENSIONS  
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	0.89	-	1.12	
A1	0.01	-	0.10	
A2	0.88	-	1.02	
D	2.80	2.90	3.04	1,2
E	2.10	-	2.64	
E1	1.20	1.30	1.40	1,2
L1	0.54 REF			
e1	1.90 BSC			
b	0.30	-	0.50	3

This drawing is for general information only. Refer to JEDEC Drawing TO-236, Variation AB for additional information.

12/11/09



Package Drawing Contact:  
packagedrawings@atmel.com

### TITLE


**3TS1, 3-lead, 1.30mm Body, Plastic Thin**  
Shrink Small Outline Package (Shrink SOT)

GPC  
TBG

DRAWING NO.  
3TS1

REV.  
B

12.3 4U-6 — 4-ball WLCSP



## 13. Revision History

Doc. No.	Date	Comments
8903A	08/2015	Initial document release.



# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Microchip:

[AT21CS01-SSHM14-T](#) [AT21CS01-STUM10-T](#) [AT21CS01-SSHM16-T](#) [AT21CS01-MSHMHU-T](#) [AT21CS01-STUM13-T](#) [AT21CS01-SSHM17-T](#) [AT21CS01-STUM12-T](#) [AT21CS01-STUM14-T](#) [AT21CS01-SSHM10-T](#) [AT21CS01-SSHM11-T](#) [AT21CS01-SSHM15-T](#) [AT21CS01-STUM16-T](#) [AT21CS01-STUM11-T](#) [AT21CS01-STUM15-T](#) [AT21CS01-SSHM10-B](#) [AT21CS01-STUM17-T](#) [AT21CS01-SSHM12-T](#) [AT21CS01-UUM0B-T](#) [AT21CS01-SSHM13-T](#) [AT21CS01-MSHM10-T](#)