# 32/64-Kbit SPI Serial EEPROM, Industrial Grade

AT25320B/AT25640B



## Features

- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 (0,0) and 3 (1,1):
  - Data sheet describes mode 0 operation
- Low-Voltage and Standard-Voltage Operation:
  - $1.8V (V_{CC} = 1.8V \text{ to } 5.5V)$
- Industrial Temperature Range: -40°C to +85°C
- 20 MHz Clock Rate (5V)
- 32-Byte Page Mode
- Block Write Protection:
  - Protect 1/4, 1/2 or entire array
- Write-Protect (WP) Pin and Write Disable Instructions for Both Hardware and Software Data Protection
- Self-Timed Write Cycle within 5 ms Maximum
- High Reliability:
  - Endurance: 1,000,000 write cycles
  - Data retention: 100 years
- RoHS Compliant Package Options
- Die Sale Options: Wafer Form and Bumped Wafers

## Packages


• 8-Lead SOIC, 8-Lead TSSOP, 8-Pad UDFN and 8-Ball VFBGA

# **Table of Contents**

Fea	tures	1
Pac	kages	1
1.	Package Types (not to scale)	3
2.	Pin Description	4
	<ul> <li>2.1. Chip Select (CS)</li></ul>	4 4 4 5 5
3.	Description	
4.	<ul> <li>Electrical Characteristics.</li> <li>4.1. Absolute Maximum Ratings.</li> <li>4.2. DC and AC Operating Range.</li> <li>4.3. DC Characteristics.</li> <li>4.4. AC Characteristics.</li> <li>4.5. Electrical Specifications.</li> </ul>	7 7 7 8
5.	Serial Interface Description	.11
6.	Functional Description	.12
7.	Timing Diagrams	15
8.	Packaging Information 8.1. Package Marking Information	
9.	Revision History	29
Mic	The Microchip Website Product Change Notification Service Customer Support Product Identification System Microchip Devices Code Protection Feature Legal Notice Trademarks	30 30 .30 31 .31 .32 .32
	Quality Management System Worldwide Sales and Service	



# 1. Package Types (not to scale)



Note 1: The exposed pad on UDFN packages can be connected to Vss or left floating.



## 2. Pin Description

The descriptions of the pins are listed in Table 2-1.

Name	8-Lead SOIC	8-Lead TSSOP	8-Pad UDFN <sup>(1)</sup>	8-Ball VFBGA	Function
<u>CS</u>	1	1	1	1	Chip Select
SO	2	2	2	2	Serial Data Output
WP <sup>(2)</sup>	3	3	3	3	Write-Protect
GND	4	4	4	4	Ground
SI	5	5	5	5	Serial Data Input
SCK	6	6	6	6	Serial Data Clock
HOLD <sup>(2)</sup>	7	7	7	7	Suspends Serial Input
V <sub>CC</sub>	8	8	8	8	Device Power Supply

### Table 2-1. Pin Function Table

## Notes:

- 1. The exposed pad on this package can be connected to GND or left floating.
- 2. The Write-Protect (WP) and Hold (HOLD) pins should be driven high or low as appropriate.

## 2.1 Chip Select (CS)

The AT25320B/AT25640B is selected when the Chip Select ( $\overline{CS}$ ) pin is low. When the device is not selected, data will not be accepted via the Serial Data Input (SI) pin, and the Serial Output (SO) pin will remain in a high-impedance state.

To ensure robust operation, the  $\overline{CS}$  pin should follow V<sub>CC</sub> upon power-up. It is, therefore, recommended to connect  $\overline{CS}$  to V<sub>CC</sub> using a pull-up resistor (less than or equal to 10 k $\Omega$ ). After power-up, a low level on  $\overline{CS}$  is required prior to any sequence being initiated.

## 2.2 Serial Data Output (SO)

The Serial Data Output (SO) pin is used to transfer data out of the AT25320B/AT25640B. During a read sequence, data are shifted out on this pin after the falling edge of the Serial Data Clock (SCK).

## 2.3 Write-Protect (WP)

The Write-Protect ( $\overline{WP}$ ) pin will allow normal read/write operations when held high. When the  $\overline{WP}$  pin is brought low and the WPEN bit is set to a logic '1', all write operations to the STATUS register are inhibited.  $\overline{WP}$  going low while  $\overline{CS}$  is still low will interrupt a write operation to the STATUS register. If the internal write cycle has already been initiated,  $\overline{WP}$  going low will have no effect on any write operation to the STATUS register. The  $\overline{WP}$  pin function is blocked when the WPEN bit in the STATUS register is set to a logic '0'. This will allow the user to install the AT25320B/AT25640B in a system with the  $\overline{WP}$  pin tied to ground and still be able to write to the STATUS register. All  $\overline{WP}$  pin functions are enabled when the WPEN bit is set to a logic '1'.

## 2.4 Ground (GND)

The ground reference for the Device Power Supply ( $V_{CC}$ ). The Ground (GND) pin should be connected to the system ground.

## 2.5 Serial Data Input (SI)

The Serial Data Input (SI) pin is used to transfer data into the device. It receives instructions, addresses and data. Data are latched on the rising edge of the Serial Data Clock (SCK).



## 2.6 Serial Data Clock (SCK)

The Serial Data Clock (SCK) pin is used to synchronize the communication between a host and the AT25320B/AT25640B. Instructions, addresses or data present on the Serial Data Input (SI) pin are latched in on the rising edge of SCK, while output on the Serial Data Output (SO) pin is clocked out on the falling edge of SCK.

## 2.7 Suspends Serial Input (HOLD)

The HOLD pin is used in conjunction with the CS pin to pause the AT25320B/AT25640B. When the device is selected and a serial sequence is underway, HOLD can be used to pause the serial communication with the host device without resetting the serial sequence. To pause, the HOLD pin must be brought low while the SCK pin is low. To resume serial communication, the HOLD pin is brought high while the SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be ignored while the SO pin is in the high-impedance state.

## 2.8 Device Power Supply (V<sub>CC</sub>)

The Device Power Supply ( $V_{CC}$ ) pin is used to supply the source voltage to the device. Operations at invalid  $V_{CC}$  voltages may produce spurious results and should not be attempted.




## 3. Description

The AT25320B/AT25640B provides 32,768/65,536 bits of Serial Electrically Erasable Programmable Read-Only Memory (EEPROM) organized as 4,096/8,192 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential.

The AT25320B/AT25640B is enabled through the Chip Select ( $\overline{CS}$ ) pin and accessed via a three-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO) and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate erase cycle is required before write.

Block write protection is enabled by programming the STATUS register with one of four blocks of write protection. Separate Program Enable and Program Disable instructions are provided for additional data protection. Hardware data protection is provided via the WP pin to protect against inadvertent write attempts to the STATUS register. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence.



## 3.1 Block Diagram



## 4. Electrical Characteristics

## 4.1 Absolute Maximum Ratings

Temperature under bias	-55°C to +125°C
Storage temperature	-65°C to +150°C
V <sub>cc</sub>	6.25V
Voltage on any pin with respect to ground	-1.0V to +7.0V
DC output current	5.0 mA
ESD protection	2 kV

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 4.2 DC and AC Operating Range

Table 4-1. DC and AC Operating Range

AT25320B/AT25640B		
Operating Temperature (Case)	Industrial Temperature Range	-40°C to +85°C
V <sub>CC</sub> Power Supply	Low-Voltage Grade	1.8V to 5.5V

## 4.3 DC Characteristics

#### Table 4-2. DC Characteristics (1)

Parameter	Symbol	Minimum	Maximum	Units	Conditions		
Supply Voltage	V <sub>CC1</sub>	1.8	5.5	V			
Supply Voltage	V <sub>CC2</sub>	2.5	5.5	V			
Supply Voltage	V <sub>CC3</sub>	4.5	5.5	V			
Supply Current	I <sub>CC1</sub>	_	10.0	mA	V <sub>CC</sub> = 5.0V at 20 MH SO = Open, Read	Ζ,	
Supply Current	I <sub>CC2</sub>	_	10.0	mA	V <sub>CC</sub> = 5.0V at 20 MHz, SO = Open, Read, Write		
Supply Current	I <sub>CC3</sub>	_	6.0	mA	V <sub>CC</sub> = 5.0V at 5 MHz, SO = Open, Read, Write		
Standby Current	I <sub>SB1</sub>		6.0 <sup>(2)</sup>	μA	$V_{CC}$ = 1.8V, $\overline{CS}$ = $V_{CC}$ , $V_{in}$ = $V_{CC}$ or $V_{SS}$		
Standby Current	I <sub>SB2</sub>	_	7.0 <sup>(2)</sup>	μA	$V_{CC}$ = 2.5V, $\overline{CS}$ = $V_{CC}$ , $V_{in}$ = $V_{CC}$ or $V_{SS}$		
Standby Current	I <sub>SB3</sub>	_	10.0 <sup>(2)</sup>	μA	$V_{CC}$ = 5.0V, $\overline{CS}$ = $V_{CC}$	$V_{in} = V_{CC} \text{ or } V_{SS}$	
Input Leakage	I <sub>IL</sub>	-3.0	3.0	μΑ	$V_{IN}$ = 0V to $V_{CC}$		
Output Leakage	I <sub>OL</sub>	-3.0	3.0	μΑ	$V_{IN} = 0V$ to $V_{CC}$ , $T_{AC} = 0^{\circ}C$ to +70°C		
Input Low-Voltage	V <sub>IL</sub> <sup>(3)</sup>	-0.6	V <sub>CC</sub> x 0.3	V			
Input High-Voltage	V <sub>IH</sub> <sup>(3)</sup>	V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 0.5	V			
Output Low-Voltage	V <sub>OL1</sub>	_	0.4	V	$3.6V \le V_{CC} \le 5.5V$	I <sub>OL</sub> = 3.0 mA	
Output High-Voltage	V <sub>OH1</sub>	V <sub>CC</sub> - 0.8	_	V	$3.6V \le V_{CC} \le 5.5V$	I <sub>OH</sub> = -1.6 mA	
Output Low-Voltage	V <sub>OL2</sub>	_	0.2	V	$1.8V \le V_{CC} \le 3.6V$	I <sub>OL</sub> = 0.15 mA	
Output High-Voltage	V <sub>OH2</sub>	V <sub>CC</sub> - 0.2	_	V	$1.8V \le V_{CC} \le 3.6V$	I <sub>OH</sub> = -100 μA	



### Notes:

- 1. Applicable over recommended operating range from:  $T_A = -40^{\circ}$ C to +85°C,  $V_{CC} = 1.8$ V to 5.5V (unless otherwise noted).
- 2. Worst case measured at 85°C.
- 3.  $V_{IL}$  min and  $V_{IH}$  max are reference only and are not tested.

## 4.4 AC Characteristics

### Table 4-3. AC Characteristics<sup>(1)</sup>

Parameter	Symbol	Minimum	Maximum	Units	Conditions
		0	20	MHz	V <sub>CC</sub> = 4.5V to 5.5V
SCK Clock Frequency	f <sub>SCK</sub>	0	10	MHz	V <sub>CC</sub> = 2.5V to 5.5V
		0	5	MHz	V <sub>CC</sub> = 1.8V to 5.5V
		_	2	μs	V <sub>CC</sub> = 4.5V to 5.5V
Input Rise Time	t <sub>RI</sub>	—	2	μs	V <sub>CC</sub> = 2.5V to 5.5V
		—	2	μs	V <sub>CC</sub> = 1.8V to 5.5V
		—	2	μs	$V_{CC}$ = 4.5V to 5.5V
Input Fall Time	t <sub>FI</sub>	—	2	μs	$V_{CC}$ = 2.5V to 5.5V
		—	2	μs	$V_{CC}$ = 1.8V to 5.5V
		20	—	ns	$V_{CC}$ = 4.5V to 5.5V
SCK High Time	t <sub>WH</sub>	40	_	ns	$V_{CC}$ = 2.5V to 5.5V
		80	—	ns	$V_{CC}$ = 1.8V to 5.5V
		20	—	ns	$V_{CC}$ = 4.5V to 5.5V
SCK Low Time	t <sub>WL</sub>	40	_	ns	V <sub>CC</sub> = 2.5V to 5.5V
		80	_	ns	V <sub>CC</sub> = 1.8V to 5.5V
		25		ns	V <sub>CC</sub> = 4.5V to 5.5V
CS High Time	t <sub>CS</sub>	50	_	ns	$V_{CC}$ = 2.5V to 5.5V
		100		ns	V <sub>CC</sub> = 1.8V to 5.5V
		25		ns	V <sub>CC</sub> = 4.5V to 5.5V
CS Setup Time	t <sub>CSS</sub>	50	_	ns	$V_{CC}$ = 2.5V to 5.5V
		100	—	ns	$V_{CC}$ = 1.8V to 5.5V
		25		ns	V <sub>CC</sub> = 4.5V to 5.5V
CS Hold Time	t <sub>CSH</sub>	50	_	ns	$V_{CC}$ = 2.5V to 5.5V
		100	_	ns	V <sub>CC</sub> = 1.8V to 5.5V
		5		ns	V <sub>CC</sub> = 4.5V to 5.5V
Data In Setup Time	t <sub>SU</sub>	10		ns	$V_{CC}$ = 2.5V to 5.5V
		20		ns	V <sub>CC</sub> = 1.8V to 5.5V
		5		ns	V <sub>CC</sub> = 4.5V to 5.5V
Data In Hold Time	t <sub>H</sub>	10	_	ns	V <sub>CC</sub> = 2.5V to 5.5V
		20		ns	V <sub>CC</sub> = 1.8V to 5.5V
		5		ns	$V_{CC}$ = 4.5V to 5.5V
HOLD Setup Time	t <sub>HD</sub>	10	_	ns	V <sub>CC</sub> = 2.5V to 5.5V
		20	_	ns	V <sub>CC</sub> = 1.8V to 5.5V
		5		ns	$V_{CC}$ = 4.5V to 5.5V
HOLD Hold Time	t <sub>CD</sub>	10	_	ns	V <sub>CC</sub> = 2.5V to 5.5V
		20	—	ns	$V_{CC}$ = 1.8V to 5.5V



continued						
Parameter	Symbol	Minimum	Maximum	Units	Conditions	
		0	20	ns	V <sub>CC</sub> = 4.5V to 5.5V	
Output Valid	t <sub>V</sub>	0	40	ns	V <sub>CC</sub> = 2.5V to 5.5V	
		0	80	ns	V <sub>CC</sub> = 1.8V to 5.5V	
		0		ns	V <sub>CC</sub> = 4.5V to 5.5V	
Output Hold Time	t <sub>HO</sub>	0		ns	V <sub>CC</sub> = 2.5V to 5.5V	
	0 —		ns	V <sub>CC</sub> = 1.8V to 5.5V		
		0	25	ns	V <sub>CC</sub> = 4.5V to 5.5V	
HOLD to Output Low Z	t <sub>LZ</sub>	0	50	ns	V <sub>CC</sub> = 2.5V to 5.5V	
		0	100	ns	V <sub>CC</sub> = 1.8V to 5.5V	
		—	40	ns	V <sub>CC</sub> = 4.5V to 5.5V	
HOLD to Output High Z	t <sub>HZ</sub>	—	80	ns	V <sub>CC</sub> = 2.5V to 5.5V	
		—	200	ns	V <sub>CC</sub> = 1.8V to 5.5V	
		—	40	ns	V <sub>CC</sub> = 4.5V to 5.5V	
Output Disable Time	t <sub>DIS</sub>	—	80	ns	V <sub>CC</sub> = 2.5V to 5.5V	
		_	200	ns	V <sub>CC</sub> = 1.8V to 5.5V	
		_	5	ms	$V_{CC}$ = 4.5V to 5.5V	
Write Cycle Time	t <sub>WC</sub>	_	5	ms	V <sub>CC</sub> = 2.5V to 5.5V	
		_	5	ms	V <sub>CC</sub> = 1.8V to 5.5V	

### Note:

1. Applicable over recommended operating range from  $T_A = -40^{\circ}C$  to +85°C,  $V_{CC}$  = As Specified,  $C_L = 1$  TTL Gate and 30 pF (unless otherwise noted).

## 4.5 Electrical Specifications

## 4.5.1 Power-Up Requirements and Reset Behavior

During a power-up sequence, the V<sub>CC</sub> supplied to the AT25320B/AT25640B should monotonically rise from GND to the minimum V<sub>CC</sub> level (as specified in Table 4-1), with a slew rate no faster than 0.1 V/ $\mu$ s.

### 4.5.1.1 Device Reset

To prevent inadvertent write operations or any other spurious events from occurring during a power-up sequence, the AT25320B/AT25640B includes a Power-on Reset (POR) circuit. Upon power-up, the device will not respond to any instructions until the  $V_{CC}$  level crosses the internal voltage threshold ( $V_{POR}$ ) that brings the device out of Reset and into Standby mode.

The system designer must ensure the instructions are not sent to the device until the V<sub>CC</sub> supply has reached a stable value greater than or equal to the minimum V<sub>CC</sub> level. Additionally, once the V<sub>CC</sub> is greater than or equal to the minimum V<sub>CC</sub> level, the bus host must wait at least  $t_{PUP}$  before sending the first instruction to the device. See Table 4-4 for the values associated with these power-up parameters.

#### Table 4-4. Power-Up Conditions<sup>(1)</sup>

Symbol	Parameter	Min.	Max.	Units
t <sub>PUP</sub>	Time required after $V_{CC}$ is stable before the device can accept instructions	100	-	μs
V <sub>POR</sub>	Power-on Reset Threshold Voltage	_	1.5	V
t <sub>POFF</sub>	Minimum time at $V_{CC}$ = 0V between power cycles	500	—	ms

### Note:

1. These parameters are characterized, but they are not 100% tested in production.



If an event occurs in the system where the V<sub>CC</sub> level supplied to the AT25320B/AT25640B drops below the maximum V<sub>POR</sub> level specified, it is recommended that a full-power cycle sequence be performed by first driving the V<sub>CC</sub> pin to GND in less than 1 ms, waiting at least the minimum  $t_{POFF}$  time and then performing a new power-up sequence in compliance with the requirements defined in this section.

## 4.5.2 Pin Capacitance

### Table 4-5. Pin Capacitance<sup>(1,2)</sup>

Symbol	Test Condition	Max.	Units	Conditions
C <sub>OUT</sub>	Output Capacitance (SO)	8	рF	$V_{OUT} = 0V$
C <sub>IN</sub>	Input Capacitance (CS, SCK, SI, WP, HOLD)	6	рF	V <sub>IN</sub> = 0V

## Notes:

- 1. This parameter is characterized but is not 100% tested in production.
- 2. Applicable over recommended operating ranges:  $T_A = 25$  °C,  $f_{SCK} = 1.0$  MHz,  $V_{CC} = 5.0$ V (unless otherwise noted).

## 4.5.3 EEPROM Cell Performance Characteristics

### Table 4-6. EEPROM Cell Performance Characteristics

Operation	Test Condition	Min.	Max.	Units
Write Endurance <sup>(1, 2)</sup>	T <sub>A</sub> = 25°C, V <sub>CC</sub> = 3.3V	1,000,000	—	Write Cycles
Data Retention <sup>(1)</sup>	T <sub>A</sub> = 55°C	100	—	Years

## Notes:


- 1. Performance is determined through characterization and the qualification process.
- 2. Due to the memory array architecture, the Write Cycle Endurance is specified for writes in groups of four data bytes. The beginning of any 4-byte boundaries can be determined by multiplying any integer (N) by four (i.e., 4\*N). The end address can be found by adding three to the beginning value (i.e., 4\*N+3).



# 5. Serial Interface Description

Host:	The device that generates the serial clock.
Client:	Because the Serial Clock (SCK) pin is always an input, the AT25320B/AT25640B always operates as a client.
Transmitter/ receiver:	The AT25320B/AT25640B has separate pins designated for data transmission (SO) and reception (SI).
MSb:	The Most Significant bit (MSb) is the first bit transmitted and received.
Serial Opcode:	After the device is selected with $\overline{CS}$ going low, the first byte will be received. This byte contains the opcode that defines the operations to be performed.
Invalid Opcode:	If an invalid opcode is received, no data will be shifted into the AT25320B/AT25640B, and the Serial Output (SO) pin will remain in a high-impedance state until the falling edge of $\overline{CS}$ is detected again. This will reinitialize the serial communication.

### Figure 5-1. SPI Serial Interface





## 6. Functional Description

The AT25320B/AT25640B is designed to interface directly with the synchronous Serial Peripheral Interface (SPI) of the 6805 and 68HC11 series of microcontrollers.

The AT25320B/AT25640B utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Table 6-1. All instructions, addresses and data are transferred with the MSb first and start with a high-to-low  $\overline{CS}$  transition.

Instruction Format	Operation					
0000 X110	Set Write Enable Latch					
0000 X100	Reset Write Enable Latch					
0000 X101	Read STATUS Register					
0000 X001	Write STATUS Register					
0000 X011	Read Data from Memory Array					
0000 X010	Write Data to Memory Array					
	0000 X110 0000 X100 0000 X101 0000 X001 0000 X011					

Table 6-1. Instruction Set

Write Enable (WREN):The device will power-up in the Write Disable state when V<sub>CC</sub> is applied. All<br/>programming instructions must, therefore, be preceded by a Write Enable instruction.Write Disable (WRDI):To protect the device against inadvertent writes, the Write Disable instruction disables<br/>all programming modes. The WRDI instruction is independent of the status of the WP<br/>pin.Read STATUS Register<br/>(RDSR):The Read STATUS Register instruction provides access to the STATUS register. The<br/>Ready/Busy and Write Enable status of the device can be determined by the RDSR<br/>instruction. Similarly, the Block Write Protection bits indicate the extent of protection<br/>employed. These bits are set by using the WRSR instruction.

#### Table 6-2. STATUS Register Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPEN	Х	Х	Х	BP1	BP0	WEN	RDY

#### Table 6-3. Read STATUS Register Bit Definition

Bit	Definition			
Bit 0 (RDY)	Bit $0 = 0$ ( $\overline{RDY}$ ) indicates the device is READY. Bit $0 = 1$ indicates the write cycle is in progress.			
Bit 1 (WEN)	Bit 1= 0 indicates the device is not write enabled. Bit 1 = 1 indicates the device is write enabled.			
Bit 2 (BP0)	See Table 6-4.			
Bit 3 (BP1)	See Table 6-4.			
Bits 4 – 6 are zeros when device is not in an internal write cycle.				
Bit 7 (WPEN) See Table 6-5.				
Bits 0 – 7 are ones during	an internal write cycle.			

Write STATUS RegisterThe WRSR instruction allows the user to select one of four levels of protection. The<br/>AT25320B/AT25640B is divided into four array segments. One-quarter, one-half or all<br/>of the memory segments can be protected. Data within any selected segment will,<br/>therefore, be read-only. The Block Write Protection levels and corresponding STATUS<br/>register control bits are shown in Table 6-4.

The three bits BP0, BP1 and WPEN are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g., WREN,  $t_{WC}$ , RDSR).



#### Table 6-4. Block Write-Protect Bits

Level	STATUS R	egister Bits	Array Addresses Protected		
Level	BP1	BP0	AT25320B	AT25640B	
0	0	0	None	None	
1(1/4)	0	1	0C00-0FFF	1800-1FFF	
2(1/2)	1	0	0800-0FFF	1000-1FFF	
3(All)	1	1	0000-0FFF	0000-1FFF	

The WRSR instruction also allows the user to enable or disable the Write-Protect (WP) pin through the use of the Write-Protect Enable (WPEN) bit. Hardware Write Protection is enabled when the WP pin is low and the WPEN bit is set to a logic '1'. Hardware Write Protection is disabled when either the WP pin is high or the WPEN bit is set to a logic '0'. When the device is Hardware Write-Protected, writes to the STATUS register, including the Block Protect bits and the WPEN bit, and the block-protected sections in the memory array are disabled. Writes are only allowed to sections of the memory that are not block-protected.

**Note:** When the WPEN bit is Hardware Write-Protected, it cannot be set back to a logic '0' as long as the WP pin is held low.

WPEN	WP	WEN	Protected Blocks	Unprotected Blocks	STATUS Register
0	х	0	Protected	Protected	Protected
0	х	1	Protected	Writeable	Writeable
1	Low	0	Protected	Protected	Protected
1	Low	1	Protected	Writeable	Protected
х	High	0	Protected	Protected	Protected
х	High	1	Protected	Writeable	Writeable

#### Table 6-5. WPEN Operation

Read Sequence (READ):	Reading the AT25320B/AT25640B via the Serial Output (SO) pin requires the following sequence. After the $\overline{CS}$ line is pulled low to select a device, the READ instruction is transmitted via the SI line followed by the byte address to be read (A15 – A0, see Table 6-6). Upon completion, any data on the SI line will be ignored. The data (D7 – D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the $\overline{CS}$ line should be driven high after the data comes out. The read sequence can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll over to the lowest address allowing the entire memory to be read in one continuous read cycle.
Write Sequence (WRITE):	In order to program the AT25320B/AT25640B, two separate instructions must be executed. First, the device <i>must be write enabled</i> via the WREN instruction. Then, a WRITE instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the Block Write Protection level. During an internal write cycle, all instructions will be ignored except the RDSR instruction.
	A WRITE instruction requires the following sequence. After the $\overline{CS}$ line is pulled low to select the device, the WRITE instruction is transmitted via the SI line followed by the byte address (A15 – A0) and the data (D7 – D0) to be programmed (see Table 6-6). Programming will start after the $\overline{CS}$ pin is brought high. The low-to-high transition of the $\overline{CS}$ pin must occur during the SCK low-time immediately after clocking in the D0 (LSb) data bit.
	The Ready/Busy status of the device can be determined by initiating a Read STATUS

Register (RDSR) instruction. If Bit 0 = 1, the write cycle is still in progress. If Bit 0 =



0, the write cycle has ended. Only the RDSR instruction is enabled during the write programming cycle.

The AT25320B/AT25640B is capable of a 32-byte page write operation. After each byte of data is received, the five low-order address bits are internally incremented by one; the high-order bits of the address will remain constant. If more than 32 bytes of data are transmitted, the address counter will roll over and the previously written data will be overwritten. The AT25320B/AT25640B is automatically returned to the write disable state at the completion of a write cycle.

**Note:** If the device is not write enabled, it will ignore the WRITE instruction and will return to the Standby state when  $\overline{CS}$  is brought high. A new  $\overline{CS}$  falling edge is required to reinitiate the serial communication.


#### Table 6-6. Address Key


Address	AT25320B	AT25640B
A <sub>N</sub>	A <sub>11</sub> -A <sub>0</sub>	A <sub>12</sub> -A <sub>0</sub>
Don't Care Bits	A <sub>15</sub> -A <sub>12</sub>	A <sub>15</sub> -A <sub>13</sub>



# 7. Timing Diagrams


Figure 7-1. Synchronous Data Timing (for Mode 0)









#### Figure 7-4. RDSR Timing






Note: This instruction initiates a self-timed internal write cycle ( $t_{wc}$ ) on the rising edge of  $\overline{CS}$  after a valid sequence.




#### Figure 7-6. Read Timing



#### Figure 7-7. Write Timing



 $\textbf{Note:} \qquad \text{This instruction initiates a self-timed internal write cycle (t_{wc}) on the rising edge of \overline{CS} after a valid sequence.}$ 



## Figure 7-8. HOLD Timing




# 8. Packaging Information

## 8.1 Package Marking Information

	ATMLHYWW ###% YYWWNNN •	ATHYWW ###%CO YYWWNNN		
	8-pad UDFN	8-ball VFBGA		
	2.0 x 3.0 mm Body	2.35 x 3.73 mm Body		
	### H% NNN ●	###U WWNNN ♥		
Catalog Number Truncation	Note 1:      designates pin 1 Note 2: Package drawings are not to scale Truncation Code ##	/#- 588		
AT25640B	Truncation Code ##			
Date Codes			Voltages	6
Y = Y	Year		% =	Minimum Voltage
Y = Year code (last digit of calend YY = Year code (last 2 digits of c WW = Week code (week of Janu	alendar year)		L:	1.8V min
Country of Origin	Device Grade		Atmel Tr	runcation
CO = Country of Origin	H or U: Industrial C	Grade	AT: ATM: ATML:	
ot Number or Trace Code			1	
NN = Alphanumeric Trace Cod	e (2 Characters for Small Pack	(ages)		





## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Microchip Technology Drawing No. C04-057-SN Rev K Sheet 1 of 2



### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Lead Thickness	С	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Lead Bend Radius	R	0.07	-	-
Lead Bend Radius	R1	0.07	_	_
Foot Angle	θ	0°	_	8°
Mold Draft Angle	θ1	5°	_	15°
Lead Angle	θ2	0°	_	_

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev K Sheet 2 of 2



## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	Ν	<b>IILLIMETER</b>	S	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55


#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev K






## 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Microchip Technology Drawing C04-086 Rev C Sheet 1 of 2



## 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S	
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Ν	8			
Pitch	е		0.65 BSC		
Overall Height	Α	-	-	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	-	-	
Overall Width	E		6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50	
Overall Length	D	2.90	3.00	3.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Lead Thickness	С	0.09	-	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.19	-	0.30	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086 Rev C Sheet 2 of 2



## 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	Ν	<b>IILLIMETER</b>	S	
Dimension	MIN	NOM	MAX	
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		5.80	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.50
Contact Pad to Center Pad (X6)	G1	0.20		

Notes:


- 1. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2086 Rev B



## 8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-21355-Q4B Rev C Sheet 1 of 2



## 8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S		
Dimensior	n Limits	MIN	NOM	MAX		
Number of Terminals	N		8			
Pitch	е		0.50 BSC			
Overall Height	Α	0.50	0.55	0.60		
Standoff	A1	0.00	0.02	0.05		
Terminal Thickness	A3	0.152 REF				
Overall Length	D	2.00 BSC				
Exposed Pad Length	D2	1.40	1.50	1.60		
Overall Width	E		3.00 BSC			
Exposed Pad Width	E2	1.20	1.30	1.40		
Terminal Width	b	0.18	0.25	0.30		
Terminal Length	L	0.25 0.35 0.45				
Terminal-to-Exposed-Pad	K	0.20	-	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21355-Q4B Rev C Sheet 2 of 2



## 8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




#### MILLIMETERS Units **Dimension Limits** MIN NOM MAX Contact Pitch 0.50 BSC Е Optional Center Pad Width X2 1.60 **Optional Center Pad Length** Y2 1.40 Contact Pad Spacing С 2.90 Contact Pad Width (X8) X1 0.30 Y1 Contact Pad Length (X8) 0.85 G1 Contact Pad to Center Pad (X8) 0.33 Contact Pad to Contact Pad (X6) G2 0.20 Thermal Via Diameter V 0.30 Thermal Via Pitch ΕV 1.00

#### Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23355-Q4B Rev C





# 8-ball, 2.35 x 3.73 mm Body, 0.75 mm pitch,Very Thin, Fine-Pitch Ball Grid Array Package (VFBGA)



## 9. Revision History

## Revision C (August 2024)

Updated DC Characteristics table. Minor editorial updates throughout the document.

## Revision B (July 2021)

Added note to table 4-6 that explains the array architecture and how endurance is specified. Replaced terminology "Master" and "Slave" with "Host" and "Client" respectively. Removed XDFN package option. Updated SOIC, TSSOP and UDFN package drawings.

## Revision A (June 2018)

Updated to the Microchip template. Microchip DS20005993A replaces Atmel document 8535. Updated Part Marking Information. Added ESD rating. Removed lead finish designation. Added POR recommendations section. Updated trace code format in package markings. Updated section content throughout for clarification. Updated the SOIC, TSSOP, and UDFN package drawings to the Microchip equivalents.

## Atmel Document 8535 Revision H (January 2015)

Added the UDFN Expanded Quantity Option. Updated the 8X, 8MA2, and 8ME1 package outline drawings and the ordering information.

## Atmel Document 8535 Revision G (November 2012)

Updated part markings to single page part marking. Updated package drawings. Replaced 8A2 package with 8X package. Update template and Atmel logos.

## Atmel Document 8535 Revision F (June 2010)

Updated 8A2 and 8S1 package drawings. Remove Preliminary.

## Atmel Document 8535 Revision E (April 2010)

Updated Ordering Code Detail, Ordering Information, template.

## Atmel Document 8535 Revision D (August 2009)

Changed Catalog Numbering. Added new Part Marking Information.

## Atmel Document 8535 Revision C (May 2009)

Added Part Marking information; changed to Preliminary status.

## Atmel Document 8535 Revision B (July 2008)

Modified 'Endurance' parameter on page 6.

## Atmel Document 8535 Revision A (April 2008)

Initial document release.



## **Microchip Information**

## The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## **Product Change Notification Service**

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

## **Customer Support**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support


Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support



## **Product Identification System**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



Note: Refer to the automotive data sheet for automotive grade ordering information.

Device	Package	Package Drawing Code	Package Option	Shipping Carrier Option	Device Grade
AT25320B-SSHL-B	SOIC	SN	SS	Bulk (Tubes)	
AT25640B-SSHL-B	SOIC	SN	SS	Bulk (Tubes)	
AT25320B-SSHL-T	SOIC	SN	SS	Tape and Reel	
AT25640B-SSHL-T	SOIC	SN	SS	Tape and Reel	
AT25320B-XHL-B	TSSOP	ST	Х	Bulk (Tubes)	
AT25640B-XHL-B	TSSOP	ST	Х	Bulk (Tubes)	
AT25640B-XHL-T	TSSOP	ST	Х	Tape and Reel	Industrial Temperature (-40°C to 85°C)
AT25320B-XHL-T	TSSOP	ST	Х	Tape and Reel	(40 0 00 05 0)
AT25320B-MAHL-T	UDFN	Q4B	MA	Tape and Reel	
AT25320B-MAHL-E	UDFN	Q4B	MA	Tape and Reel	
AT25640B-MAHL-T	UDFN	Q4B	MA	Tape and Reel	
AT25640B-MAHL-E	UDFN	Q4B	MA	Tape and Reel	
AT25640B-CUL-T	VFBGA	8U2-1	С	Tape and Reel	

## **Microchip Devices Code Protection Feature**

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.



- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

## Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/ client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi,



MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

<sup>©</sup> 2018-2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0007-7

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

## **Quality Management System**

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
orporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
855 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
nandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
el: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
ax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
echnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
ww.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
'eb Address: ww.microchip.com	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
tlanta	China - Dongguan	Japan - Tokyo	France - Paris
uluth, GA	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
el: 678-957-9614	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
ax: 678-957-1455	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
ustin, TX	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
el: 512-257-3370	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
oston			Tel: 49-2129-3766400
estborough, MA	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Germany - Heilbronn
el: 774-760-0087	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Tel: 49-7131-72400
ax: 774-760-0088	China - Nanjing	Malaysia - Penang	Germany - Karlsruhe
hicago	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Tel: 49-721-625370
asca, IL	China - Qingdao	Philippines - Manila	Germany - Munich
el: 630-285-0071	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Tel: 49-89-627-144-0
ax: 630-285-0075	China - Shanghai	Singapore	Fax: 49-89-627-144-44
allas	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Germany - Rosenheim
ddison, TX	China - Shenyang	Taiwan - Hsin Chu	Tel: 49-8031-354-560
el: 972-818-7423	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Israel - Hod Hasharon
ax: 972-818-2924	China - Shenzhen	Taiwan - Kaohsiung	Tel: 972-9-775-5100
etroit	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Italy - Milan
ovi, MI	China - Suzhou	Taiwan - Taipei	Tel: 39-0331-742611
el: 248-848-4000	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Fax: 39-0331-466781
ouston, TX	China - Wuhan	Thailand - Bangkok	ltaly - Padova
el: 281-894-5983	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Tel: 39-049-7625286
idianapolis	China - Xian	Vietnam - Ho Chi Minh	Netherlands - Drunen
oblesville, IN	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Tel: 31-416-690399
el: 317-773-8323	China - Xiamen		Fax: 31-416-690340
ax: 317-773-5453 el: 317-536-2380	Tel: 86-592-2388138		Norway - Trondheim
	China - Zhuhai		Tel: 47-72884388
os Angeles	Tel: 86-756-3210040		Poland - Warsaw
lission Viejo, CA el: 949-462-9523			Tel: 48-22-3325737
ax: 949-462-9608			Romania - Bucharest
el: 951-273-7800			Tel: 40-21-407-87-50
aleigh, NC			Spain - Madrid
el: 919-844-7510			Tel: 34-91-708-08-90
lew York, NY			Fax: 34-91-708-08-91
el: 631-435-6000			Sweden - Gothenberg
an Jose, CA			Tel: 46-31-704-60-40
el: 408-735-9110			Sweden - Stockholm
el: 408-436-4270			Tel: 46-8-5090-4654
anada - Toronto			
el: 905-695-1980			UK - Wokingham
			Tel: 44-118-921-5800 Fax: 44-118-921-5820
ax: 905-695-2078			