32-Kbit I²C Serial EEPROM with a Unique Factory-Programmed 128-Bit Serial Number



AT24CS32

Features

- Low-Voltage Operation:
 - V_{CC} = 1.7V to 5.5V
- Internally Organized as 4,096 x 8 (32-Kbit)
- 128-Bit Unique Factory-Programmed Serial Number
 - Permanent read-only value
 - Unique across entire CS Series of Serial EEPROMs
- Industrial Temperature Range: -40°C to +85°C
- I²C-Compatible (Two-Wire) Serial Interface:
 - 100 kHz Standard Mode, 1.7V to 5.5V
 - 400 kHz Fast Mode, 1.7V to 5.5V
 - 1 MHz Fast Mode Plus (FM+), 2.5V to 5.5V
- Schmitt Triggers, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol
- Write-Protect Pin for Full Array Hardware Data Protection
- Ultra Low Active Current (3 mA maximum) and Standby Current (6 µA maximum)
- 32-Byte Page Write Mode:
 - Partial page writes allowed
- Random and Sequential Read Modes
- Self-Timed Write Cycle within 5 ms Maximum
- High Reliability:
 - Endurance: 1,000,000 write cycles
 - Data retention: 100 years
- Green Package Options (RoHS compliant)
- Die Sale Options: Wafer Form and Tape and Reel Available

Packages

• 8-Lead SOIC, 5-Lead SOT23, 8-Lead TSSOP and 8-Pad UDFN

Table of Contents


Fea	Features	
Pac	Packages	
1.	1. Package Types (not to scale)	4
2.	2. Pin Descriptions	5
	2.4. Serial Clock (SCL)	5
	2.5. Write-Protect (WP)	5
	2.6. Device Power Supply (V _{CC})	6
3.	3. Description	
	3.1. System Configuration Using Two-Wire Serial EEP	ROMs7
	3.2. Block Diagram	
4.	4. Electrical Characteristics	9
	4.1. Absolute Maximum Ratings	9
	4.2. DC and AC Operating Range	9
	4.5. Electrical Specifications	
5.	5. Device Operation and Communication	
	•	
	5	
6.	, .	
	6.1. Device Addressing	
7.	7. Write Operations	
	7.1. Byte Write	
	7.2. Page Write	
	7.5. Write Protection	
8.	8. Read Operations	
	•	
	8.4. Serial Number Read	
9.	9. Device Default Condition from Microchip	



10. Packaging Information	24
10.1. Package Marking Information	24
11. Revision History	37
Microchip Information	38
The Microchip Website	38
Product Change Notification Service Customer Support	38
Customer Support	38
Product Identification System	39
Microchip Devices Code Protection Feature	39
Legal Notice	40
Trademarks	40
Quality Management System	41
Worldwide Sales and Service	42



1. Package Types (not to scale)



Note:

1. Refer to Device Addressing for details about addressing the SOT23 version of the device.



2. Pin Descriptions

The descriptions of the pins are listed in Table 2-1.

Name	8-Lead SOIC	5-Lead SOT23	8-Lead TSSOP	8-Pad UDFN ⁽¹⁾	Function
A0 ⁽²⁾	1	—	1	1	Device Address Input
A1 ⁽²⁾	2	_	2	2	Device Address Input
A2 ⁽²⁾	3	_	3	3	Device Address Input
GND	4	2	4	4	Ground
SDA	5	3	5	5	Serial Data
SCL	6	1	6	6	Serial Clock
WP ⁽²⁾	7	5	7	7	Write-Protect
V _{CC}	8	4	8	8	Device Power Supply

Table 2-1. Pin Function Table

Notes:

- 1. The exposed pad on this package can be connected to GND or left floating.
- 2. If the A0, A1, A2 and WP pins are not driven, they are internally pulled down to GND. In order to operate in a wide variety of application environments, the pull-down mechanism is intentionally designed to be somewhat strong. Once these pins are biased above the CMOS input buffer's trip point (\sim 0.5 x V_{CC}), the pull-down mechanism disengages. Microchip recommends connecting these pins to a known state whenever possible.

2.1 Device Address Inputs (A0, A1, A2)

The A0, A1 and A2 pins are device address inputs that are hardwired (directly to GND or to V_{CC}) for compatibility with other Two-Wire Serial EEPROM devices. When the pins are hardwired, as many as eight devices may be addressed on a single bus system. A device is selected when a corresponding hardware and software match is true. If these pins are left floating, the A0, A1 and A2 pins will be internally pulled down to GND. However, due to capacitive coupling that may appear in customer applications, Microchip recommends always connecting the address pins to a known state. When using a pull-up resistor, Microchip recommends using 10 k Ω or less.

2.2 Ground

The ground reference for the power supply. GND should be connected to the system ground.

2.3 Serial Data (SDA)

The SDA pin is an open-drain bidirectional input/output pin used to serially transfer data to and from the device. The SDA pin must be pulled high using an external pull-up resistor (not to exceed 10 k Ω in value) and may be wire-ORed with any number of other open-drain or open-collector pins from other devices on the same bus.

2.4 Serial Clock (SCL)

The SCL pin is used to provide a clock to the device and to control the flow of data to and from the device. Command and input data present on the SDA pin are always latched in on the rising edge of SCL, while output data on the SDA pin are clocked out on the falling edge of SCL. The SCL pin must either be forced high when the serial bus is idle or pulled high using an external pull-up resistor.

2.5 Write-Protect (WP)

The write-protect input, when connected to GND, allows normal write operations. When the WP pin is connected directly to V_{CC} , all write operations to the protected memory are inhibited.

If the pin is left floating, the WP pin will be internally pulled down to GND. However, due to capacitive coupling that may appear in customer applications, connecting the WP pin to a known state is recommended. When using a pull-up resistor, using 10 k Ω or less is recommended.



Table 2-2. Write-Protect

WP Pin Status	Part of the Array Protected
At V _{CC}	Full Array
At GND	Normal Write Operations

2.6 Device Power Supply (V_{CC})

The Device Power Supply (V_{CC}) pin is used to supply the source voltage to the device. Operations at invalid V_{CC} voltages may produce spurious results and should not be attempted.




3. Description

The AT24CS32 provides 32,768 bits of Serial Electrically Erasable and Programmable Read-Only Memory (EEPROM) organized as 4,096 words of 8 bits each. The device's cascading feature allows up to eight devices to share a common two-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The device is available in space-saving 8-lead SOIC, 8-lead TSSOP, 8-pad UDFN and 5-lead SOT23 packages. All packages operate from 1.7V to 5.5V.


The AT24CS32 provides the additional feature of a factory-programmed, ensured unique 128-bit serial number, while maintaining all of the traditional features available in the 32-Kbit Serial EEPROM. The time-consuming step of performing and ensuring true serialization of products on a manufacturing line can be removed from the production flow by employing the CS Series Serial EEPROM. The 128-bit serial number is programmed and permanently locked from future writing during the Microchip production process. Further, this 128-bit location does not consume any of the user read/write area of the 32-Kbit Serial EEPROM. The uniqueness of the serial number is ensured across the entire CS Series of Serial EEPROMs, regardless of the size of the memory array or the type of interface protocol. This means that as an application's needs for memory size or interface protocol evolve in future generations, any previously deployed serial number from any Microchip CS Series Serial EEPROM part will remain valid.

3.1 System Configuration Using Two-Wire Serial EEPROMs





3.2 Block Diagram





4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Temperature under bias	-55°C to +125°C
Storage temperature	-65°C to +150°C
V _{cc}	6.25V
Voltage on any pin with respect to ground	-1.0V to +7.0V
DC output current	5.0 mA
ESD protection	>3 kV

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

4.2 DC and AC Operating Range

Table 4-1. DC and AC Operating Range

AT24CS32		
Operating Temperature (Case)	Industrial Temperature Range	-40°C to +85°C
V _{CC} Power Supply	Low-Voltage Grade	1.7V to 5.5V

4.3 DC Characteristics

Table 4-2. DC Characteristics

Parameter	Symbol	Minimum	Maximum	Units	Test Conditions
Supply Voltage	V _{cc}	1.7	5.5	V	
Supply Current	I _{CC1}		1.0	mA	V _{CC} = 5.0V, Read at 400 kHz
Supply Current	I _{CC2}		3.0	mA	V _{CC} = 5.0V, Write at 400 kHz
Step allow Course at			1.0	μΑ	V_{CC} = 1.7V, V_{IN} = V_{CC} or GND
Standby Current	I _{SB}		6.0	μA	V_{CC} = 5.5V, V_{IN} = V_{CC} or GND
Input Leakage Current	I _{LI}		3.0	μA	V _{IN} = V _{CC} or GND
Output Leakage Current	I _{LO}	_	3.0	μA	$V_{OUT} = V_{CC} \text{ or } GND$
Input Low Level	V _{IL}	-0.6	V _{CC} x 0.3	V	Note 1
Input High Level	V _{IH}	V _{CC} x 0.7	V _{CC} + 0.5	V	Note 1
Output Low Level	V _{OL1}		0.2	V	V _{CC} = 1.7V, I _{OL} = 0.15 mA
Output Low Level	V _{OL2}	_	0.4	V	V _{CC} = 3.0V, I _{OL} = 2.1 mA

Note:

1. This parameter is characterized but is not 100% tested in production.



4.4 AC Characteristics


 Table 4-3. AC Characteristics⁽¹⁾

		Fast	Mode	Fast Mo	ode Plus		
Parameter	Symbol	V _{cc} = 1.7	V _{cc} = 1.7V to 2.5V		Vcc = 2.5V to 5.5V		
		Min.	Max.	Min.	Max.		
Clock Frequency, SCL	f _{SCL}	_	400	—	1000	kHz	
Clock Pulse Width Low	t _{LOW}	1200	—	500	—	ns	
Clock Pulse Width High	t _{HIGH}	600	—	400	_	ns	
Input Filter Spike Suppression	t _l	—	100	—	50	ns	
Clock Low to Data Out Valid	t _{AA}	100	900	50	450	ns	
Bus Free Time between Stop and Start	t _{BUF}	1300	—	500	_	ns	
Start Hold Time	t _{HD.STA}	600	—	250	_	ns	
Start Set-Up Time	t _{SU.STA}	600	_	250	—	ns	
Data In Hold Time	t _{HD.DAT}	0	—	0	_	ns	
Data In Set-Up Time	t _{SU.DAT}	100	—	100	_	ns	
Inputs Rise Time ⁽²⁾	t _R	_	300	_	300	ns	
Inputs Fall Time ⁽²⁾	t _F	_	300	_	100	ns	
Stop Set-Up Time	t _{su.sto}	600	_	250	_	ns	
Data Out Hold Time	t _{DH}	50	_	50	_	ns	
Write Cycle Time	t _{WR}	_	5	_	5	ms	

Notes:

- 1. AC measurement conditions:
 - C_L: 100 pF
 - R_{PUP} (SDA bus line pull-up resistor to V_{CC}): 1.3 kΩ (1000 kHz), 4 kΩ (400 kHz), 10 kΩ (100 kHz)
 - Input rise and fall times: \leq 50 ns
 - Input and output timing reference voltages: 0.5 x V_{CC}
- 2. This parameter is characterized but is not 100% tested in production.

Figure 4-1. Bus Timing





4.5 Electrical Specifications

4.5.1 **Power-Up Requirements and Reset Behavior**

During a power-up sequence, the V_{CC} supplied to the AT24CS32 should monotonically rise from GND to the minimum V_{CC} level (as specified in Table 4-1), with a slew rate no faster than 0.1 V/µs.

4.5.1.1 Device Reset

To prevent inadvertent write operations or any other spurious events from occurring during a power-up sequence, the AT24CS32 includes a Power-on Reset (POR) circuit. Upon power-up, the device will not respond to any commands until the V_{CC} level crosses the internal voltage threshold (V_{POR}) that brings the device out of Reset and into Standby mode.

The system designer must ensure the instructions are not sent to the device until the V_{CC} supply has reached a stable value greater than or equal to the minimum V_{CC} level. Additionally, once the V_{CC} is greater than or equal to the minimum V_{CC} level, the bus host must wait at least t_{PUP} before sending the first command to the device. See Table 4-4 for the values associated with these power-up parameters.

Table 4-4. Power-up Conditions⁽¹⁾

Symbol	Parameter	Min.	Max.	Units
t _{PUP}	Time required after V_{CC} is stable before the device can accept commands	100	—	μs
V _{POR}	Power-on Reset Threshold Voltage	_	1.5	V
t _{POFF}	Minimum time at V_{CC} = 0V between power cycles	500	—	ms

Note:

1. These parameters are characterized but are not 100% tested in production.

If an event occurs in the system where the V_{CC} level supplied to the AT24CS32 drops below the maximum V_{POR} level specified, it is recommended that a full power cycle sequence be performed. First, drive the V_{CC} pin to GND, waiting at least the minimum t_{POFF} time, and then perform a new power-up sequence in compliance with the requirements defined in this section.

4.5.2 Pin Capacitance

Table 4-5. Pin Capacitance⁽¹⁾

Symbol	Test Condition	Max.	Units	Conditions
C _{I/O}	Input/Output Capacitance (SDA)	8	pF	V _{I/O} = 0V
C _{IN}	Input Capacitance (A0, A1, A2 and SCL)	6	pF	V _{IN} = 0V

Note:

1. This parameter is characterized but is not 100% tested in production.

4.5.3 EEPROM Cell Performance Characteristics

Table 4-6. EEPROM Cell Performance Characteristics

Operation	Test Condition	Min.	Max.	Units
Write Endurance ⁽¹⁾	$T_A = +25$ °C, $V_{CC} = 3.3V$, Page Write mode	1,000,000	_	Write Cycles
Data Retention ⁽¹⁾	T _A = +55°C	100	—	Years

Note:

1. Performance is determined through characterization and the qualification process.



5. Device Operation and Communication

The AT24CS32 operates as a client device and utilizes a simple I²C-compatible Two-Wire digital serial interface to communicate with a host controller, commonly referred to as the bus host. The host initiates and controls all read and write operations to the client devices on the serial bus, and both the host and the client devices can transmit and receive data on the bus.

The serial interface consists of just two signal lines: Serial Clock (SCL) and Serial Data (SDA). The SCL pin is used to receive the clock signal from the host, while the bidirectional SDA pin is used to receive command and data information from the host as well as to send data back to the host. Data are always latched into the AT24CS32 on the rising edge of SCL and always output from the device on the falling edge of SCL. Both the SCL and SDA pins incorporate integrated spike suppression filters and Schmitt Triggers to minimize the effects of input spikes and bus noise.

All command and data information is transferred with the Most Significant bit (MSb) first. During bus communication, one data bit is transmitted every clock cycle, and after eight bits (one byte) of data have been transferred, the receiving device must respond with either an Acknowledge (ACK) or a No-Acknowledge (NACK) response bit during a ninth clock cycle (ACK/NACK clock cycle) generated by the host. Therefore, nine clock cycles are required for every one byte of data transferred. There are no unused clock cycles during any read or write operation; thus, there must not be any interruptions or breaks in the data stream during each data byte transfer and ACK or NACK clock cycle.

During data transfers, data on the SDA pin must change only while SCL is low, and the data must remain stable while SCL is high. If data on the SDA pin changes while SCL is high, then either a Start or a Stop condition will occur. Start and Stop conditions are used to initiate and terminate all serial bus communication between the host and the client devices. The number of data bytes transferred between a Start and a Stop condition is not limited and is determined by the host. For the serial bus to be idle, both the SCL and SDA pins must be in the logic high state simultaneously.

5.1 Clock and Data Transition Requirements

The SDA pin is an open-drain terminal and therefore must be pulled high with an external pull-up resistor. SCL is an input pin that can either be driven high or pulled high using an external pull-up resistor. Data on the SDA pin may change only during SCL low time periods. Data changes during SCL high periods will indicate a Start or Stop condition as defined below. The relationship of the AC timing parameters with respect to SCL and SDA for the AT24CS32 is shown in the timing waveform in Figure 4-1. The AC timing characteristics and specifications are outlined in AC Characteristics.

5.2 Start and Stop Conditions

5.2.1 Start Condition

A Start condition occurs when there is a high-to-low transition on the SDA pin while the SCL pin is at a stable logic '1' state and will bring the device out of Standby mode. The host uses a Start condition to initiate any data transfer sequence; therefore, every command must begin with a Start condition. The device will continuously monitor the SDA and SCL pins for a Start condition but will not respond unless one is detected. Refer to Figure 5-1 for more details.

5.2.2 Stop Condition

A Stop condition occurs when there is a low-to-high transition on the SDA pin while the SCL pin is stable in the logic '1' state.

The host can use the Stop condition to end a data transfer sequence with the AT24CS32, which will subsequently return to Standby mode. The host can also utilize a repeated Start condition instead of a Stop condition to end the current data transfer if the host will perform another operation. Refer to Figure 5-1 for more details.



5.3 Acknowledge and No-Acknowledge

After each byte of data is received, the receiving device must confirm with the transmitting device that it has successfully received the data byte by responding with what is known as an Acknowledge (ACK). An ACK occurs when the transmitting device first releases the SDA line at the falling edge of the eighth clock cycle, followed by the receiving device responding with a logic '0' throughout the ninth clock cycle's high period.

When the AT24CS32 is transmitting data to the host, the host can indicate that it has finished receiving data and wants to end the operation by sending a logic '1' response to the AT24CS32 instead of an ACK response during the ninth clock cycle. This is known as a No-Acknowledge (NACK) and is accomplished when the host sends a logic '1' during the ninth clock cycle, at which point the AT24CS32 will release the SDA line so the host can then generate a Stop condition.

The transmitting device, which can be either the bus host or the Serial EEPROM, must release the SDA line at the falling edge of the eighth clock cycle to allow the receiving device to drive the SDA line to a logic '0' to ACK the previous 8-bit word. The receiving device must release the SDA line at the end of the ninth clock cycle to allow the transmitter to continue sending new data. A timing diagram is provided in Figure 5-1 to better illustrate these requirements.




Figure 5-1. Start Condition, Data Transitions, Stop Condition and Acknowledge

5.4 Standby Mode

The AT24CS32 features a low-power Standby mode that is enabled when any one of the following occurs:


- A valid power-up sequence is performed (see Power-Up Requirements and Reset Behavior).
- A Stop condition at the end of a valid I²C transaction is received by the device unless it initiates an internal write cycle (see Write Operations).
- At the completion of an internal write cycle (see Write Operations).

5.5 Software Reset

After an interruption in protocol, power loss or system Reset, any Two-Wire device can be protocol reset by clocking SCL until SDA is released by the EEPROM and goes high. The number of clock cycles until SDA is released by the EEPROM will vary. The software Reset sequence should not take more than nine dummy clock cycles. Once the software Reset sequence is complete, a new protocol can be sent to the device by sending a Start condition followed by the protocol. Refer to Figure 5-2 for an illustration.



Figure 5-2. Software Reset



In the event that the device is still non-responsive or remains active on the SDA bus, a power cycle must be used to reset the device (see Power-Up Requirements and Reset Behavior).



6. Memory Organization

The AT24CS32 is internally organized as 128 pages of 32 bytes each.

6.1 Device Addressing

Accessing the device requires an 8-bit device address byte following a Start condition to enable the device for a read or write operation. Since multiple client devices can reside on the serial bus, each client device must have its own unique address so the host can access each device independently.

The Most Significant four bits of the device address byte are referred to as the device type identifier. The device type identifier '1010' (Ah) is required in bits 7 through 4 of the device address byte (see Table 6-1).

The AT24CS32 utilizes a separate memory block containing a factory programmed 128-bit serial number. Access to this memory location is similar to the EEPROM region, with the exception that the device type identifier is set to '1011' (Bh) in bits 7 through 4 of the device address byte (see Table 6-1).

Following the 4-bit device type identifier are the hardware client address bits, A2, A1 and A0. These bits can be used to expand the address space by allowing up to eight Serial EEPROM devices on the same bus. These hardware client address bits must correlate with the voltage level on the corresponding hardwired device address input pins A0, A1 and A2. The A0, A1 and A2 pins use an internal proprietary circuit that automatically biases the pin to a logic '0' state if the pin is allowed to float. In order to operate in a wide variety of application environments, the pull-down mechanism is intentionally designed to be somewhat strong. Once the pin is biased above the CMOS input buffer's trip point (~ $0.5 \times V_{CC}$), the pull-down mechanism disengages. Microchip recommends connecting the A0, A1 and A2 pins to a known state whenever possible.

When using the SOT23 package, the A2, A1 and A0 pins are not accessible and are left floating. The previously mentioned automatic pull-down circuit will set these pins to a logic '0' state. As a result, to properly communicate with the device in the SOT23 package, the A2, A1 and A0 software bits must always be set to logic '0' for any operation. Refer to Table 6-1 to review these bit positions.

The eighth bit (bit 0) of the device address byte is the Read/Write Select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon the successful comparison of the device address byte, the AT24CS32 will return an ACK. If a valid comparison is not made, the device will NACK.

Access Area	Device Type Identifier			Hardware client Address Bits ⁽¹⁾			R/W Select	
Access Area	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EEPROM	1	0	1	0	A2	A1	A0	R/W
Serial Number	1	0	1	1	A2	A1	A0	R/W

Table 6-1. Device Address Byte

Note:

1. The hardware client address bits must be set to logic '0' when using the SOT23 package.

For all operations except the current address read, two 8-bit word address bytes must be transmitted to the device immediately following the device address byte. The word address bytes consist of the 12-bit memory array word address and are used to specify which byte location in the EEPROM to start reading or writing.

The first word address byte contains the four Most Significant bits of the word address (A11 through A8) in bit positions three through zero, as seen in Table 6-2. The remainder of the first word address bytes are "don't care" bits (in bit positions seven through five) as they are outside of the addressable 32-Kbit range. Upon completion of the first word address byte, the AT24CS32 will return an ACK.



Table 6-2. First Word Address Byte

Access Area	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EEPROM	Х	Х	Х	Х	A11	A10	A9	A8
Serial Number	Х	Х	Х	Х	1	0	Х	Х

Next, the second word address byte is sent to the device which provides the remaining eight bits of the word address (A7 through A0). Upon completion of the second word address byte, the AT24CS32 will return an ACK. See Table 6-3 to review these bit positions.

Table 6-3. Second Word Address Byte

Access Area	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EEPROM	A7	A6	A5	A4	A3	A2	A1	A0
Serial Number	Х	Х	Х	A4	A3	A2	A1	A0



7. Write Operations


All write operations for the AT24CS32 begin with the host sending a Start condition, followed by a device address byte with the R/\overline{W} bit set to logic '0', and then the word address bytes. The data value(s) to be written to the device immediately follow the word address bytes.

7.1 Byte Write

The AT24CS32 supports the writing of a single 8-bit byte. Selecting a data word in the AT24CS32 requires a 12-bit word address.

Upon receipt of the proper device address and the word address bytes, the EEPROM will send an Acknowledge. The device will then be ready to receive the 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will respond with an ACK. The addressing device, such as a bus host, must then terminate the write operation with a Stop condition. At that time, the EEPROM will enter an internally self-timed write cycle, which will be completed within t_{WR}, while the data word is being programmed into the nonvolatile EEPROM. All inputs are disabled during this write cycle, and the EEPROM will not respond until the write is complete.

Figure 7-1. Byte Write



7.2 Page Write


A page write operation allows up to 32 bytes to be written in the same write cycle, provided that all bytes are in the same row of the memory array (where address bits A11 through A5 are the same). Partial page writes of fewer than 32 bytes are also allowed.

A page write is initiated the same way as a byte write, but the bus host does not send a Stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the bus host can transmit up to thirty-one additional data words. The EEPROM will respond with an ACK after each data word is received. Once all data to be written have been sent to the device, the bus host must issue a Stop condition (see Figure 7-2), at which time the internally self-timed write cycle will begin.

The lower five bits of the word address are internally incremented following the receipt of each data word. The higher-order address bits are not incremented and retain the memory page row location. Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. When the incremented word address reaches the page boundary, the address counter will roll over to the beginning of the same page. Nevertheless, creating a rollover event should be avoided as previously loaded data in the page could become unintentionally altered.




Figure 7-2. Page Write




7.3 Acknowledge Polling

An Acknowledge Polling routine can be implemented to optimize time-sensitive applications that would prefer not to wait the fixed maximum write cycle time (t_{WR}). This method allows the application to immediately know when the Serial EEPROM write cycle has completed so a subsequent operation can be started.

Once the internally self-timed write cycle has started, an Acknowledge Polling routine can be initiated. This involves repeatedly sending a Start condition followed by a valid device address byte with the R/W bit set to logic '0'. The device will not respond with an ACK while the write cycle is ongoing. Once the internal write cycle has completed, the EEPROM will respond with an ACK, allowing a new read or write operation to be immediately initiated. A flowchart has been included in Figure 7-3 to better illustrate this technique.






7.4 Write Cycle Timing

The length of the self-timed write cycle (t_{WR}) is defined as the amount of time from the Stop condition, which begins the internal write cycle, to the Start condition of the first device address byte sent to the AT24CS32, to which it subsequently responds with an ACK. Figure 7-4 shows this measurement. During the internally self-timed write cycle, any attempts to read from or write to the memory array will not be processed.



Figure 7-4. Write Cycle Timing



7.5 Write Protection

The AT24CS32 utilizes a hardware data protection scheme that allows the user to write-protect the entire memory contents when the WP pin is at V_{CC} (or a valid V_{IH}). No write protection will be set if the WP pin is at GND or left floating.

Table 7-1.	AT24CS32	Write-Protect	Behavior
	A1240332	write rioteet	Denavior

WP Pin Voltage	Part of the Array Protected					
V _{CC}	Full Array					
GND	None — Write Protection Not Enabled					

The status of the WP pin is sampled at the Stop condition for every byte write or page write operation prior to the start of an internally self-timed write cycle. Changing the WP pin state after the Stop condition has been sent will not alter or interrupt the execution of the write cycle.

If an attempt is made to write to the device while the WP pin has been asserted, the device will acknowledge the device address, word address and data bytes. However, no write cycle will occur when the Stop condition is issued. The device will immediately be ready to accept a new read or write command.



8. Read Operations

Read operations are initiated the same way as write operations with the exception that the Read/ Write Select bit in the device address byte must be a logic '1'. There are four read operations:

- Current Address Read
- Random Address Read
- Sequential Read
- Serial Number Read

Note: The AT24CS32 contains a single Address Pointer register, which is shared by both the EEPROM and the serial number. As such, when changing from one region to the other, the first read operation in the new region should begin with a dummy write sequence (i.e., a random read operation with the new region's device address and word address bytes) in order to ensure the Address Pointer is set to a known value. See Serial Number Read for additional requirements on the serial number read.

8.1 Current Address Read

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the V_{CC} is maintained to the part. The address rollover during a read is from the last byte of the last page to the first byte of the first page of the memory.

A current address read operation will output data according to the location of the internal data word address counter. This is initiated with a Start condition, followed by a valid device address byte with the R/W bit set to logic '1'. The device will ACK this sequence and the current address data word is serially clocked out on the SDA line. All types of read operations will be terminated if the bus host does not respond with an ACK (it NACKs) during the ninth clock cycle. After the NACK response, the host may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence.





Figure 8-1. Current Address Read

8.2 Random Read

A random read begins in the same way as a byte write operation does to load in a new data word address. This is known as a "dummy write" sequence; however, the data byte and the Stop condition of the byte write must be omitted to prevent the part from entering an internal write cycle. Once the device address and word address are clocked in and acknowledged by the EEPROM, the bus host must generate another Start condition. The bus host now initiates a current address read by sending a Start condition, followed by a valid device address byte with the R/W bit set to logic '1'. The EEPROM will ACK the device address and serially clock out the data word on the SDA line. All types of read operations will be terminated if the bus host does not respond with an ACK (it NACKs) during the ninth clock cycle. After the NACK response, the host may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence.




Figure 8-2. Random Read



8.3 Sequential Read

Sequential reads are initiated by either a current address read or a random read. After the bus host receives a data word, it responds with an Acknowledge. As long as the EEPROM receives an ACK, it will continue to increment the word address and serially clock out sequential data words. When the maximum memory address is reached, the data word address will roll over and the sequential read will continue from the beginning of the memory array. All types of read operations will be terminated if the bus host does not respond with an ACK (it NACKs) during the ninth clock cycle. After the NACK response, the host may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence.

Figure 8-3. Sequential Read



8.4 Serial Number Read

Reading the serial number is similar to the sequential read sequence but requires use of the specific Device Address and Word Address bytes as specified in Table 6-1 and Table 6-2.

Note: The entire 128-bit value must be read from the starting address of the serial number block to ensure a unique number.





Since the Address Pointer of the device is shared between the regular EEPROM array and the serial number block, a dummy write sequence, as part of a random read or sequential read protocol, should be performed to ensure the Address Pointer is set to a known value. Reading the serial number from a location other than the first address of the block will not result in a unique serial number.

Additionally, the word address contains a '10' sequence in bits A11 and A10 of the word address, regardless of the intended address as depicted in Table 6-2. If a word address other than '10' is used, then the device will output undefined data.

Note: If the application desires to read the first byte of the serial number, the word address input would need to be 0800h.

When the end of the 128-bit serial number is reached (16 bytes of data), continued reading of the extended memory region will result in an additional 16 bytes of 00h data. Upon reaching the end of the 32-byte extended memory region, the data word address will roll over back to the beginning of the 128-bit serial number. The serial number read operation is terminated when the bus host does not respond with an ACK (it NACKs) during the ninth clock cycle. After the NACK response, the host may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence (see Figure 8-4).







9. Device Default Condition from Microchip

The AT24CS32 is delivered with the EEPROM array set to logic '1', resulting in FFh data in all locations.




10. Packaging Information

10.1 Package Marking Information

AT24CS32: Package	Marking Information	ו	
	8-lead SOIC	5-lead SOT23	
	ATMLHYWW ##®CO YYWWNNN •	H H ##%UYY @WWNNN	
	8-lead TSSOP	8-pad UDFN	
	ATHYWW ## %CO YYWWNNN	2.0 x 3.0 mm Body ## H% NNN ●	
	Note 1: designates pin 1 Note 2: Package drawings are not to scale Truncation	Code ##: NB	
Date Codes			Voltages
Y = Year code (last digit of cale YY = Year code (last 2 digits of c			% = Minimum Voltage M:1.7V min
WW = Week code (week of Jan			
Country of Origin CO = Country of Origin	Device Grade H or U: Industrial C	Grade	Atmel Truncation AT: Atmel ATM: Atmel ATML: Atmel
Trace Code NNN = Alphanumeric Trace Code	e (2 Characters for Small Pack	kages)	





8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Microchip Technology Drawing No. C04-057-SN Rev K Sheet 1 of 2



8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E		6.00 BSC	
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Lead Thickness	С	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Lead Bend Radius	R	0.07	-	-
Lead Bend Radius	R1	0.07	-	_
Foot Angle	θ	0°	_	8°
Mold Draft Angle	θ1	5°	-	15°
Lead Angle	θ2	0°	-	_

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.


5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev K Sheet 2 of 2



8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Ν	ILLIMETER	S	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-2057-SN Rev K



5-Lead Plastic Thin Small Outline Transistor (NMB) [TSOT] Atmel Legacy Global Package Code TSZ

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-21344 Rev B Sheet 1 of 2



5-Lead Plastic Thin Small Outline Transistor (NMB) [TSOT] Atmel Legacy Global Package Code TSZ

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



VIEW A-A SHEET 1

	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Leads	N		5	
Pitch	е		0.95 BSC	
Outside lead pitch	e1		1.90 BSC	
Overall Height	Α	-	-	1.10
Molded Package Thickness	A2	0.70	0.90	1.00
Standoff	A1	-	-	0.10
Overall Width	E	2.80 BSC		
Molded Package Width	E1		1.60 BSC	
Overall Length	D		2.90 BSC	
Foot Length	L	0.30	-	0.60
Footprint	L1	0.60 REF		
Foot Angle	θ	0°	-	8°
Lead Thickness	С	0.08	-	0.20
Lead Width	b	0.30	-	0.50

Notes:

1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or

protrusions shall not exceed 0.25mm per side. 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21344 Rev B Sheet 2 of 2



5-Lead Plastic Thin Small Outline Transistor (NMB) [TSOT] Atmel Legacy Global Package Code TSZ

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN


	Units			S
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	Е		0.95 BSC	
Contact Pad Spacing	С		2.60	
Contact Pad Width (X5)	X1			0.60
Contact Pad Length (X5)	Y1			1.05
Contact Pad to Center Pad (X2)	G	0.20		

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23344 Rev B





8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Microchip Technology Drawing C04-086 Rev C Sheet 1 of 2



8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensior	า Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		0.65 BSC	
Overall Height	Α	-	-	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	-	-
Overall Width	E		6.40 BSC	
Molded Package Width	E1	4.30	4.40	4.50
Overall Length	D	2.90	3.00	3.10
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Lead Thickness	С	0.09	-	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.19	-	0.30

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086 Rev C Sheet 2 of 2





Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		5.80	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.50
Contact Pad to Center Pad (X6)	G1	0.20		

Notes:


- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2086 Rev B



8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-21355-Q4B Rev C Sheet 1 of 2



8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N		8	
Pitch	е		0.50 BSC	
Overall Height	Α	0.50	0.55	0.60
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.152 REF		
Overall Length	D	2.00 BSC		
Exposed Pad Length	D2	1.40	1.50	1.60
Overall Width	E		3.00 BSC	
Exposed Pad Width	E2	1.20	1.30	1.40
Terminal Width	b	0.18	0.25	0.30
Terminal Length	L	0.25	0.35	0.45
Terminal-to-Exposed-Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21355-Q4B Rev C Sheet 2 of 2



8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	X2			1.60
Optional Center Pad Length	Y2			1.40
Contact Pad Spacing	С		2.90	
Contact Pad Width (X8)	X1			0.30
Contact Pad Length (X8)	Y1			0.85
Contact Pad to Center Pad (X8)	G1	0.33		
Contact Pad to Contact Pad (X6)	G2	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23355-Q4B Rev C



11. Revision History

Revision B (May 2024)

Updated UDFN POD to latest revision to pick up artwork dimension G1 and G2 corrections (no changes to form, fit or function). Replaced "master" and "slave" terminology with "host" and "client", respectively.

Revision A (April 2020)

Updated to Microchip template. Microchip DS20006341 replaces Atmel document 8869. Corrected t_{LOW} typo from 400 ns to 500 ns. Corrected t_{AA} typo from 550 ns to 450 ns. Updated Package Marking Information. Updated Product ID System. Updated the "Software Reset" section. Added ESD rating. Removed lead finish designation. Updated trace code format in package markings. Updated formatting throughout for clarification. Added a figure for "System Configuration Using 2-Wire Serial EEPROMs". Added POR recommendations section. Updated formatting to current template. Updated the SOIC, TSSOP, UDFN and SOT23 package drawings to Microchip format.

Atmel Document 8869 Revision C (January 2015)

Added the UDFN Expanded Quantity Option and the bulk SOIC and TSSOP ordering codes. Updated ordering code table, 8X and 8MA2 package drawings, the ordering information section and the disclaimer page. Corrected pinouts from bottom to top view and reorganization figures. No changes to functional specification.

Atmel Document 8869 Revision B (January 2014)

Updated data sheet status from preliminary to complete and disclaimer page. Added AC measurement conditions note to the AC Characteristics table. Updated the Random Read and Serial Number Read figures.

Atmel Document 8869 Revision A (June 2013)

Initial document release.



Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support


Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support



Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



Examples

Device	Package	Package Drawing Code	Package Option	Shipping Carrier Option	Device Grade	
AT24CS32-SSHM-B	SOIC	SN	SS	Bulk (Tubes)		
AT24CS32-SSHM-T	SOIC	SN	SS	Tape and Reel		
AT24CS32-XHM-B	TSSOP	ST	Х	Bulk (Tubes)	Industrial	
AT24CS32-XHM-T	TSSOP	ST	Х	Tape and Reel	Temperature	
AT24CS32-MAHM-T	UDFN	Q4B	MA	Tape and Reel	(-40°C to +85°C)	
AT24CS32-MAHM-E	UDFN	Q4B	MA	Extended Qty. Tape and Reel		
AT24CS32-STUM-T	SOT23	NMB	ST	Tape and Reel		

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.



Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/ client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.



The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020-2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-4549-8

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
orporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
55 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
andler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
:: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
chnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
w.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
b Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
/w.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
anta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
luth, GA : 678-957-9614			Fax: 33-1-69-30-90-79
:: 678-957-1455	China - Guangzhou	Korea - Daegu	Germany - Garching
stin, TX	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Tel: 49-8931-9700
: 512-257-3370	China - Hangzhou	Korea - Seoul	Germany - Haan
	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Tel: 49-2129-3766400
ston	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Germany - Heilbronn
stborough, MA : 774-760-0087	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Tel: 49-7131-72400
<: 774-760-0087	China - Nanjing	Malaysia - Penang	Germany - Karlsruhe
icago	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Tel: 49-721-625370
sca, IL	China - Qingdao	Philippines - Manila	Germany - Munich
: 630-285-0071	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Tel: 49-89-627-144-0
x: 630-285-0075	China - Shanghai	Singapore	Fax: 49-89-627-144-44
illas	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Germany - Rosenheim
dison, TX	China - Shenyang	Taiwan - Hsin Chu	Tel: 49-8031-354-560
l: 972-818-7423	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Israel - Hod Hasharon
x: 972-818-2924	China - Shenzhen	Taiwan - Kaohsiung	
etroit	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-775-5100
ovi, MI	China - Suzhou	Taiwan - Taipei	Italy - Milan
l: 248-848-4000	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
ouston, TX	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
l: 281-894-5983	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
dianapolis	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
blesville, IN			Netherlands - Drunen
l: 317-773-8323	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Tel: 31-416-690399
x: 317-773-5453	China - Xiamen		Fax: 31-416-690340
1: 317-536-2380	Tel: 86-592-2388138		Norway - Trondheim
s Angeles	China - Zhuhai		Tel: 47-72884388
ssion Viejo, CA	Tel: 86-756-3210040		Poland - Warsaw
1: 949-462-9523			Tel: 48-22-3325737
x: 949-462-9608			Romania - Bucharest
l: 951-273-7800			Tel: 40-21-407-87-50
leigh, NC			Spain - Madrid
l: 919-844-7510			Tel: 34-91-708-08-90
ew York, NY			Fax: 34-91-708-08-91
l: 631-435-6000			Sweden - Gothenberg
n Jose, CA			Tel: 46-31-704-60-40
: 408-735-9110			Sweden - Stockholm
: 408-436-4270			Tel: 46-8-5090-4654
			UK - Wokingham
nada - Toronto			Tel: 44-118-921-5800
nada - Toronto l: 905-695-1980 x: 905-695-2078			161, 44-110-521-5000