

16-Bit Digital Signal Controllers with High-Speed PWM, Op Amps and Advanced Analog Features

Operating Conditions

- 3.0V to 3.6V, -40°C to +85°C, up to 70 MIPS
- 3.0V to 3.6V, -40°C to +125°C, up to 60 MIPS

Core: 16-Bit dsPIC33E CPU

- Code-Efficient (C and Assembly) Architecture
- Two 40-Bit Wide Accumulators
- Single-Cycle (MAC/MPY) with Dual Data Fetch
- Single-Cycle Mixed-Sign MUL plus Hardware Divide
- 32-Bit Multiply Support

Clock Management

- Internal Fast FRC Oscillator with 1% Accuracy
- · Programmable PLLs and Oscillator Clock Sources
- Fail-Safe Clock Monitor (FSCM)
- Independent Watchdog Timer (WDT)
- Fast Wake-up and Start-up

Power Management

- Low-Power Management modes (Sleep, Idle, Doze)
- Executing Optimized NOP String with Flash Fetch
- · Integrated Power-on Reset and Brown-out Reset
- 0.6 mA/MHz Dynamic Current (typical)
- 30 µA IPD Current (typical)

High-Speed PWM

- Up to 12 PWM Outputs (six generators)
- Primary Master Time Base Inputs allow Time Base Synchronization from Internal/External Sources
- Dead Time for Rising and Falling Edges
- 7.14 ns PWM Resolution
- PWM Support for:
- DC/DC, AC/DC, Inverters, PFC, Lighting
- BLDC, PMSM, ACIM, SRM
- Programmable Fault Inputs
- · Flexible Trigger Configurations for ADC Conversions
- Supports PWM Lock, PWM Output Chopping and Dynamic Phase Shifting

Advanced Analog Features

- Two Independent ADC modules:
- Configurable as 10-bit, 1.1 Msps with four S&H or 12-bit, 500 ksps with one S&H
- 11, 13, 18, 30 or 49 analog inputs
- Flexible and Independent ADC Trigger Sources
- Up to Four Op Amp/Comparators with Direct Connection to the ADC module:
 - Additional dedicated comparator
 - Programmable references with 32 voltage points
 - Programmable blanking and filtering
- Charge Time Measurement Unit (CTMU):
 - Supports mTouch™ capacitive touch sensing
 - Provides high-resolution time measurement (1 ns)
 - On-chip temperature measurement

Timers/Output Compare/Input Capture

- 21 General Purpose Timers:
 - Nine 16-bit and up to four 32-bit timers/counters
 - Eight output capture modules configurable as timers/counters
 - PTG module with two configurable timers/counters
 - Two 32-bit Quadrature Encoder Interface (QEI) modules configurable as a timer/counter
- Eight Input Capture modules
- Peripheral Pin Select (PPS) to allow Function Remap
- Peripheral Trigger Generator (PTG) for Scheduling Complex Sequences

Communication Interfaces

- Four Enhanced Addressable UART modules (17.5 Mbps):
 - With support for LIN/J2602 protocols and IrDA®
- Three 3-Wire/4-Wire SPI modules (15 Mbps)
- 25 Mbps Data Rate for Dedicated SPI module (with no PPS)
- Two I²C[™] modules (up to 1 Mbps) with SMBus Support
- Two CAN modules (1 Mbps) with CAN 2.0B Support
- Programmable Cyclic Redundancy Check (CRC)
- Codec Interface module (DCI) with I²S Support

Direct Memory Access (DMA)

- 4-Channel DMA with User-Selectable Priority Arbitration
- · Peripherals Supported by the DMA Controller include:
- UART, SPI, ADC, CAN and input capture
- Output compare and timers

Input/Output

- Sink/Source 15 mA or 10 mA, Pin-Specific for Standard VOH/VOL
- 5V Tolerant Pins
- · Selectable Open-Drain, Pull-ups and Pull-Downs
- Up to 5 mA Overvoltage Clamp Current
- Change Notice Interrupts on All I/O Pins
- PPS to allow Function Remap

Qualification and Class B Support

- AEC-Q100 REVG (Grade 1, -40°C to +125°C) Planned
- AEC-Q100 REVG (Grade 0, -40°C to +150°C) Planned
- Class B Safety Library, IEC 60730

Debugger Development Support

- In-Circuit and In-Application Programming
- Three Complex and Five Simple Breakpoints
- IEEE 1149.2 Compatible (JTAG) Boundary Scan
- Trace and Run-Time Watch

dsPIC33EPXXXGM3XX/6XX/7XX PRODUCT FAMILY

The device names, pin counts, memory sizes and peripheral availability of each device are listed in Table 1. Their pinout diagrams appear on the following pages.


	s)				R	ema	ppak	le P	eripł	neral	s	-													
Device	Program Flash Memory (Kbytes)	RAM (Kbytes)	CAN	16-Bit/32-Bit Timers	Input Capture	Output Compare	Motor Control PWM (Channels)	GEI	UART	(L)IdS	DCI	External Interrupts ⁽²⁾	I²C™	CRC Generator	ADC	10-Bit/12-Bit ADC (Channels)	Op Amps/Comparators	CTMU	PTG	dWd	RTCC	I/O Pins	Pins	Packages	
dsPIC33EP128GM304	128	16	0																						
dsPIC33EP128GM604	120	16	2]																			i I	
dsPIC33EP256GM304	256	32	0	9/4	8	8	12	2	4	3	1	5	2	1	2	18	4/5	1	Yes	No	No	35	44	TQFP, QFN	
dsPIC33EP256GM604	250		2	9/4	0	0	12	. 2	4	3	1	5	2		2	10	4/5	1		INU	INO	35			
dsPIC33EP512GM304	512	48	0																						
dsPIC33EP512GM604	512	40	2																		<u> </u>				
dsPIC33EP128GM306	128	16	0																						
dsPIC33EP128GM706	120	10	2																						
dsPIC33EP256GM306	256	32	0	9/4	8	8	12	2	4	3	1	5	2	1	2 3	30	30 4/5	1	Yes Y	Yes	Yes	53	64	TQFP,	
dsPIC33EP256GM706	230	52	2	5/4	0	0	12	2	4	5		5	2		2	50	4/5	1	165	165	163	55	04	QFN	
dsPIC33EP512GM306	512	48	0																						
dsPIC33EP512GM706	512	40	2						-		-														
dsPIC33EP128GM310	128	16	0																					TQFP,	
dsPIC33EP128GM710	120	10	2																						
dsPIC33EP256GM310	256	32	0	9/4	8	8	12	2	4	3	1	5	2	1	2	49	4/5	1	Yes	Yes	Yes	85	100/		
dsPIC33EP256GM710	200	52	2	5/4	5	8	12	2	4	5		5	2	1	2	49	4/5	1	Yes	103	103	00	121	TFBGA	
dsPIC33EP512GM310	512	48	0	ļ																					
dsPIC33EP512GM710	512	70	2																						


TABLE 1: dsPIC33EPXXXGM3XX/6XX/7XX FAMILY DEVICES


Note 1: Only SPI2 and SPI3 are remappable.


2: INT0 is not remappable.


Pin Diagrams











			C	dsPIC33	8EP128G 8EP256G 8EP512G	M310/71	0			
 1	2	3	4	5	6	7	8	9	10	11
RA10	R B13	R G13	R B10	RG0	RF1	O Vdd	O NC	RD12	RC6	O RB9
	O RG15	RB12	RB11	RF7	RF0	O Vcap	RD5	RC7	⊖ Vss	O RB8
RB14		RG12	RG14	RF6		RC9	RC8		O RC13	O RC10
RD1	RB15	RA7	O NC	O NC	O NC	RD6	RD13	O RB7	O NC	RB6
RD4	RD3	O RG6	RD2	O NC	RG1	O NC	O RA15	RD8	RB5	O RA14
MCLR	O RG8	O RG9	O RG7	⊖ Vss	O NC		O Vdd	O RC12	⊖ Vss	O RC15
O RE8	O RE9	O RG10		O Vdd	⊖ Vss	⊖ Vss	O NC	O RF5	O RG3	O RF4
O RA12	O RA11	◯ NC	◯ NC		O Vdd	◯ NC	O RA9	O RC3	O RC5	O RG2
O RA0	O RA1	O RB3	O AVDD	O RC11	O RG11	O RE12	O NC	O NC	O RE1	O RC4
O RB0	O RB1	O RF10	O RC0		O RF12	O RE14	O Vdd	O RD15	O RA4	O RE0
O RB2	O RF9) AVss	O RC1	O RC2	〇 RF13	O RE13	O RE15	O RD14	RA8	RB4

ŧ	Full Pin Name	Pin #	Full Pin Name
	TDO/PWM4H/PMD4/RA10	E8	AN47/INT4/RA15
	RPI45/PWM2L/CTPLS/PMD3/RB13	E9	RPI72/RD8
	RP125/RG13	E10	PGED2/ASDA2/RP37/RB5
	RP42/PWM3H/PMD0/RB10	E11	AN46/INT3/RA14
	RPI112/RG0	F1	MCLR
	RP97/RF1	F2	AN17/ASDA1/RP120/PMA3/RG8
	Vdd	F3	AN16/RPI121/PMA2/RG9
	No Connect	F4	AN18/ASCL1/RPI119/PMA4/RG7
)	RPI76/RD12	F5	Vss
0	RP54/RC6	F6	No Connect
1	TMS/OA5IN-/AN27/C5IN1-/RP41/RB9	F7	No Connect
1	No Connect	F8	Vdd
2	AN23/RP127/RG15	F9	AN49/OSC1/CLKI/RPI60/RC12
3	RPI44/PWM2H/PMD2/RB12	F10	Vss
4	RP43/PWM3L/PMD1/RB11	F11	OSC2/CLKO/RPI63/RC15
5	RF7	G1	AN21/RE8
6	RPI96/RF0	G2	AN20/RE9
7	VCAP	G3	AN22/RG10
8	RP69/PMRD/RD5	G4	No Connect
9	RP55/PMBE/RC7	G5	VDD
0	Vss	G6	Vss
11	TCK/AN26/CVREF10/SOSCO/RP40/T4CK/RB8	G7	Vss
1	RPI46/PWM1H/T3CK/T7CK/PMD6/RB14	G8	No Connect
2	Vdd	G9	AN45/RF5
3	RPI124/RG12	G10	AN43/RG3
4	RP126/RG14	G11	AN44/RF4
5	RF6	H1	AN10/RPI28/RA12
6	No Connect	H2	AN9/RPI27/RA11
27	RP57/RC9	H3	No Connect
8	RP56/PMWR/RC8	H4	No Connect
:9	No Connect	H5	No Connect
10	SOSCI/RPI61/RC13	H6	VDD
11	AN48/CVREF20/RPI58/PMCS1/RC10	H7	No Connect
01	PWM5L/RD1	H8	AN28/SDI1/RPI25/RA9
02	RPI47/PWM1L/T5CK/T6CK/PMD7/RB15	H9	AN29/SCK1/RPI51/RC3
)3	TDI/PWM4L/PMD5/RA7	H10	AN31/SCL1/RPI53/RC5
94	No Connect	H11	AN42/RG2
5	No Connect	J1	OA2OUT/AN0/C2IN4-/C4IN3-/RPI16/RA0
06	No Connect	J2	OA2IN+/AN1/C2IN3-/C2IN1+/RPI17/RA1
)7	RP70/RD6	J3	PGED1/OA1IN-/AN5/C1IN1-/CTMUC/RP35/RTCC/F
08	RPI77/RD13	J4	AVDD
9	OA5OUT/AN25/C5IN4-/RP39/INT0/RB7	J5	AN11/C1IN2-/U1CTS/FLT4/PMA12/RC11
	No Connect	J6	AN35/RG11
)	No Connect	50	

TABLE 2:	PIN NAMES: dsPIC33EP128/256/512GM310/710 DEVICES ^(1,2,3)
----------	---

Note 1: The RPn/RPIn pins can be used by any remappable peripheral with some limitation. See Section 11.4 "Peripheral Pin Select (PPS)" for available peripherals and for information on limitations.

Every I/O port pin (RAx-RGx) can be used as a Change Notification pin (CNAx-CNGx). See Section 11.0 "I/O Ports" for more information.
 The availability of I²C™ interfaces varies by device. Selection (SDAx/SCLx or ASDAx/ASCLx) is made using the device Configuration bits, ALTI2C1 and ALTI2C2 (FPOR<5:4>). See Section 30.0 "Special Features" for more information.

Pin #	Full Pin Name		Pin #	Full Pin Name
E1	PWM6H/T8CK/RD4		J8	No Connect
E2	PWM6L/T9CK/RD3		J9	No Connect
E3	AN19/RP118/PMA5/RG6		J10	AN41/RP81/RE1
E4	PWM5H/RD2		J11	AN30/SDA1/RPI52/RC4
E5	No Connect		K1	PGED3/OA2IN-/AN2/C2IN1-/SS1/RPI32/CTED2/RB0
E6	RP113/RG1		K2	PGEC3/CVREF+/OA1OUT/AN3/C1IN4-/C4IN2-/RPI33/ CTED1/RB1
E7	No Connect		K3	VREF+/AN34/PMA7/RF10
K4	OA3OUT/AN6/C3IN4-/C4IN4-/C4IN1+/RP48/OCFB/RC0		L3	AVss
K5	No Connect		L4	OA3IN-/AN7/C3IN1-/C4IN1-/RP49/RC1
K6	AN37/RF12		L5	OA3IN+/AN8/C3IN3-/C3IN1+/RPI50/U1RTS/BCLK1/FLT3/ PMA13/RC2
K7	AN14/RPI94/FLT7/PMA1/RE14		L6	AN36/RF13
K8	VDD		L7	AN13/C3IN2-/U2CTS/FLT6/PMA10/RE13
K9	AN39/RD15		L8	AN15/RPI95/FLT8/PMA0/RE15
K10	OA5IN+/AN24/C5IN3-/C5IN1+/SDO1/RP20/T1CK/RA4		L9	AN38/RD14
K11	AN40/RPI80/RE0		L10	SDA2/RPI24/PMA9/RA8
L1	PGEC1/OA1IN+/AN4/C1IN3-/C1IN1+/C2IN3-/RPI34/RB2		L11	FLT32/SCL2/RP36/PMA8/RB4
L2	VREF-/AN33/PMA6/RF9	1 -		

TABLE 2: PIN NAMES: dsPIC33EP128/256/512GM310/710 DEVICES^(1,2,3) (CONTINUED)

Note 1: The RPn/RPIn pins can be used by any remappable peripheral with some limitation. See Section 11.4 "Peripheral Pin Select (PPS)" for available peripherals and for information on limitations.

2: Every I/O port pin (RAx-RGx) can be used as a Change Notification pin (CNAx-CNGx). See Section 11.0 "I/O Ports" for more information.

3: The availability of I²C™ interfaces varies by device. Selection (SDAx/SCLx or ASDAx/ASCLx) is made using the device Configuration bits, ALTI2C1 and ALTI2C2 (FPOR<5:4>). See Section 30.0 "Special Features" for more information.

Table of Contents

dsPl	C33EPXXXGM3XX/6XX/7XX Product Family	
1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-Bit Digital Signal Controllers	
3.0	CPU	
4.0	Memory Organization	
5.0	Flash Program Memory	103
6.0	Resets	111
7.0	Interrupt Controller	115
8.0	Direct Memory Access (DMA)	129
9.0	Oscillator Configuration	143
10.0	Power-Saving Features	153
11.0	I/O Ports	163
12.0	Timer1	
13.0		
14.0	Input Capture	219
15.0	Output Compare	223
16.0	J	
17.0	Quadrature Encoder Interface (QEI) Module	
18.0		
19.0		
20.0		
21.0	Controller Area Network (CAN) Module (dsPIC33EPXXXGM6XX/7XX Devices Only)	
22.0		
23.0	10-Bit/12-Bit Analog-to-Digital Converter (ADC)	
24.0		
25.0		
26.0		
27.0		
28.0		
29.0		
30.0		
	Instruction Set Summary	
32.0	e e de la construcción de la constru	
33.0		
34.0	High-Temperature Electrical Characteristics	
	Packaging Information	
	endix A: Revision History	
	x	
	Microchip Web Site	
	omer Change Notification Service	
	omer Support	
Prod	uct Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Referenced Sources

This device data sheet is based on the following individual chapters of the *"dsPIC33/PIC24 Family Ref-erence Manual"*, which are available from the Microchip web site (www.microchip.com). These documents should be considered as the general reference for the operation of a particular module or device feature.

- "Introduction" (DS70573)
- "CPU" (DS70359)
- "Data Memory" (DS70595)
- "Program Memory" (DS70613)
- "Flash Programming" (DS70609)
- "Interrupts" (DS70000600)
- "Oscillator" (DS70580)
- "Reset" (DS70602)
- "Watchdog Timer and Power-Saving Modes" (DS70615)
- "I/O Ports" (DS70000598)
- "Timers" (DS70362)
- "Input Capture" (DS70000352)
- "Output Compare" (DS70005157)
- "High-Speed PWM" (DS70645)
- "Quadrature Encoder Interface (QEI)" (DS70601)
- "Analog-to-Digital Converter (ADC)" (DS70621)
- "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582)
- "Serial Peripheral Interface (SPI)" (DS70005185)
- "Inter-Integrated Circuit™ (I²C™)" (DS70000195)
- "Data Converter Interface (DCI) Module" (DS70356)
- "Enhanced Controller Area Network (ECAN™)" (DS70353)
- "Direct Memory Access (DMA)" (DS70348)
- "Programming and Diagnostics" (DS70608)
- "Op Amp/Comparator" (DS70000357)
- "32-Bit Programmable Cyclic Redundancy Check (CRC)" (DS70346)
- "Parallel Master Port (PMP)" (DS70576)
- "Device Configuration" (DS70000618)
- "Peripheral Trigger Generator (PTG)" (DS70669)
- "Charge Time Measurement Unit (CTMU)" (DS70661)

NOTES:

1.0 DEVICE OVERVIEW

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive resource. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com)
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device-specific information for the dsPIC33EPXXXGM3XX/6XX/7XX Digital Signal Controller (DSC) devices.

dsPIC33EPXXXGM3XX/6XX/7XX devices contain extensive Digital Signal Processor (DSP) functionality with a high-performance, 16-bit MCU architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

FIGURE 1-1: dsPIC33EPXXXGM3XX/6XX/7XX BLOCK DIAGRAM




TABLE 1-1: PINOUT I/O DESCRIPTIONS

Pin Name	Pin Type	Buffer Type	PPS	Description
AN0-AN49	I	Analog	No	Analog Input Channels 0-49.
CLKI	Ι	ST/ CMOS	No	External clock source input. Always associated with OSC1 pin function
CLKO	0	_	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	I	ST/	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS
OSC2	I/O	CMOS —	No	otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
SOSCI	I	ST/ CMOS	No	32.768 kHz low-power oscillator crystal input; CMOS otherwise.
SOSCO	0	_	No	32.768 kHz low-power oscillator crystal output.
IC1-IC8	I	ST	Yes	Input Capture Inputs 1 through 8.
OCFA OCFB OC1-OC8	 	ST ST	Yes No Yes	Output Compare Fault A input (for compare channels). Output Compare Fault B input (for compare channels). Output Compare 1 through 8.
INTO	1	ST	No	External Interrupt 0.
INT1		ST	Yes	External Interrupt 1.
INT2	1	ST	Yes	External Interrupt 2.
INT3	I	ST	No	External Interrupt 3.
INT4	Ι	ST	No	External Interrupt 4.
RA0-RA4, RA7-RA12, RA14-RA15	I/O	ST	Yes	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	Yes	PORTB is a bidirectional I/O port.
RC0-RC13, RC15	I/O	ST	Yes	PORTC is a bidirectional I/O port.
RD1-RD6, RD8, RD12-RD15	I/O	ST	Yes	PORTD is a bidirectional I/O port.
RE0-RE1, RE8-RE9, RE12-RE15	I/O	ST	Yes	PORTE is a bidirectional I/O port.
RF0-RF1, RF4-RF7, RF9-RF10, RF12-RF13	I/O	ST	No	PORTF is a bidirectional I/O port.
RG0-RG3, RG6-RG15	I/O	ST	Yes	PORTG is a bidirectional I/O port.
T1CK	Ι	ST	No	Timer1 external clock input.
T2CK		ST	Yes	Timer2 external clock input.
T3CK		ST	No	Timer3 external clock input.
T4CK		ST	No	Timer4 external clock input.
T5CK		ST	No	Timer5 external clock input.
T6CK		ST	No	Timer6 external clock input.
T7CK		ST	No	Timer7 external clock input.
T8CK T9CK		ST ST	No No	Timer8 external clock input.
	100 -			Timer9 external clock input.
Legend: CMOS = CM ST = Schmi PPS = Perip	tt Trigg	er input v	vith CN	
•				es. For more information, see the "Pin Diagrams" section for pin

Note 1: This pin is not available on all devices. For more information, see the "Pin Diagrams" section for pin availability.

2: AVDD must be connected at all times.

TABLE 1-1:	PINOUT I/	O DESC	RIPTI	ONS (CONTINUED)
Pin Name	Pin Type	Buffer Type	PPS	Description
U1CTS U1RTS U1RX U1TX	 0	ST — ST —	Yes Yes Yes Yes	UART1 Clear-to-Send. UART1 Ready-to-Send. UART1 receive. UART1 transmit.
U2CTS		ST	Yes	UART2 Clear-to-Send.
U2RTS		—	Yes	UART2 Ready-to-Send.
U2RX		ST	Yes	UART2 receive.
U2TX		—	Yes	UART2 transmit.
U3CTS		ST	Yes	UART3 Clear-to-Send.
U3RTS		—	Yes	UART3 Ready-to-Send.
U3RX		ST	Yes	UART3 receive.
U3TX		—	Yes	UART3 transmit.
U4CTS		ST	Yes	UART4 Clear-to-Send.
U4RTS		—	Yes	UART4 Ready-to-Send.
U4RX		ST	Yes	UART4 receive.
U4TX		—	Yes	UART4 transmit.
SCK1	/O	ST	No	Synchronous serial clock input/output for SPI1.
SDI1		ST	No	SPI1 data in.
<u>SDO</u> 1		—	No	SPI1 data out.
SS1	/O	ST	No	SPI1 slave synchronization or frame pulse I/O.
SCK2	/O	ST	Yes	Synchronous serial clock input/output for SPI2.
SDI2		ST	Yes	SPI2 data in.
SDO2		—	Yes	SPI2 data out.
SS2	/O	ST	Yes	SPI2 slave synchronization or frame pulse I/O.
SCK3	/O	ST	Yes	Synchronous serial clock input/output for SPI3.
SDI3		ST	Yes	SPI3 data in.
SDO3		—	Yes	SPI3 data out.
SS3	/O	ST	Yes	SPI3 slave synchronization or frame pulse I/O.
SCL1	/O	ST	No	Synchronous serial clock input/output for I2C1.
SDA1	/O	ST	No	Synchronous serial data input/output for I2C1.
ASCL1	/O	ST	No	Alternate synchronous serial clock input/output for I2C1.
ASDA1	/O	ST	No	Alternate synchronous serial data input/output for I2C1.
SCL2	/O	ST	No	Synchronous serial clock input/output for I2C2.
SDA2	/O	ST	No	Synchronous serial data input/output for I2C2.
ASCL2	/O	ST	No	Alternate synchronous serial clock input/output for I2C2.
ASDA2	/O	ST	No	Alternate synchronous serial data input/output for I2C2.
TMS		ST	No	JTAG Test mode select pin.
TCK		ST	No	JTAG test clock input pin.
TDI		ST	No	JTAG test data input pin.
TDO	0	—	No	JTAG test data output pin.
	S = CMOS co			

TABLE 1-1: P	PINOUT I/O DESCRIPTIONS	(CONTINUED)
--------------	-------------------------	-------------

ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select

O = Output TTL = TTL input buffer

I = Input

Note 1: This pin is not available on all devices. For more information, see the "Pin Diagrams" section for pin availability.

2: AVDD must be connected at all times.

Pin Name	Pin Type	Buffer Type	PPS	Description
INDX1 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Index1 pulse input.
HOME1 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Home1 pulse input.
QEA1 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Phase A input in QEI1 mode. Auxiliary timer external clock input in Timer mode.
QEB1 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Phase A input in QEI1 mode. Auxiliary timer external gate input in Timer mode.
CNTCMP1 ⁽¹⁾	0	_	Yes	Quadrature Encoder Compare Output 1.
INDX2 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Index2 Pulse input.
HOME2 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Home2 Pulse input.
QEA2 ⁽¹⁾	Ι	ST	Yes	Quadrature Encoder Phase A input in QEI2 mode. Auxiliary timer external clock input in Timer mode.
QEB2 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Phase B input in QEI2 mode. Auxiliary timer external gate input in Timer mode.
CNTCMP2 ⁽¹⁾	0	—	Yes	Quadrature Encoder Compare Output 2.
COFS	I/O	ST	Yes	Data Converter Interface frame synchronization pin.
CSCK	I/O	ST	Yes	Data Converter Interface serial clock input/output pin.
CSDI	I	ST	Yes	Data Converter Interface serial data input pin.
CSDO	0	—	Yes	Data Converter Interface serial data output pin.
C1RX	Ι	ST	Yes	CAN1 bus receive pin.
C1TX	0	—	Yes	CAN1 bus transmit pin
C2RX	I	ST	Yes	CAN2 bus receive pin.
C2TX	0		Yes	CAN2 bus transmit pin
RTCC	0	—	No	Real-Time Clock and Calendar alarm output.
CVREF	0	Analog	No	Comparator Voltage Reference output.
C1IN1+, C1IN2-, C1IN1-, C1IN3-	I	Analog	No	Comparator 1 inputs.
C1OUT	0	—	Yes	Comparator 1 output.
C2IN1+, C2IN2-, C2IN1-, C2IN3-	I	Analog	No	Comparator 2 inputs.
C2OUT	0	—	Yes	Comparator 2 output.
C3IN1+, C3IN2-, C2IN1-, C3IN3-	I	Analog	No	Comparator 3 inputs.
C3OUT	0	_	Yes	Comparator 3 output.
C4IN1+, C4IN2-, C4IN1-, C4IN3-	I	Analog	No	Comparator 4 inputs.
C4OUT	0	—	Yes	Comparator 4 output.
C5IN1-, C5IN2-, C5IN3-, C5IN4-, C5IN1+	I	Analog	No	Comparator 5 inputs.
C5OUT	0	_	Yes	Comparator 5 output.
Legend: CMOS = CN		mpatible		

TABLE 1-1:PINOUT I/O DESCRIPTIONS (CONTINUED)

 Legend:
 CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select
 Analog = Analog input O = Output TTL = TTL input buffer
 P = Powe I = Input

Note 1: This pin is not available on all devices. For more information, see the "Pin Diagrams" section for pin availability.

2: AVDD must be connected at all times.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED

Pin Name	Pin Type	Buffer Type	PPS	Description
PMA0	I/O	TTL/ST	No	Parallel Master Port Address Bit 0 input (Buffered Slave modes) and
				output (Master modes).
PMA1	I/O	TTL/ST	No	Parallel Master Port Address Bit 1 input (Buffered Slave modes) and
	-			output (Master modes).
PMA2-PMA13	0	—	No	Parallel Master Port Address Bits 2-13 (Demultiplexed Master modes)
PMBE	0	—	No	Parallel Master Port Byte Enable strobe.
PMCS1, PMCS2	0		No	Parallel Master Port Chip Select 1 and 2 strobe.
PMD0-PMD7	I/O	TTL/ST	No	Parallel Master Port Data (Demultiplexed Master mode) or
				Address/Data (Multiplexed Master modes).
PMRD	0	—	No	Parallel Master Port Read strobe.
PMWR	0	—	No	Parallel Master Port Write strobe.
FLT1-FLT2 ⁽¹⁾	I	ST	Yes	PWMx Fault Inputs 1 through 2.
FLT3-FLT8 ⁽¹⁾	I.	ST	No	PWMx Fault Inputs 3 through 8
FLT32	I	ST	No	PWMx Fault Input 32
DTCMP1-DTCMP6 ⁽¹⁾	I	ST	Yes	PWMx Dead-Time Compensation Inputs 1 through 6.
PWM1L-PWM6L ⁽¹⁾	0	—	No	PWMx Low Outputs 1 through 7.
PWM1H-PWM6H ⁽¹⁾	0	_	No	PWMx High Outputs 1 through 7.
SYNCI1 ⁽¹⁾ , SYNCI2 ⁽¹⁾	I	ST	Yes	PWMx Synchronization Input 1.
SYNCO1, SYNCO2 ⁽¹⁾	0	—	Yes	PWMx Synchronization Outputs 1 and 2.
PGED1	I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 1.
PGEC1	I	ST	No	Clock input pin for Programming/Debugging Communication Channel 1
PGED2	I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 2.
PGEC2	I	ST	No	Clock input pin for Programming/Debugging Communication Channel 2
PGED3	I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 3.
PGEC3	Ι	ST	No	Clock input pin for Programming/Debugging Communication Channel 3
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVdd ⁽²⁾	Р	Р	No	Positive supply for analog modules. This pin must be connected at all times.
AVss	Р	Р	No	Ground reference for analog modules.
Vdd	Р		No	Positive supply for peripheral logic and I/O pins.
VCAP	Р		No	CPU logic filter capacitor connection.
Vss	Р	—	No	Ground reference for logic and I/O pins.
VREF+	I	Analog	No	Analog voltage reference (high) input.
VREF-	Ι	Analog	No	Analog voltage reference (low) input.
Legend: CMOS = CN ST = Schmit				

CMOS compatible input or output egena: ST = Schmitt Trigger input with CMOS levels O = Output PPS = Peripheral Pin Select TTL = TTL input buffer

Note 1: This pin is not available on all devices. For more information, see the "Pin Diagrams" section for pin availability.

2: AVDD must be connected at all times.

NOTES:

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com)
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the dsPIC33EPXXXGM3XX/6XX/7XX family requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
 VCAP
- (see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used (see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for ADC module is implemented

Note:	The	AVdd	and	AVss	pins	mu	st be
	conn	ected	indep	endent	of	the	ADC
	voltage reference source.						


2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended to use ceramic capacitors.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high-frequency noise: If the board is experiencing high-frequency noise, above tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (< 1 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor greater than 4.7 μ F (10 μ F is recommended), 16V connected to ground. The type can be ceramic or tantalum. See **Section 33.0** "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP pin. It is recommended that the trace length not exceeds one-quarter inch (6 mm). See Section 30.3 "On-Chip Voltage Regulator" for details.

2.4 Master Clear (MCLR) Pin


The MCLR pin provides two specific device functions:

- Device Reset
- Device Programming and Debugging.

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the \overline{MCLR} pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor, C, be isolated from the MCLR pin during programming and debugging operations.

Place the components as shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



2.5 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin Voltage Input High (VIH) and Voltage Input Low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] PICkit[™] 3, MPLAB ICD 3, or MPLAB REAL ICE[™].


For more information on MPLAB ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site:


- "Using MPLAB[®] ICD 3" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE[™] In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™ In-Circuit Emulator" (poster) DS51749

2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator. For details, see **Section 9.0 "Oscillator Configuration"** for details.

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.





2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 5 MHz < FIN < 13.6 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration Word.

2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state.


Alternatively, connect a 1k to 10k resistor between Vss and unused pins, and drive the output to logic low.

2.9 Application Examples


- · Induction heating
- Uninterruptable Power Supplies (UPS)
- DC/AC inverters
- · Compressor motor control
- · Washing machine 3-phase motor control
- BLDC motor control
- · Automotive HVAC, cooling fans, fuel pumps
- Stepper motor control
- · Audio and fluid sensor monitoring
- · Camera lens focus and stability control
- Speech (playback, hands-free kits, answering machines, VoIP)
- Consumer audio
- Industrial and building control (security systems and access control)
- · Barcode reading
- Networking: LAN switches, gateways
- Data storage device management
- · Smart cards and smart card readers
- Dual motor control

Examples of typical application connections are shown in Figure 2-4 through Figure 2-8.

FIGURE 2-4: BOOST CONVERTER IMPLEMENTATION












FIGURE 2-7: INTERLEAVED PFC





FIGURE 2-8: BEMF VOLTAGE MEASURED USING THE ADC MODULE



3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "CPU" (DS70359), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for digital signal processing. The CPU has a 24-bit instruction word, with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space.

An instruction prefetch mechanism helps maintain throughput and provides predictable execution. Most instructions execute in a single-cycle, effective execution rate, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction, PSV accesses and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

3.1 Registers

The dsPIC33EPXXXGM3XX/6XX/7XX devices have sixteen 16-bit Working registers in the programmer's model. Each of the Working registers can act as a data, address or address offset register. The 16th Working register (W15) operates as a Software Stack Pointer for interrupts and calls.

3.2 Instruction Set

The device instruction set has two classes of instructions: the MCU class of instructions and the DSP class of instructions. These two instruction classes are seamlessly integrated into the architecture and execute from a single execution unit. The instruction set includes many addressing modes and was designed for optimum C compiler efficiency.

3.3 Data Space Addressing

The Base Data Space can be addressed as 4K words or 8 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operate solely through the X memory AGU, which accesses the entire memory map as one linear Data Space. On dsPIC33EP devices, certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y Data Space boundary is device-specific.

The upper 32 Kbytes of the Data Space memory map can optionally be mapped into Program Space at any 16K program word boundary. The program-to-Data Space mapping feature, known as Program Space Visibility (PSV), lets any instruction access Program Space as if it were Data Space. Moreover, the Base Data Space address is used in conjunction with a Data Space Read or Write Page register (DSRPAG or DSWPAG) to form an Extended Data Space (EDS) address. The EDS can be addressed as 8M words or 16 Mbytes. Refer to "**Data Memory**" (DS70595) and "**Program Memory**" (DS70613) in the "*dsPIC33/ PIC24 Family Reference Manual*" for more details on EDS, PSV and table accesses.

On dsPIC33EP devices, overhead-free circular buffers (Modulo Addressing) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. The X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.


3.4 Addressing Modes

The CPU supports these addressing modes:

- · Inherent (no operand)
- Relative
- Literal
- Memory Direct
- Register Direct
- Register Indirect

Each instruction is associated with a predefined addressing mode group, depending upon its functional requirements. As many as six addressing modes are supported for each instruction.

FIGURE 3-1: dsPIC33EPXXXGM3XX/6XX/7XX CPU BLOCK DIAGRAM



3.5 **Programmer's Model**

The programmer's model for the dsPIC33EPXXXGM3XX/ 6XX/7XX devices is shown in Figure 3-2. All registers in the programmer's model are memory-mapped and can be manipulated directly by instructions. Table 3-1 lists a description of each register.

In addition to the registers contained in the programmer's model, the dsPIC33EPXXXGM3XX/ 6XX/7XX devices contain control registers for Modulo Addressing and Bit-Reversed Addressing, and interrupts. These registers are described in subsequent sections of this document.


All registers associated with the programmer's model are memory-mapped, as shown in Table 4-1.

Register(s) Name	Description		
W0 through W15	Working Register Array		
ACCA, ACCB	40-Bit DSP Accumulators		
PC	23-Bit Program Counter		
SR	ALU and DSP Engine Status register		
SPLIM	Stack Pointer Limit Value register		
TBLPAG	Table Memory Page Address register		
DSRPAG	Extended Data Space (EDS) Read Page register		
DSWPAG	Extended Data Space (EDS) Write Page register		
RCOUNT	REPEAT Loop Count register		
DCOUNT	DO Loop Count register		
DOSTARTH ⁽¹⁾ , DOSTARTL ⁽¹⁾	DO Loop Start Address register (High and Low)		
DOENDH, DOENDL	DO Loop End Address register (High and Low)		
CORCON	Contains DSP Engine, DO Loop Control and Trap Status bits		

TABLE 3-1: PROGRAMMER'S MODEL REGISTER DESCRIPTIONS

Note 1: The DOSTARTH and DOSTARTL registers are read-only.





3.6 CPU Control Registers

REGISTER 3-1: SR: CPU STATUS REGISTER

REGISTE	R 3-1: SR: CI	PU STATUS	REGISTER					
R/W-0	R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R-0	R/W-0	
OA	OB	SA ⁽³⁾	SB ⁽³⁾	OAB	SAB	DA	DC	
bit 15							bit 8	
R/W-0	²⁾ R/W-0 ⁽²⁾	R/W-0 ⁽²⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
IPL2 ⁽¹⁾) IPL1 ⁽¹⁾	IPL0 ⁽¹⁾	RA	N	OV	Z	С	
bit 7					•		bit C	
Legend:		C = Clearable	e bit					
R = Reada	able bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown	
bit 15	OA: Accumul	ator A Overflow	v Status bit					
		ator A has over ator A has not o						
bit 14	OB: Accumul	ator B Overflow	v Status bit					
		ator B has over						
	0 = Accumula	ator B has not o	overflowed					
bit 13	SA: Accumul	ator A Saturation	on 'Sticky' Sta	tus bit ⁽³⁾				
		ator A is satura ator A is not sat		en saturated at	some time			
bit 12	SB: Accumul	SB: Accumulator B Saturation 'Sticky' Status bit ⁽³⁾						
		ator B is satura ator B is not sat		en saturated at	some time			
bit 11	0AB: 0A C	B Combined A	ccumulator O	verflow Status	bit			
	1 = Accumula	ator A or B has	overflowed					
bit 10		 0 = Neither Accumulator A or B has overflowed SAB: SA SB Combined Accumulator 'Sticky' Status bit 						
	1 = Accumula	ator A or B is sa	aturated or ha	s been saturat	ed at some time	<u>;</u>		
bit 9		0 = Neither Accumulator A or B is saturated DA: DO Loop Active bit						
	1 = DO loop in	1 = D0 loop in progress 0 = D0 loop not in progress						
bit 8	-	U Half Carry/B	orrow hit					
		-		for byte-sized	data) or 8th low-	order bit (for wo	rd-sized data	
	•	sult occurred						
		-out from the 4 the result occur		bit (for byte-siz	ed data) or 8th	low-order bit (1	or word-sized	
Note 1:	The IPL<2:0> bits Level. The value in IPL<3> = 1.							
2:	The IPL<2:0> Stat	us bits are read	d-only when th	ne NSTDIS bit	(INTCON1<15>	·) = 1.		
э.		date write to the CD register can madify the CA and CD bits by either a date write to CA and CD or by						

3: A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(1,2)
	<pre>111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)</pre>
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop is in progress 0 = REPEAT loop is not in progress
bit 3	N: MCU ALU Negative bit
	1 = Result was negative0 = Result was non-negative (zero or positive)
bit 2	OV: MCU ALU Overflow bit
	This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1	Z: MCU ALU Zero bit
	 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit
	 1 = A carry-out from the Most Significant bit (MSb) of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred

- **Note 1:** The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
 - **2:** The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.
 - **3:** A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

REGISTER 3	3-2: CORC	ON: CORE C	CONTROL R	EGISTER				
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0	
VAR	_	US1	US0	EDT ⁽¹⁾	DL2	DL1	DL0	
bit 15						•	bit	
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0	
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	SFA	RND	IF	
bit 7							bit	
Legend:		C = Clearable	e bit					
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'		
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	= Bit is unknown	
bit 15	1 = Variable e	e Exception Pre exception proce ception process	essing latency	is enabled				
bit 14	Unimplemen	ted: Read as '	0'					
bit 13-12	US<1:0>: DS	P Multiply Uns	igned/Signed	Control bits				
	 11 = Reserved 10 = DSP engine multiplies are mixed-sign 01 = DSP engine multiplies are unsigned 00 = DSP engine multiplies are signed 							
bit 11	-	EDT: Early DO Loop Termination Control bit ⁽¹⁾ 1 = Terminates executing DO loop at end of current loop iteration 0 = No effect						
bit 10-8	111 = 7 DO lo	Loop Nesting pops are active pop is active pops are active		its				
bit 7		-						
	SATA: ACCA Saturation Enable bit 1 = Accumulator A saturation is enabled 0 = Accumulator A saturation is disabled							
bit 6	SATB: ACCB Saturation Enable bit							
	1 = Accumulator B saturation is enabled 0 = Accumulator B saturation is disabled							
bit 5	1 = Data Spa	a Space Write ce write satura ce write satura	tion is enabled	1	Enable bit			
bit 4	ACCSAT: Acc 1 = 9.31 satu	cumulator Satu ration (super s ration (normal	iration Mode S aturation)					
	ACCSAT: Acc 1 = 9.31 satu	cumulator Satu ration (super s ration (normal read as '0'.	uration Mode S aturation) saturation)	elect bit) to form the C	PU Interrupt Pri	oritv L	

REGISTER 3-2: CORCON: CORE CONTROL REGISTER⁽³⁾

The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.
 Refer to the "dsPIC33/PIC24 Family Reference Manual", "CPU" (DS70359) for more detailed information.

REGISTER 3-2: CORCON: CORE CONTROL REGISTER⁽³⁾ (CONTINUED)

bit 3	IPL3: CPU Interrupt Priority Level Status bit 3 ⁽²⁾
	1 = CPU Interrupt Priority Level is greater than 7
	0 = CPU Interrupt Priority Level is 7 or less
bit 2	SFA: Stack Frame Active Status bit
	1 = Stack frame is active; W14 and W15 address 0x0000 to 0xFFFF, regardless of DSRPAG and DSWPAG values
	0 = Stack frame is not active; W14 and W15 address of EDS or Base Data Space
bit 1	RND: Rounding Mode Select bit
	1 = Biased (conventional) rounding is enabled
	0 = Unbiased (convergent) rounding is enabled
bit 0	IF: Integer or Fractional Multiplier Mode Select bit
	1 = Integer mode is enabled for DSP multiply
	0 = Fractional mode is enabled for DSP multiply

- **Note 1:** This bit is always read as '0'.
 - 2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.
 - 3: Refer to the "dsPIC33/PIC24 Family Reference Manual", "CPU" (DS70359) for more detailed information.

3.7 Arithmetic Logic Unit (ALU)

The dsPIC33EPXXXGM3XX/6XX/7XX family ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The core CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.7.1 MULTIPLIER

Using the high-speed, 17-bit x 17-bit multiplier, the ALU supports unsigned, signed, or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit signed x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.7.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.8 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a 40-bit barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic).

The DSP engine can also perform inherent accumulatorto-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or integer DSP multiply (IF)
- Signed, unsigned or mixed-sign DSP multiply (US)
- Conventional or convergent rounding (RND)
- Automatic saturation on/off for ACCA (SATA)
- Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)

TABLE 3-2:	DSP INSTRUCTIONS
	SUMMARY

Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	$A = A + (x \bullet y)$	Yes
MAC	$A = A + x^2$	No
MOVSAC	No change in A	Yes
MPY	$A = x \bullet y$	No
MPY	$A = x^2$	No
MPY.N	$A = -x \bullet y$	No
MSC	$A = A - x \bullet y$	Yes

NOTES:

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/ 7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Program Memory" (DS70613), which is available from the Microchip web site (www.microchip.com).

The dsPIC33EPXXXGM3XX/6XX/7XX family architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the Data Space (DS) during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33EPXXXGM3XX/6XX/7XX devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit PC during program execution, or from table operation or Data Space remapping, as described in Section 4.7 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD operations, which use TBLPAG<7> to read Device ID sections of the configuration memory space.

The program memory maps, which are presented by device family and memory size, are shown in Figure 4-1 through Figure 4-3.






FIGURE 4-1: PROGRAM MEMORY MAP FOR dsPIC33EP128GM3XX/6XX/7XX DEVICES⁽¹⁾





Note 1: Memory areas are not shown to scale.

2: On Reset, these bits are automatically copied into the device Configuration Shadow registers.



4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-4).

Program memory addresses are always word-aligned on the lower word and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33EPXXXGM3XX/6XX/7XX devices reserve the addresses between 0x000000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at address, 0x000000 of Flash memory, with the actual address for the start of code at address, 0x000002 of Flash memory.

A more detailed discussion of the interrupt vector tables is provided in **Section 7.1** "Interrupt Vector **Table**".




FIGURE 4-4: PROGRAM MEMORY ORGANIZATION

4.2 Data Address Space

The dsPIC33EPXXXGM3XX/6XX/7XX CPU has a separate 16-bit wide data memory space. The Data Space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps, which are presented by device family and memory size, are shown in Figure 4-5 through Figure 4-7.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the Data Space. This arrangement gives a Base Data Space address range of 64 Kbytes or 32K words.

The Base Data Space address is used in conjunction with a Data Space Read or Write Page register (DSRPAG or DSWPAG) to form an Extended Data Space, which has a total address range of 16 Mbytes.

dsPIC33EPXXXGM3XX/6XX/7XX devices implement up to 52 Kbytes of data memory (4 Kbytes of data memory for Special Function Registers and up to 48 Kbytes of data memory for RAM). If an EA points to a location outside of this area, an all zero word or byte is returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byteaddressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all Data Space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve Data Space memory usage efficiency, the dsPIC33EPXXXGM3XX/6XX/7XX instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations.

A data byte read, reads the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB; the MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE


The first 4 Kbytes of the Near Data Space, from 0x0000 to 0x0FFF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33EPXXXGM3XX/6XX/7XX core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE

The 8-Kbyte area, between 0x0000 and 0x1FFF, is referred to as the Near Data Space. Locations in this space are directly addressable through a 13-bit absolute address field within all memory direct instructions. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a Working register as an Address Pointer.








FIGURE 4-6: DATA MEMORY MAP FOR 256-KBYTE DEVICES




FIGURE 4-7: DATA MEMORY MAP FOR 512-KBYTE DEVICES

4.2.5 X AND Y DATA SPACES

The dsPIC33EP core has two Data Spaces: X and Y. These Data Spaces can be considered either separate (for some DSP instructions) or as one unified linear address range (for MCU instructions). The Data Spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms, such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X Data Space is used by all instructions and supports all addressing modes. The X Data Space has separate read and write data buses. The X read data bus is the read data path for all instructions that view Data Space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y Data Space is used in concert with the X Data Space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY. N and MSC) to provide two concurrent data read paths.

Both the X and Y Data Spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X Data Space.

All data memory writes, including in DSP instructions, view Data Space as combined X and Y address space. The boundary between the X and Y Data Spaces is device-dependent and is not user-programmable.

4.3 Special Function Register Maps

TABLE 4-1: CPU CORE REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
W0	0000							1	W0 (WR	EG)						I		xxxx
W1	0002								W1									xxxx
W2	0004								W2									xxxx
W3	0006								W3									xxxx
W4	0008								W4									xxxx
W5	000A								W5									xxxx
W6	000C								W6									xxxx
W7	000E								W7									xxxx
W8	0010								W8									xxxx
W9	0012								W9									xxxx
W10	0014								W10									xxxx
W11	0016								W11									xxxx
W12	0018								W12									xxxx
W13	001A								W13									xxxx
W14	001C								W14									xxxx
W15	001E								W15									xxxx
SPLIM	0020						W14 xxxx W15 xxxx SPLIM 0000 ACCAL 0000											
ACCAL	0022			SPLIM 0000 ACCAL 0000									0000					
ACCAH	0024		SPLIM 00 ACCAL 00										0000					
ACCAU	0026			Się	gn Extensio	n of ACCA<	39>						ACO	CAU				0000
ACCBL	0028								ACCB	L								0000
ACCBH	002A								ACCB	Н								0000
ACCBU	002C			Się	gn Extensio	n of ACCB<	39>						ACO	CBU				0000
PCL	002E			-			Pr	ogram Cour	nter Low Wo	rd Register							—	0000
PCH	0030	_	—	—	_	_	_	—	—	—		Pr	ogram Cou	unter High V	Vord Regist	ter		0000
DSRPAG	0032	_	—	—	—	_	—				Data S	pace Read	l Page Reg	gister				0001
DSWPAG	0034	_	—	—	—	—	—	—			0	Data Space	Write Pag	e Register				0001
RCOUNT	0036							REPE	AT LOOP CO	ount Registe	er							0000
DCOUNT	0038								DCOUNT<	:15:0>								0000
DOSTARTL	003A							DOS	TARTL<15:1	>							—	0000
DOSTARTH	003C	-		—	_	—	-	_	—	_	—			DOSTAF	RTH<5:0>			0000
DOENDL	003E							DO	ENDL<15:1>	W2 xxxx W3 xxxx W4 xxxx W5 xxxx W6 xxxx W7 xxxx W8 xxxx W9 xxxx W10 xxxx W11 xxxx W12 xxxx W13 xxxx W14 xxxx W15 xxxx SPLIM 0000 ACCAL 0000 ACCAL 0000 ACCAL 0000 ACCAU 0000 ACCBL 0000 ACCBH 0000 OCOUNT Register — Otal Space Read Page Register 0001 Data Space Write Page Register 0001 Coop Count Register 0001 Tota Space Read Page Register 0001 Tota Space Read Page Register 0001 Tota Space Write Page Register 0001 Tot								
DOENDH	0040	-		—	_	_	-	—	—	_	—			DOEN	DH<5:0>			0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70000689D-page 46

TABLE 4-1:	CPU CORE REGISTER MAP	(CONTINUED)	1
------------	-----------------------	-------------	---

			-			••••••	-	-	-			-				-		
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SR	0042	OA	OB	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPL0	RA	Ν	OV	Z	С	0000
CORCON	0044	VAR	_	US1	US0	EDT	DL1	DL2	DL0	SATA	SATB	SATDW	ACCSAT	IPL3	SFA	RND	IF	0020
MODCON	0046	XMODEN	YMODEN	_	_	BWM3	BWM2	BWM1	BWM0	YWM3	YWM2	YWM1	YWM0	XWM3	XWM2	XWM1	XWM0	0000
XMODSRT	0048							XMO	DSRT<15:0	>							_	0000
XMODEND	004A		XMODEND<15:0>															0001
YMODSRT	004C		YMODSRT<15:0>															0000
YMODEND	004E							YMO	DEND<15:0	>							—	0001
XBREV	0050	BREN							XBF	REV<14:0>								0000
DISICNT	0052	_	_							DISICNT<	13:0>							0000
TBLPAG	0054	_	_	_	_	_	_	_	_				TBLPA	G<7:0>				0000
MSTRPR	0058								MSTRPR<	:15:0>								0000

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	08C2	GIE	DISI	SWTRAP	_	_	-	-	_	—	—	—	_	_	INT2EP	INT1EP	INT0EP	0000
INTCON3	08C4	_		_	_	_	-		_	—	_	DAE	DOOVR	_	_	_	_	0000
INTCON4	08C6	_		_	_	_	-		_	—	_	_	_	_	_	_	SGHT	0000
IFS0	0800	_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	AD2IF	INT1IF	CNIF	CMPIF	MI2C1IF	SI2C1IF	0000
IFS2	0804	T6IF		PMPIF ⁽¹⁾	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF	IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF	0000
IFS3	0806	FLT1IF	RTCCIF ⁽²⁾	_	DCIIF	DCIEIF	QEI1IF	PSEMIF	C2IF	C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF	0000
IFS4	0808	_	-	CTMUIF	FLT4IF	QEI2IF	FLT3IF	PSESMIF	_	C2TXIF	C1TXIF	—	_	CRCIF	U2EIF	U1EIF	FLT2IF	0000
IFS5	080A	PWM2IF	PWM1IF	_	_	SPI3IF	SPI3EIF	U4TXIF	U4RXIF	U4EIF	_	—	_	U3TXIF	U3RXIF	U3EIF	_	0000
IFS6	080C	_	-	—	_	_	_	_	—	—	_	—	—	PWM6IF	PWM5IF	PWM4IF	PWM3IF	0000
IFS8	0810	JTAGIF	ICDIF	—	_	_	_	_	—	—	_	—	—	—	—	—	-	0000
IFS9	0812	-	_	_	_	_	_	_	_	—	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDTIF	PTGSTEPIF	_	0000
IEC0	0820	_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	AD2IE	INT1IE	CNIE	CMPIE	MI2C1IE	SI2C1IE	0000
IEC2	0824	T6IE	-	PMPIE ⁽¹⁾	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE	IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE	0000
IEC3	0826	FLT1IE	RTCCIE ⁽²⁾	_	DCIIE	DCIEIE	QEI1IE	PSEMIE	C2IE	C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE	0000
IEC4	0828	-	_	CTMUIE	FLT4IE	QEI2IE	FLT3IE	PSESMIE	_	C2TXIE	C1TXIE	_	_	CRCIE	U2EIE	U1EIE	FLT2IE	0000
IEC5	082A	PWM2IE	PWM1IE	_	_	SPI3IE	SPI3EIE	U4TXIE	U4RXIE	U4EIE	_	_	_	U3TXIE	U3RXIE	U3EIE	_	0000
IEC6	082C	_	-	—	_	_	_	_	—	—	_	—	—	PWM6IE	PWM5IE	PWM4IE	PWM3IE	0000
IEC8	0830	JTAGIE	ICDIE	_	_	_	_	_	_	—	_	_	_	_	_	_	_	0000
IEC9	0832	-	_	_	_	_	_	_	_	_	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTIE	PTGSTEPIE	_	0000
IPC0	0840	-	T1IP2	T1IP1	T1IP0	_	OC1IP2	OC1IP1	OC1IP0	—	IC1IP2	IC1IP1	IC1IP0	_	INT0IP2	INT0IP1	INT0IP2	4444
IPC1	0842	-	T2IP2	T2IP1	T2IP0	_	OC2IP2	OC2IP1	OC2IP0	—	IC2IP2	IC2IP1	IC2IP0	—	DMA0IP2	DMA0IP1	DMA0IP2	4444
IPC2	0844	-	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0	—	SPI1EIP2	SPI1EIP1	SPI1EIP0	_	T3IP2	T3IP1	T3IP0	4444
IPC3	0846	-	_	_	_	_	DMA1IP2	DMA1IP1	DMA1IP0	—	AD1IP2	AD1IP1	AD1IP0	_	U1TXIP2	U1TXIP1	U1TXIP0	4444
IPC4	0848	_	CNIP2	CNIP1	CNIP0	_	CMPIP2	CMPIP1	CMPIP0	—	MI2C1IP2	MI2C1IP1	MI2C1IP0	_	SI2C1IP2	SI2C1IP1	SI2C1IP0	4444
IPC5	084A	_	IC8IP2	IC8IP1	IC8IP0	_	IC7IP2	IC7IP1	IC7IP0	—	AD2IP2	AD2IP1	AD2IP0	—	INT1IP2	INT1IP1	INT1IP0	4444
IPC6	084C	-	T4IP2	T4IP1	T4IP0	_	OC4IP2	OC4IP1	OC4IP0	—	OC3IP2	OC3IP1	OC3IP0	_	DMA2IP2	DMA2IP1	DMA2IP0	4444
IPC7	084E	_	U2TXIP2	U2TXIP1	U2TXIP0	_	U2RXIP2	U2RXIP1	U2RXIP0	—	INT2IP2	INT2IP1	INT2IP0	—	T5IP2	T5IP1	T5IP0	4444
IPC8	0850	_	C1IP2	C1IP1	C1IP0	_	C1RXIP2	C1RXIP1	C1RXIP0	—	SPI2IP2	SPI2IP1	SPI2IP0	—	SPI2EIP2	SPI2EIP1	SPI2EIP0	4444
IPC9	0852	_	IC5IP2	IC5IP1	IC5IP0	_	IC4IP2	IC4IP1	IC4IP0	—	IC3IP2	IC3IP1	IC3IP0	—	DMA3IP2	DMA3IP1	DMA3IP0	4444
IPC10	0854	_	OC7IP2	OC7IP1	OC7IP0	_	OC6IP2	OC6IP1	OC6IP0	_	OC5IP2	OC5IP1	OC5IP0	_	IC6IP2	IC6IP1	IC6IP0	4444

TABLE 4-2: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXGM6XX/7XX DEVICES

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The PMPIF/PMPIE/PMPIPx flags are not available on 44-pin devices.

IADL	= 4-2	. "	NIEKK				EGISTER			CODERA				CONTIN	IUED)			
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC11	0856	—	T6IP2	T6IP1	T6IP0	_	-	—	—	-	PMPIP2 ⁽¹⁾	PMPIP1 ⁽¹⁾	PMPIP0 ⁽¹⁾	—	OC8IP2	OC8IP1	OC8IP0	4444
IPC12	0858	_	T8IP2	T8IP1	T8IP0	_	MI2C2IP2	MI2C2IP1	MI2C2IP0	_	SI2C2IP2	SI2C2IP1	SI2C2IP0	_	T7IP2	T7IP1	T7IP0	4444
IPC13	085A	-	C2RXIP2	C2RXIP1	C2RXIP0	_	INT4IP2	INT4IP1	INT4IP0	_	INT3IP2	INT3IP1	INT3IP0	_	T9IP2	T9IP1	T9IP0	4444
IPC14	085C	-	DCIEIP2	DCIEIP1	DCIEIP0	_	QEI1IP2	QEI1IP2	QEI1IP0	_	PCEPIP2	PCEPIP1	PCEPIP0	_	C2IP2	C2IP1	C2IP0	4444
IPC15	085E	-	FLT1IP2	FLT1IP1	FLT1IP0	_	RTCCIP2 ⁽²⁾	RTCCIP1 ⁽²⁾	RTCCIP0 ⁽²⁾	_	_	_	_	_	DCIIP2	DCIIP1	DCIIP0	0404
IPC16	0860	-	CRCIP2	CRCIP1	CRCIP0	_	U2EIP2	U2EIP1	U2EIP0	_	U1EIP2	U1EIP1	U1EIP0	_	FLT2IP2	FLT2IP1	FLT2IP0	4440
IPC17	0862	-	C2TXIP2	C2TXIP1	C2TXIP0	_	C1TXIP2	C1TXIP1	C1TXIP0	_	_	_	_	_	_	_	_	4400
IPC18	0864	-	QEI2IP2	QEI2IP1	QEI2IP0	_	FLT3IP2	FLT3IP1	FLT3IP0	_	PCESIP2	PCESIP1	PCESIP0	_	_	_	_	4040
IPC19	0866	-	_	_	_	_	_	_	_	_	CTMUIP2	CTMUIP1	CTMUIP0	_	FLT4IP2	FLT4IP1	FLT4IP0	4000
IPC20	0868	-	U3TXIP2	U3TXIP1	U3TXIP0	_	U3RXIP2	U3RXIP1	U3RXIP0	_	U3EIP2	U3EIP1	U3EIP0	_	_	_	_	0000
IPC21	086A	-	U4EIP2	U4EIP1	U4EIP0	_	_	_	_	_	_	_	_	_	_	_	_	0000
IPC22	086C	-	SPI3IP2	SPI3IP1	SPI3IP0	_	SPI3EIP2	SPI3EIP1	SPI3EIP0	_	U4TXIP2	U4TXIP1	U4TXIP0	_	U4RXIP2	U4RXIP1	U4RXIP0	0000
IPC23	086E	_	PGC2IP2	PGC2IP1	PGC2IP0	_	PWM1IP2	PWM1IP1	PWM1IP0	_	—	_	_	_	_	_	_	4400
IPC24	0870	_	PWM6IP2	PWM6IP1	PWM6IP0	_	PWM5IP2	PWM5IP1	PWM5IP0	_	PWM4IP2	PWM4IP1	PWM4IP0	_	PWM3IP2	PWM3IP1	PWM3IP0	4444
IPC35	0886	_	JTAGIP2	JTAGIP1	JTAGIP0	_	ICDIP2	ICDIP1	ICDIP0	_	—	_	_	_	_	_	_	4400
IPC36	0888	_	PTG0IP2	PTG0IP1	PTG0IP0	_	PTGWDTIP2	PTGWDTIP1	PTGWDTIP0	_	PTGSTEPIP2	PTGSTEPIP1	PTGSTEPIP0	_	—	_		4440
IPC37	088A	_	—	_	_	_	PTG3IP2	PTG3IP1	PTG3IP0	_	PTG2IP2	PTG2IP1	PTG2IP0	_	PTG1IP2	PTG1IP1	PTG1IP0	0445
INTTREG	08C8	_	—	_	_	ILR3	ILR2	ILR1	ILR0	VECNUM7	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

TABLE 4-2: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXGM6XX/7XX DEVICES (CONTINUED)

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The PMPIF/PMPIE/PMPIPx flags are not available on 44-pin devices.

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	08C2	GIE	DISI	SWTRAP	_	_	_	_	_	_	_	_	_	—	INT2EP	INT1EP	INT0EP	0000
INTCON3	08C4	—	_		_	_	_	_	_	_	_	DAE	DOOVR	_	_	_	-	0000
INTCON4	08C6	_	_		_	_	_	_	_	_	_	_	_	_	_	_	SGHT	0000
IFS0	0800	_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	AD2IF	INT1IF	CNIF	CMPIF	MI2C1IF	SI2C1IF	0000
IFS2	0804	T6IF	_	PMPIF ⁽¹⁾	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF	IC5IF	IC4IF	IC3IF	DMA3IF	—	_	SPI2IF	SPI2EIF	0000
IFS3	0806	FLT1IF	RTCCIF ⁽²⁾		DCIIF	DCIEIF	QEI1IF	PSEMIF	_	_	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF	0000
IFS4	0808	—	_	CTMUIF	FLT4IF	QEI2IF	FLT3IF	PSESMIF	_	_	_	_	_	CRCIF	U2EIF	U1EIF	FLT2IF	0000
IFS5	080A	PWM2IF	PWM1IF		_	SPI3IF	SPI3EIF	U4TXIF	U4RXIF	U4EIF	_	_	_	U3TXIF	U3RXIF	U3EIF	-	0000
IFS6	080C	—	_	_	_	_	_	_	_	—	_	_	_	PWM6IF	PWM5IF	PWM4IF	PWM3IF	0000
IFS8	0810	JTAGIF	ICDIF	_	_	_	_	_	_	—	_	_	_	_	_	—	-	0000
IFS9	0812	—	_	_	_	_	_	_	—	—	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDTIF	PTGSTEPIF	-	0000
IEC0	0820	_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	AD2IE	INT1IE	CNIE	CMPIE	MI2C1IE	SI2C1IE	0000
IEC2	0824	T6IE	_	PMPIE ⁽¹⁾	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE	IC5IE	IC4IE	IC3IE	DMA3IE	—		SPI2IE	SPI2EIE	0000
IEC3	0826	FLT1IE	RTCCIE ⁽²⁾	-	DCIIE	DCIEIE	QEI1IE	PSEMIE		_	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE	0000
IEC4	0828	—	_	CTMUIE	FLT4IE	QEI2IE	FLT3IE	PSESMIE		—	—			CRCIE	U2EIE	U1EIE	FLT2IE	0000
IEC5	082A	PWM2IE	PWM1IE		—	SPI3IE	SPI3EIE	U4TXIE	U4RXIE	U4EIE	—			U3TXIE	U3RXIE	U3EIE		0000
IEC6	082C	—	_		—	_	_			—	—			PWM6IE	PWM5IE	PWM4IE	PWM3IE	0000
IEC8	0830	JTAGIE	ICDIE		_	_	_			—	—			—		—		0000
IEC9	0832	—	—		—	—	-	-	—	—	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTIE	PTGSTEPIE	-	0000
IPC0	0840	—	T1IP2	T1IP1	T1IP0	—	OC1IP2	OC1IP1	OC1IP0	—	IC1IP2	IC1IP1	IC1IP0	—	INT0IP2	INT0IP1	INT0IP2	4444
IPC1	0842	—	T2IP2	T2IP1	T2IP0	—	OC2IP2	OC2IP1	OC2IP0	—	IC2IP2	IC2IP1	IC2IP0	—	DMA0IP2	DMA0IP1	DMA0IP2	4444
IPC2	0844	—	U1RXIP2	U1RXIP1	U1RXIP0	—	SPI1IP2	SPI1IP1	SPI1IP0	—	SPI1EIP2	SPI1EIP1	SPI1EIP0	—	T3IP2	T3IP1	T3IP0	4444
IPC3	0846	—	_	_	—	—	DMA1IP2	DMA1IP1	DMA1IP0	—	AD1IP2	AD1IP1	AD1IP0	—	U1TXIP2	U1TXIP1	U1TXIP0	4444
IPC4	0848	_	CNIP2	CNIP1	CNIP0	—	CMPIP2	CMPIP1	CMPIP0	—	MI2C1IP2	MI2C1IP1	MI2C1IP0	—	SI2C1IP2	SI2C1IP1	SI2C1IP0	4444
IPC5	084A	-	IC8IP2	IC8IP1	IC8IP0	—	IC7IP2	IC7IP1	IC7IP0	-	AD2IP2	AD2IP1	AD2IP0	—	INT1IP2	INT1IP1	INT1IP0	4444
IPC6	084C	-	T4IP2	T4IP1	T4IP0	—	OC4IP2	OC4IP1	OC4IP0	-	OC3IP2	OC3IP1	OC3IP0	—	DMA2IP2	DMA2IP1	DMA2IP0	4444
IPC7	084E	-	U2TXIP2	U2TXIP1	U2TXIP0	—	U2RXIP2	U2RXIP1	U2RXIP0	-	INT2IP2	INT2IP1	INT2IP0	—	T5IP2	T5IP1	T5IP0	4444
IPC8	0850	_	_		_	—		_		—	SPI2IP2	SPI2IP1	SPI2IP0	—	SPI2EIP2	SPI2EIP1	SPI2EIP0	4444
IPC9	0852	-	IC5IP2	IC5IP1	IC5IP0	—	IC4IP2	IC4IP1	IC4IP0	-	IC3IP2	IC3IP1	IC3IP0	—	DMA3IP2	DMA3IP1	DMA3IP0	4444
IPC10	0854	_	OC7IP2	OC7IP1	OC7IP0	_	OC6IP2	OC6IP1	OC6IP0	—	OC5IP2	OC5IP1	OC5IP0	_	IC6IP2	IC6IP1	IC6IP0	4444

TABLE 4-3: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXGM3XX DEVICES

Note 1: The PMPIF/PMPIE/PMPIPx flags are not available on 44-pin devices.

IADL	- - -J	. "							OK USFI	CJJEFA				TINULD)			
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC11	0856	_	T6IP2	T6IP1	T6IP0	—	—	_	—	_	PMPIP2 ⁽¹⁾	PMPIP1 ⁽¹⁾	PMPIP0 ⁽¹⁾	—	OC8IP2	OC8IP1	OC8IP0	4444
IPC12	0858		T8IP2	T8IP1	T8IP0	_	MI2C2IP2	MI2C2IP1	MI2C2IP0	_	SI2C2IP2	SI2C2IP1	SI2C2IP0	_	T7IP2	T7IP1	T7IP0	4444
IPC13	085A	_	_	_	_	-	INT4IP2	INT4IP1	INT4IP0	-	INT3IP2	INT3IP1	INT3IP0	_	T9IP2	T9IP1	T9IP0	4444
IPC14	085C	_	DCIEIP2	DCIEIP1	DCIEIP0	_	QEI1IP2	QEI1IP2	QEI1IP0	_	PCEPIP2	PCEPIP1	PCEPIP0	_	_	_	_	4444
IPC15	085E	_	FLT1IP2	FLT1IP1	FLT1IP0		RTCCIP2 ⁽²⁾	RTCCIP1(2)	RTCCIP0(2)			_	_	_	DCIIP2	DCIIP1	DCIIP0	0404
IPC16	0860	_	CRCIP2	CRCIP1	CRCIP0		U2EIP2	U2EIP1	U2EIP0		U1EIP2	U1EIP1	U1EIP0	_	FLT2IP2	FLT2IP1	FLT2IP0	4440
IPC18	0864	_	C2TXIP2	C2TXIP1	C2TXIP0		FLT3IP2	FLT3IP1	FLT3IP0		PCESIP2	PCESIP1	PCESIP0	_	_		_	4040
IPC19	0866	_	_		_		_	-	_		CTMUIP2	CTMUIP1	CTMUIP0	_	FLT4IP2	FLT4IP1	FLT4IP0	0004
IPC20	0868	_	U3TXIP2	U3TXIP1	U3TXIP0	_	U3RXIP2	U3RXIP1	U3RXIP0	_	U3EIP2	U3EIP1	U3EIP0	_	_	_	_	0000
IPC21	086A	_	U4EIP2	U4EIP1	U4EIP0		_	-	_			_	_	_	_		_	0000
IPC22	086C	_	SPI3IP2	SPI3IP1	SPI3IP0		SPI3EIP2	SPI3EIP1	SPI3EIP0		U4TXIP2	U4TXIP1	U4TXIP0	_	U4RXIP2	U4RXIP1	U4RXIP0	0000
IPC23	086E	_	PGC2IP2	PGC2IP1	PGC2IP0		PWM1IP2	PWM1IP1	PWM1IP0			_	_	_	_		_	4400
IPC24	0870	_	PWM6IP2	PWM6IP1	PWM6IP0		PWM5IP2	PWM5IP1	PWM5IP0		PWM4IP2	PWM4IP1	PWM4IP0	_	PWM3IP2	PWM3IP1	PWM3IP0	4444
IPC35	0886	_	JTAGIP2	JTAGIP1	JTAGIP0		ICDIP2	ICDIP1	ICDIP0			_	_	_	_		_	4400
IPC36	0888	_	PTG0IP2	PTG0IP1	PTG0IP0	-	PTGWDTIP2	PTGWDTIP1	PTGWDTIP0		PTGSTEPIP2	PTGSTEPIP1	PTGSTEPIP0	—	_		_	4440
IPC37	088A	_	_	-	_	-	PTG3IP2	PTG3IP1	PTG3IP0		PTG2IP2	PTG2IP1	PTG2IP0	—	PTG1IP2	PTG1IP1	PTG1IP0	0444
INTTREG	08C8	_	_		_	ILR3	ILR2	ILR1	ILR0	VECNUM7	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

TABLE 4-3: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXGM3XX DEVICES (CONTINUED)

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The PMPIF/PMPIE/PMPIPx flags are not available on 44-pin devices.

Name Name NameAddr.Bit 10Bit 10Bit 10Bit 10Bit 10Bit 10Bit 10Bit 20Bit 10Bit 20Bit														MAP	ISTER N	SREG	TIMER	4-4:	TABLE 4
PR1 0102 Period Register 1 TICON 0104 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 — TSYNC TCS — TIM2 0106 - Time? Period Register FORATE TCKPS1 TCKPS1 TCKPS1 TCKPS0 — TSYNC TCS — TIM3 0106 - Time? Register for 32-bit timer operations only) - TTSYNC TCS — TRR3H_D 0106 - - Time? Period Register 3 - TCS - - - TGATE TCKPS0 T32 - TCS - - - TGATE TCKPS0 TSD - TCS - - - TGATE TCKPS0 TSD - TCS - - TTSD - TCS - - TGATE TCKPS0 TSD - TCS - TTSD - TTSD TCS - TTSD TTSD TCS - TTSD TTSD	All Resets	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8	Bit 9	Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	Bit 15	Addr.	-
TICON 014// TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 - TSYNC TCS - TMR2 0106 - Timer2 Register - TGATE TCKPS1 TCKPS0 - TSYNC TCS - TMR3 0106 - Timer3 Register - TS2-bit filter operations only) - TCKPS0 T32 - TCS - - - - TCS - - TCS - - TCS - TCS - TCS - TCS - TCS - TCS 1 1 1	0000							r	er1 Registe	Tim								0100	TMR1
TMR2 0.106 Timer2 Register TMR3HLD 0108 Timer3 Holding Register (For 32-bit timer operations only) TMR3 0100 Period Register 2 PR2 0100 Period Register 2 PR3 0110 TON - TSIDL - - - TGATE TCKPS1 TCKPS0 T32 - TCS - T3CON 0110 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR4 0110 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR4HD 0110 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR5HD 0116 - - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - PR5 </td <td>FFFF</td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td>od Register</td> <td>Peri</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0102</td> <td>PR1</td>	FFFF	-						1	od Register	Peri								0102	PR1
TMR3HLD 0108 Timer3 Holding Register (For 32-bit timer operations only) TMR3 010A Timer3 Register PR2 010C Period Register 2 PR3 0100 Period Register 2 PR3 0100 Timer3 Register 2 PR3 0100 Timer3 Register 2 PR3 0110 TON - TISDL - - Period Register 1 TMR4 0110 ToN - Timer3 Register TMR4 0114 Timer5 Holding Register (For 32-bit timer operations only) TMR5 OTIR TIMEr5 Register TMR5 OTIR ToKPS1 TCKPS1	0000	_	TCS	TSYNC	_	TCKPS0	TCKPS1	TGATE		_	_	_	—	_	TSIDL	_	TON	0104	T1CON
TMR3 010A Timer3 Register 7 PR2 010C Period Register 3 TZCON 0110 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - T3CON 0112 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR4 0114 - - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR4 0114 - - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR5 0114 - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR5 0118 - - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - T4CON 0112 TON <	0000	-						r	er2 Registe	Tim								0106	TMR2
PR2 010C Period Register 2 PR3 010E Period Register 3 T2CON 0110 TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - T3CON 0112 TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR4 0114 - - - - - - TGATE TCKPS0 T32 - TCS - TMR4 0114 - - - - - - TGATE TCKPS0 T32 - TCS - TMR5HLD 0118 - - - - - Period Register 4 Period Register 4 PR5 0110 - - - - - - TGATE TCKPS0 T32 - TCS - T4CON 0112 TON - TSIDL - - - - TGA	xxxx						ions only)	timer operat	(For 32-bit	g Register	er3 Holdin	Time						0108	TMR3HLD
PR3 010E Period Register 3 T2CON 0110 TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - T3CON 0112 TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - T3CON 0112 TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - TMR4 0114 - - - - TGATE TCKPS0 T32 - TCS - TMR5 0116 - - Timer5 Holding Register (For 32-bit timer operations only) - TCS - - - TGATE TCKPS0 T32 - TCS - PR4 0114 - - - - TGATE TCKPS0 T32 - TCS - T4CON 0112 TON	0000							r	er3 Registe	Tim								010A	TMR3
T2CON 0110 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - T3CON 0112 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR4 0114 - - - - TGATE TCKPS1 TCKPS0 - - TCS - TMR4 0114 - - - - TGS0 - - TCS 10116 - - TGATE TCKPS1 TCKPS0 T32 - TCS - - TCS -	FFFF							2	od Register	Peri								010C	PR2
T3CON 0112 TON — TSIDL — — — — TGATE TCKPS0 — — — TCS — TMR4 0114	FFFF							3	od Register	Peri								010E	PR3
TMR4 0114 Immediate Timer4 Register TMR4LD 0116 Timer5 Holding Register (For 32-bit timer operations only) TMR5 0118 PR4 011A PR5 011C TMR6 012 TMR6 012 TMR7 012 TMR7 012 PR6 012 TMR7 0126 TMR7 0126 PR7 0128 PR7 0128 PR7 0120 TON — TMR7 0126 PR7 0128 PR7 0120 TON — TMR7 0126 PR7 0120 TON — TMR7 0126 PR7 0128 PR7 0120 TON — TMR7 0126 PR7 0120 TON — TMR7 0126 PR7 0120 TON — TMR8 0130	0000	—	TCS	—	T32	TCKPS0	TCKPS1	TGATE	_	_	_	—	—		TSIDL		TON	0110	T2CON
TMRSHLD 0116 TimerS Holding Register (For 32-bit timer operations only) TMRS 0118 TimerS Register PR4 011A Period Register 4 PR5 011C Period Register 5 T4CON 011E TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - T5CON 0120 TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR6 0120 TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR6 0122 TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR7 0126 Timer7 Holding Register (For 32-bit timer operations only) TImer7 Register Period Register 6 PR7 012A TSIDL - - - - TGATE TCKPS0 T32	0000	—	TCS	—	—	TCKPS0	TCKPS1	TGATE	_	_	_	—	—		TSIDL		TON	0112	T3CON
TMR5 0118 Timer5 Register PR4 011A Period Register 4 PR5 011C Period Register 5 T4CON 011E TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T4CON 011E TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — TMR6 0120 TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — TMR6 0122 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 — — — — — — — — — — TCS — — — — — — TCS P P P P P P P P P P <t< td=""><td>0000</td><td></td><td></td><td></td><td></td><td></td><td></td><td>r</td><td>er4 Registe</td><td>Tim</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0114</td><td>TMR4</td></t<>	0000							r	er4 Registe	Tim								0114	TMR4
PR4 011A Period Register 4 PR5 011C Period Register 5 T4CON 011E TON — TSIDL — — — — TGATE TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — TMR6 0122 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — TMR7 0126	xxxx						ions only)	timer operat	(For 32-bit	g Register	er5 Holdin	Time						0116	TMR5HLD
PR5 011C Period Register 5 T4CON 011E TON — TSIDL — — — — TGATE TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — — TGATE TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — TGATE TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — TGATE TCKPS0 T32 — TCS — TMR6 0122	0000							r	er5 Registe	Tim								0118	TMR5
T4CON 011E TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — TMR6 0122	FFFF							4	od Register	Peri								011A	PR4
T5CON 0120 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 — — TCS — TMR6 0122	FFFF							5	od Register	Peri								011C	PR5
TMR6 0122 Timer6 Register TMR7HLD 0124 Timer7 Holding Register (For 32-bit timer operations only) TMR7 0126 Timer7 Register PR6 0128 Period Register 6 PR7 012A Period Register 7 T6CON 012C TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR8 0130 - TSIDL - - - - TGATE TCKPS1 TCKPS0 -	0000	—	TCS	—	T32	TCKPS0	TCKPS1	TGATE	—			—	—		TSIDL	-	TON	011E	T4CON
TMR7 HLD 0124 Timer7 Holding Register (For 32-bit timer operations only) TMR7 0126 Timer7 Register PR6 0128 Period Register 6 PR7 012A Period Register 7 T6CON 0122 TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR8 0130 - TSIDL - - - - TGATE TCKPS1 TCKPS0 - - - - - TImer8 Register	0000	—	TCS	—	—	TCKPS0	TCKPS1	TGATE	—			—	—		TSIDL		TON	0120	T5CON
TMR7 0126 Timer7 Register PR6 0128 Period Register 6 PR7 012A Period Register 7 T6CON 012C TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR8 0130 - TSIDL - - - - TGATE TCKPS1 TCKPS0 - - - - TGATE TCKPS1 TCKPS0 - <td>0000</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>r</td> <td>er6 Registe</td> <td>Tim</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0122</td> <td>TMR6</td>	0000							r	er6 Registe	Tim								0122	TMR6
PR6 0128 Period Register 6 PR7 012A Period Register 7 T6CON 012C TON — TSIDL — — — TGATE TCKPS0 T32 — TCS — T7CON 012E TON — TSIDL — — — — — TGATE TCKPS0 T32 — TCS — T7CON 012E TON — TSIDL — — — — — TGATE TCKPS0 T32 — TCS — TMR8 0130 — TSIDL — — — — TImer8 Register	xxxx						ions only)	timer operat	For 32-bit	g Register	er7 Holdin	Time						0124	TMR7HLD
PR7 012A Period Register 7 T6CON 012C TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR8 0130 - TSIDL - - - TImer8 Register	0000							r	er7 Registe	Tim								0126	TMR7
T6CON 012C TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T7CON 012E TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T7CON 012E TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 — — TCS — TMR8 0130	FFFF							6	od Register	Peri								0128	PR6
T7CON 012E TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 — — TCS — TMR8 0130	FFFF							7	od Register	Peri								012A	PR7
TMR8 0130 Timer8 Register	0000	—	TCS	—	T32	TCKPS0	TCKPS1	TGATE	—	—	_	—	—	—	TSIDL	_	TON	012C	T6CON
	0000	—	TCS	—	_	TCKPS0	TCKPS1	TGATE	_	—	_	—	—	—	TSIDL	—	TON	012E	T7CON
TMR9HLD 0132 Timer9 Holding Register (For 32-bit timer operations only)	0000							r	er8 Registe	Tim								0130	TMR8
	xxxx						ions only)	timer operat	For 32-bit	g Register	er9 Holdin	Time						0132	TMR9HLD
TMR9 0134 Timer9 Register	0000							r	er9 Registe	Tim								0134	TMR9
PR8 0136 Period Register 8	FFFF							8	od Register	Peri								0136	PR8
PR9 0138 Period Register 9	FFFF							9	od Register	Peri								0138	PR9
T8CON 013A TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS —	0000	-	TCS	—	T32	TCKPS0	TCKPS1	TGATE	_	_	_	_	—	_	TSIDL	_	TON	013A	T8CON
T9CON 013C TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 — — TCS —	0000	-	TCS	-	_	TCKPS0	TCKPS1	TGATE	_	_	_	_	—	—	TSIDL	_	TON	013C	T9CON

dsPIC33EPXXXGM3XX/6XX/7XX

TABLE 4-4: TIMERS REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1CON1	0140	—	-	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC1CON2	0142	—		—	_	—	_		IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC1BUF	0144								Input Cap	ture 1 Buff	er Register							xxxx
IC1TMR	0146								Input Cap	ture 1 Tim	er Register					_		0000
IC2CON1	0148	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC2CON2	014A	_	_	—	—	—	—	—	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC2BUF	014C								Input Cap	ture 2 Buff	er Register							xxxx
IC2TMR	014E			-					Input Cap	ture 2 Tim	er Register							0000
IC3CON1	0150	—	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—		—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC3CON2	0152	—	—	—	—	—	—	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC3BUF	0154								Input Cap	ture 3 Buff	er Register							xxxx
IC3TMR	0156																	0000
IC4CON1	0158	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC4CON2	015A	_	IC32 ICTRIG TRIGSTAT - SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL Input Capture 4 Buffer Register															000D
IC4BUF	015C		Input Capture 4 Buffer Register															xxxx
IC4TMR	015E																	0000
IC5CON1	0160		_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0			_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC5CON2	0162	_	—	—	_	—	_	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC5BUF	0164										er Register							XXXX
IC5TMR	0166			r	1	1	1		Input Cap	ture 5 Tim	er Register	-	T		r	1		0000
IC6CON1	0168	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—	-	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC6CON2	016A	_	—	—	—	—	—	—	IC32		TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC6BUF	016C										er Register							xxxx
IC6TMR	016E								Input Cap	ture 6 Tim	er Register							0000
IC7CON1	0170	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0		—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC7CON2	0172	_	—	—				—	IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC7BUF	0174										er Register							XXXX
IC7TMR	0176			10010	1070515	107051	107051 5		Input Cap	ture 7 Tim	er Register	1010	1001/	100115	10140	1014	10140	0000
IC8CON1	0178	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	-	-	ICI1	ICI0	ICOV		ICM2	ICM1	ICM0	0000
IC8CON2	017A	—	—	—	—	—	—	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	
IC8BUF	017C										er Register							XXXX
IC8TMR	017E				lemented r						er Register							0000

TABLE 4-5: INPUT CAPTURE 1 THROUGH INPUT CAPTURE 8 REGISTER MAP

IABLE 4	4-0:	00	IPUIC			SIER W	AP											
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON1	0900	_	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_	ENFLTB	ENFLTA	—	OCFLTB	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC1CON2	0902	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC1RS	0904							Ou	Itput Comp	are 1 Seco	ondary Regis	ter						xxxx
OC1R	0906								Output	Compare 7	1 Register							xxxx
OC1TMR	0908							Out	tput Comp	are 1 Time	r Value Regis	ster						xxxx
OC2CON1	090A	_	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	—	ENFLTB	ENFLTA	-	OCFLTB	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC2CON2	090C	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	—	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC2RS	090E							Ou	Itput Comp	oare 2 Seco	ondary Regis	ter						xxxx
OC2R	0910								Output	Compare 2	2 Register							xxxx
OC2TMR	0912						-	Ou	tput Comp	are 2 Time	r Value Regis	ster		-				xxxx
OC3CON1	0914	—	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC3CON2	0916	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	—	_	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC3RS	0918		Output Compare 3 Secondary Register															xxxx
OC3R	091A		Output Compare 3 Register															xxxx
OC3TMR	091C																	xxxx
OC4CON1	091E	—	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC4CON2	0920	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	—	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC4RS	0922							Ou	tput Comp	oare 4 Seco	ondary Regis	ter						xxxx
OC4R	0924								Output	Compare 4	4 Register							xxxx
OC4TMR	0926							Ou	tput Comp	are 4 Time	r Value Regis	ster						xxxx
OC5CON1	0928		_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	—	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC5CON2	092A	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	—	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC5RS	092C							Ou	tput Comp	are 5 Seco	ondary Regis	ter						xxxx
OC5R	092E								Output	Compare &	5 Register							xxxx
OC5TMR	0930							Ou	tput Comp	are 5 Time	r Value Regis	ster						xxxx
OC6CON1	0932	—	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	—	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC6CON2	0934	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	—	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC6RS	0936							Ou	<u> </u>		ondary Regis	ter						xxxx
OC6R	0938								Output	Compare 6	6 Register							xxxx
OC6TMR	093A							Out	tput Comp	are 6 Time	r Value Regis	ster						xxxx

|--|

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC7CON1	093C	_	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC7CON2	093E	FLTMD	FLTOUT	FLTTRIEN	OCINV		—	—	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC7RS	0940							Ou	tput Comp	are 7 Seco	ondary Regis	ter						xxxx
OC7R	0942		Output Compare 7 Register															xxxx
OC7TMR	0944		Output Compare 7 Negister Output Compare 7 Timer Value Register															xxxx
OC8CON1	0946	_	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	—	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC8CON2	0948	FLTMD	FLTOUT	FLTTRIEN	OCINV		—	—	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC8RS	094A							Ou	tput Comp	are 8 Seco	ondary Regis	ter						xxxx
OC8R	094C								Output	Compare 8	8 Register							xxxx
OC8TMR	094E							Out	put Compa	are 8 Time	Value Regis	ster						xxxx

IABLE 4	+-/.	FIGK	EGIST															
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTGCST	0AC0	PTGEN	_	PTGSIDL	PTGTOGL	_	PTGSWT	PTGSSEN	PTGIVIS	PTGSTRT	PTGWDTO	_	—	—	—	PTGITM1	PTGITM0	0000
PTGCON	0AC2	PTGCLK2	PTGCLK1	PTGCLK0	PTGDIV4	PTGDIV3	PTGDIV2	PTGDIV1	PTGDIV0	PTGPWD3	PTGPWD2	PTGPWD1	PTGPWD0	_	PTGWDT2	PTGWDT1	PTGWDT0	0000
PTGBTE	0AC4	ADCTS4	ADCTS3	ADCTS2	ADCTS1	IC4TSS	IC3TSS	IC2TSS	IC1TSS	OC4CS	OC3CS	OC2CS	OC1CS	OC4TSS	OC3TSS	OC2TSS	OC1TSS	0000
PTGHOLD	0AC6				•			•	PTGł	HOLD<15:0>		•		•	•			0000
PTGT0LIM	0AC8								PTG	OLIM<15:0>								0000
PTGT1LIM	0ACA								PTG	TLIM<15:0>								0000
PTGSDLIM	0ACC								PTGS	SDLIM<15:0>								0000
PTGC0LIM	0ACE								PTGC	COLIM<15:0>								0000
PTGC1LIM	0AD0								PTGC	C1LIM<15:0>								0000
PTGADJ	0AD2								PTG	ADJ<15:0>								0000
PTGL0	0AD4								PT	GL0<15:0>								0000
PTGQPTR	0AD6			—	—			_	—	—	—	—		F	PTGQPTR<4	:0>		0000
PTGQUE0	0AD8				STEP1	<7:0>							STEP0	<7:0>				0000
PTGQUE1	0ADA				STEP3	<7:0>							STEP2	<7:0>				0000
PTGQUE2	0ADC				STEP5	<7:0>							STEP4	<7:0>				0000
PTGQUE3	0ADE				STEP7	<7:0>							STEP6	<7:0>				0000
PTGQUE4	0AE0				STEP9	<7:0>							STEP8	<7:0>				0000
PTGQUE5	0AE2				STEP11	<7:0>							STEP10	<7:0>				0000
PTGQUE6	0AE4				STEP13	<7:0>							STEP12	2<7:0>				0000
PTGQUE7	0AE6				STEP15	i<7:0>							STEP14	<7:0>				0000
PTGQUE8	0x0AE8	STEP17<7:0> STEP16<7:0>											0000					
PTGQUE9	0x0AEA				STEP19	<7:0>							STEP18	<7:0>				0000
PTGQUE10	0x0AEC				STEP21	<7:0>							STEP20	<7:0>				0000
PTGQUE11	0x0AEE				STEP23	<7:0>							STEP22	2<7:0>				0000
PTGQUE12	0x0AF0				STEP25	<7:0>							STEP24	<7:0>				0000
PTGQUE13	0x0AF2				STEP27	<7:0>							STEP26	6<7:0>				0000
PTGQUE14	0x0AF4				STEP29	<7:0>							STEP28	<7:0>				0000
PTGQUE15	0x0AF6				STEP31	<7:0>							STEP30	<7:0>				0000

TABLE 4-7: PTG REGISTER MAP

TABLE 4-8: PWM REGISTER MAP

SFR Name Add	ddr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTCON 0C	C00	PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SYNCSRC2	SYNCSRC1	SYNCSRC0	SEVTPS3	SEVTPS2	SEVTPS1	SEVTPS0	0000
PTCON2 0C	C02	_	_	_	—	_	_	_	_	—	_	_	_	_	F	PCLKDIV<2:0	>	0000
PTPER 0C	C04									PTPER	<15:0>							00F8
SEVTCMP 0C	C06									SEVTCM	1P<15:0>							0000
MDC 0C	C0A	MDC<15:0> 0									0000							
STCON 0C	C0E	—	—	Ι	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SYNCSRC2	SYNCSRC1	SYNCSRC0	SEVTPS3	SEVTPS2	SEVTPS1	SEVTPS0	0000
STCON2 0C	C10	—	—	_	_	—	—	_	_			—	—	_	F	PCLKDIV<2:0	>	0000
STPER 0C	C12									STPER	<15:0>							0000
SSEVTCMP 0C	C14	SSEVTCMP<15:0> 000						0000										
CHOP 0C	C1A C	CHPCLKEN	—	_	_	_	—	CHOPCLK9	CHOPCLK8	CHOPCLK7	CHOPCLK6	CHOPCLK5	CHOPCLK4	CHOPCLK3	CHOPCLK2	CHOPCLK1	CHOPCLK0	0000
PWMKEY 0C	C1E	E PWMKEY<15:0>							0000									

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-9: **PWM GENERATOR 1 REGISTER MAP**

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON1	0C20	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	DTCP	-	MTBS	CAM	XPRES	IUE	0000
IOCON1	0C22	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	C000
FCLCON1	0C24	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000
PDC1	0C26								PDC	:1<15:0>								FFF8
PHASE1	0C28								PHAS	E1<15:0>								0000
DTR1	0C2A	_	_							DTR1	l<13:0>							0000
ALTDTR1	0C2C	_	_	- ALTDTR1<13:0> 00							0000							
SDC1	0C2E								SDC	:1<15:0>								0000
SPHASE1	0C30								SPHAS	SE1<15:0>								0000
TRIG1	0C32								TRGC	MP<15:0>								0000
TRGCON1	0C34	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	—	—	—	_	—	—	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
PWMCAP1	0C38	PWMCAP1<15:0> 000					0000											
LEBCON1	0C3A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	—	_	—	—	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY1	0C3C	_	LEB<11:0> 0000							0000								
AUXCON1	0C3E	_	BLANKSEL3 BLANKSEL2 BLANKSEL1 BLANKSEL0 CHOPSEL3 CHOPSEL2 CHOPSEL1 CHOPSEL0 CHOPHEN CHOPLEN 0000															
Legend:	= u	unimplemented, read as '0'. Reset values are shown in hexadecimal.																

DS70000689D-page 57

TABLE 4-10: PWM GENERATOR 2 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON2	0C40	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	DTCP	_	MTBS	CAM	XPRES	IUE	0000
IOCON2	0C42	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	C000
FCLCON2	0C44	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	00F8
PDC2	0C46								PDC2	<15:0>						•	•	0000
PHASE2	0C48								PHASE	2<15:0>								0000
DTR2	0C4A	_	_							DTR2	<13:0>							0000
ALTDTR2	0C4C	_	_		ALTDTR2<13:0> 00								0000					
SDC2	0C4E								SDC2	<15:0>								0000
SPHASE2	0C50								SPHAS	=2<15:0>								0000
TRIG2	0C52								TRGCM	IP<15:0>								0000
TRGCON2	0C54	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	_	_	_	_	_	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
PWMCAP2	0C78			PWMCAP2<15:0> 0000								0000						
LEBCON2	0C5A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	—	—	—	_	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY2	0C5C	_	_	_	_		-		•		LEB<1	1:0>	-			•	•	0000
AUXCON2	0C5E	_	_	_	_	BLANKSEL3	ANKSEL3 BLANKSEL2 BLANKSEL1 BLANKSEL0 — CHOPSEL3 CHOPSEL2 CHOPSEL1 CHOPSEL0 CHOPHEN CHOPLEN 000								0000			

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-11: PWM GENERATOR 3 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON3	0C60	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	DTCP		MTBS	CAM	XPRES	IUE	0000
IOCON3	0C62	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	C000
FCLCON3	0C64	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	00F8
PDC3	0C66								PDC3	<15:0>								0000
PHASE3	0C68								PHASE	3<15:0>								0000
DTR3	0C6A	_	_							DTR3	<13:0>							0000
ALTDTR3	0C6C	_	-			ALTDTR3<13:0>						0000						
SDC3	0C6E								SDC3	<15:0>								0000
SPHASE3	0C70								SPHASE	E3<15:0>								0000
TRIG3	0C72								TRGCM	IP<15:0>								0000
TRGCON3	0C74	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	_	_	_	_	_	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
PWMCAP3	0C78					PWMCAP3<15:0>						0000						
LEBCON3	0C7A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	_	_	_	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY3	0C7C	_	-	_	_	LEB<11:0> 00							0000					
AUXCON3	0C7E	_	-	_	_	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0	_	_	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN	0000

TABLE 4-12: PWM GENERATOR 4 REGISTER MAP

	• ••																	
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON4	0C80	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	DTCP	_	MTBS	CAM	XPRES	IUE	0000
IOCON4	0C82	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	C000
FCLCON4	0C84	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	00F8
PDC4	0C86								PDC3	<15:0>								0000
PHASE4	0C88								PHASE	3<15:0>								0000
DTR4	0C8A	_	_							DTR3	<13:0>							0000
ALTDTR4	0C8C	_	_										0000					
SDC4	0C8E								SDC4	<15:0>								0000
SPHASE4	0C90								SPHASE	4<15:0>								0000
TRIG4	0C92								TRGCM	P<15:0>								0000
TRGCON4	0C94	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	—	_	_		_	—	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
PWMCAP4	0C98		PWMCAP4<15:0> 0000								0000							
LEBCON4	0C9A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	-	_	_	_	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY4	0C9C	—	_	_	_						LEB<	11:0>						0000
AUXCON4	0C9E	_	_	_	_	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0	_	_	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN	0000
l egend:	= un	inimplemented read as '0'. Reset values are shown in hexadecimal																

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: PWM GENERATOR 5 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON5	0CA0	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	DTCP	_	MTBS	CAM	XPRES	IUE	0000
IOCON5	0CA5	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	C000
FCLCON5	0CA4	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	00F8
PDC5	0CA6								PDC5	<15:0>								0000
PHASE5	0CA8								PHASE	5<15:0>								0000
DTR5	0CAA	_	_							DTR5<	13:0>							0000
ALTDTR5	0CAC	_	_										0000					
SDC5	0CAE								SDC5	<15:0>								0000
SPHASE5	0CB0								SPHASE	=5<15:0>								0000
TRIG5	0CB2								TRGCM	1P<15:0>								0000
TRGCON5	0CB4	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	_	_	_	_	_	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
PWMCAP5	0CB8					PWMCAP5<15:0> 00							0000					
LEBCON5	0CBA	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	_	_	_	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY5	0CBC	_	_	_	_						LEB<	11:0>						0000
AUXCON5	0CBE		-	_	_	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0	_	_	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN	0000

TABLE 4-14: PWM GENERATOR 6 REGISTER MAP

															-			1
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON6	0CC0	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	DTCP	-	MTBS	CAM	XPRES	IUE	0000
IOCON6	0CC2	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	C000
FCLCON6	0CC4	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	00F8
PDC6	0CC6								PDC6	<15:0>								0000
PHASE6	0CC8								PHASE	6<15:0>								0000
DTR6	0CCA	_	_							DTR6	<13:0>							0000
ALTDTR6	00000	_	_										0000					
SDC6	0CCE								SDC6	<15:0>								0000
SPHASE6	0CD0								SPHASE	6<15:0>								0000
TRIG6	0CD2								TRGCM	P<15:0>								0000
TRGCON6	0CD4	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	—	—	_	_	—	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
PWMCAP6	0CD8				PWMCAP6<15:0> 000							0000						
LEBCON6	0CDA	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	—	—	—	_	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY6	0CDC	_	-	_	_				•	•	LEB<	11:0>		•	•			0000
AUXCON6	0CDE	_	_	_	_	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0	_	_	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN	0000
Logondu																		

TABLE 4-15: QEI1 REGISTER MAP

	15.		ILC IS															
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
QEI1CON	01C0	QEIEN	—	QEISIDL	PIMOD2	PIMOD1	PIMOD0	IMV1	IMV0	—	INTDIV2	INTDIV1	INTDIV0	CNTPOL	GATEN	CCM1	CCM0	0000
QEI1IOC	01C2	QCAPEN	FLTREN	QFDIV2	QFDIV1	QFDIV0	OUTFNC1	OUTFNC0	SWPAB	HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	INDEX	QEB	QEA	000x
QEI1STAT	01C4	—	—	PCHEQIRQ	PCHEQIEN	PCLEQIRQ	PCLEQIEN	POSOVIRQ	POSOVIEN	PCIIRQ	PCIIEN	VELOVIRQ	VELOVIEN	HOMIRQ	HOMIEN	IDXIRQ	IDXIEN	0000
POS1CNTL	01C6							F	POSCNT<15:	0>								0000
POS1CNTH	01C8							P	OSCNT<31:1	6>								0000
POS1HLD	01CA							F	POSHLD<15:	0>								0000
VEL1CNT	01CC							Y	VELCNT<15:0)>								0000
INT1TMRL	01CE								INTTMR<15:0)>								0000
INT1TMRH	01D0														0000			
INT1HLDL	01D2														0000			
INT1HLDH	01D4							I	NTHLD<31:1	6>								0000
INDX1CNTL	01D6							I	NDXCNT<15:	0>								0000
INDX1CNTH	01D8							IN	NDXCNT<31:	16>								0000
INDX1HLD	01DA							I	NDXHLD<15:	0>								0000
QEI1GECL	01DC							(QEIGEC<15:()>								0000
QEI1ICL	01DC		QEIIC<15:0> 0									0000						
QEI1GECH	01DE		QEIGEC<31:16> 00									0000						
QEI1ICH	01DE								QEIIC<31:16	>								0000
QEI1LECL	01E0		QEILEC<15:0> 0									0000						
QEI1LECH	01E2							(QEILEC<31:1	6>								0000
Lonondi																		

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
QEI2CON	05C0	QEIEN	_	QEISIDL	PIMOD2	PIMOD1	PIMOD0	IMV1	IMV0	—	INTDIV2	INTDIV1	INTDIV0	CNTPOL	GATEN	CCM1	CCM0	0000
QEI2IOC	05C2	QCAPEN	FLTREN	QFDIV2	QFDIV1	QFDIV0	OUTFNC1	OUTFNC0	SWPAB	HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	INDEX	QEB	QEA	000x
QEI2STAT	05C4	—		PCHEQIRQ	PCHEQIEN	PCLEQIRQ	PCLEQIEN	POSOVIRQ	POSOVIEN	PCIIRQ	PCIIEN	VELOVIRQ	VELOVIEN	HOMIRQ	HOMIEN	IDXIRQ	IDXIEN	0000
POS2CNTL	05C6							F	POSCNT<15:)>								0000
POS2CNTH	05C8							P	OSCNT<31:1	6>								0000
POS2HLD	05CA							ł	POSHLD<15:()>								0000
VEL2CNT	05CC							,	VELCNT<15:0)>								0000
INT2TMRL	05CE								INTTMR<15:0)>								0000
INT2TMRH	05D0		INTTMR<31:16>								0000							
INT2HLDL	05D2		INTHLD<15:0>								0000							
INT2HLDH	05D4							I	NTHLD<31:10	6>								0000
INDX2CNTL	05D6							I	NDXCNT<15:	0>								0000
INDX2CNTH	05D8							II	NDXCNT<31:1	6>								0000
INDX2HLD	05DA							I	NDXHLD<15:	0>								0000
QEI2GECL	05DC								QEIGEC<15:0)>								0000
QEI2ICL	05DC		QEIIC<15:0>								0000							
QEI2GECH	05DE		QEIGEC<31:16>								0000							
QEI2ICH	05DE								QEIIC<31:16	>								0000
QEI2LECL	05E0		QEILEC<15:0>									0000						
QEI2LECH	05E2							(QEILEC<31:10	6>								0000

TABLE 4-17:	I2C1 AND I2C2 REGISTER MAP
--------------------	----------------------------

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets		
I2C1RCV	0200	—	_	—	-	—	_	—	_				I2C1 Receiv	ve Register				0000		
I2C1TRN	0202	—	_	_	_	—	_	—	_				I2C1 Transr	nit Register				OOFF		
I2C1BRG	0204							В	Baud Rate Generator Register											
I2C1CON	0206	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW SMEN GCEN STREN ACKDT ACKEN RCEN PEN RSEN SEN :												
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000		
I2C1ADD	020A	_	_	_	_	_	_					I2C1 Addre	ess Register					0000		
I2C1MSK	020C	_	_	_	_	_	_				12	2C1 Address	Mask Regis	ster				0000		
I2C2RCV	0210	_	_	_	_	_	_	_	-				I2C2 Receiv	ve Register				0000		
I2C2TRN	0212	_	_	_	_	_	_	_	-				I2C2 Transr	nit Register				OOFF		
I2C2BRG	0214							В	aud Rate C	Generator R	egister							0000		
I2C2CON	0216	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000		
I2C2STAT	0218	ACKSTAT	TRSTAT	—	_	—	BCL	GCSTAT	ADD10	D IWCOL I2COV D_A P S R_W RBF TBF										
I2C2ADD	021A	_	_	_	_	—	_			I2C2 Address Register										
I2C2MSK	021C		_	—	—	—	_			I2C2 Address Mask Register										

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-18: UART1 AND UART2 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets			
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000			
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF													
U1TXREG	0224	_		—		—	—	—	UART1 Transmit Register												
U1RXREG	0226	_	_	_	_	_	_	_				UART1	Receive Re	gister				0000			
U1BRG	0228							Ba	ud Rate C	Generator Pre	scaler							0000			
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000			
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110			
U2TXREG	0234	_	_	_	_	_	_	_				UART2	Fransmit Re	gister				xxxx			
U2RXREG	0236	_	_	_	_	—	_	—													
U2BRG	0238							Ba	ud Rate C	Generator Pre	scaler							0000			

TABLE 4-19: UART3 AND UART4 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U3MODE	0250	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U3STA	0252	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U3TXREG	0254															xxxx		
U3RXREG	0256	_														0000		
U3BRG	0258							Baud I	Rate Gene	erator Presca	ler							0000
U4MODE	02B0	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U4STA	02B2	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U4TXREG	02B4	_	_	_	_	_	_	_				UART4 T	ransmit Reg	gister				xxxx
U4RXREG	02B6	_	_	_	_	_	_	_				UART4 F	Receive Reg	gister				0000
U4BRG	02B8							Baud I	Rate Gene	erator Presca	ler							0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-20: SPI1, SPI2 AND SPI3 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	—	SPISIDL	—	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	—	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	SPIBEN	0000
SPI1BUF	0248							SPI1 Tran	smit and Re	ceive Buffe	er Register							0000
SPI2STAT	0260	SPIEN	_	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	—	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	SPIBEN	0000
SPI2BUF	0268							SPI2 Tran	smit and Re	ceive Buffe	er Register							0000
SPI3STAT	02A0	SPIEN	_	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI3CON1	02A2	_	—	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI3CON2	02A4	FRMEN	SPIFSD	FRMPOL	_	—	—	_	_	_	—	_	_	—	_	FRMDLY	SPIBEN	0000
SPI3BUF	02A8							SPI3 Tran	smit and Re	ceive Buffe	er Register							0000

TABLE 4-21: DCI REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DCICON1	0280	DCIEN	r	DCISIDL	r	DLOOP	CSCKD	CSCKE	COFSD	UNFM	CSDOM	DJST	r	r	r	COFSM1	COFSM0	0000
DCICON2	0282	r	r	r	r	BLEN1	BLEN0	r	COFSG3	COFSG2	COFSG1	COFSG0	r	WS3	WS2	WS1	WS0	0000
DCICON3	0284	r	r	r	r						BCG<	11:0>						0000
DCISTAT	0286	r	r	r	r	SLOT3	SLOT2	SLOT1	SLOT0	r	r	r	r	ROV	RFUL	TUNF	TMPTY	0000
TSCON	0288		TSE<15:0>															0000
RSCON	028C																	0000
RXBUF0	0290							F	Receive 0 D	ata Registe	r							uuuu
RXBUF1	0292							F	Receive 1 D	ata Registe	r							uuuu
RXBUF2	0294							F	Receive 2 D	ata Registe	r							uuuu
RXBUF3	0296							F	Receive 3 D	ata Registe	r							uuuu
TXBUF0	0298							T	ransmit 0 D	ata Registe	r							0000
TXBUF1	029A							T	ransmit 1 D	ata Registe	r							0000
TXBUF2	029C							Г	ransmit 2 D	ata Registe	r							0000
TXBUF3	029E							I	ransmit 3 D	ata Registe	r							0000
Lanardi		L				1 (a) D												

Legend: u = unchanged; r = reserved; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

No.No.No.No.No.No.No.No.No.No.No.No.No.No.ACR1607400 <ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta><ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta></ta>	IADLE 4	-22.	ADO			REGIST													
ADC18UP1 0002		Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC18UF2 0304	ADC1BUF0	0300								ADC1 Da	ta Buffer	0							xxxx
ADC18UF3 0306	ADC1BUF1	0302								ADC1 Da	ta Buffer	1							xxxx
ADC18UF4 0308 ADC18UF6 300A ADC10848 Uffer 5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADC1BUF2	0304								ADC1 Da	ta Buffer	2							xxxx
ADC18UF6 0300	ADC1BUF3	0306								ADC1 Da	ta Buffer	3							xxxx
ADC1BUF0 0300	ADC1BUF4	0308								ADC1 Da	ita Buffer	4							xxxx
ADC1BUF7 0306	ADC1BUF5	030A								ADC1 Da	ita Buffer	5							xxxx
ADC1BUF9 0310 ADC1BUF0 0312 ADC1 Data Buffer 9 ADC1 Data Buffer 9 ADC2 ADC2 ADC1 Data Buffer 10 ADC2 ADC2 ADC1 Data Buffer 11 ADC2 ADC2 ADC1 Data Buffer 12 ADC2 ADC2 ADC1 Data Buffer 12 ADC2 ADC2 ADC1 Data Buffer 12 ADC2 ADC1 Data Buffer 13 ADC1 Data Buffer 12 ADC2 ADC1 Data Buffer 12 ADC1 Data Buffer 14	ADC1BUF6	030C								ADC1 Da	ita Buffer	6							xxxx
ADC1BUF9 0312 ADC1 Data Buffer 9 XDC1 Data Buffer 9 XDC2 XDC2 XDC1 Data Buffer 10 XDC2 XD2 XDC2	ADC1BUF7	030E								ADC1 Da	ta Buffer	7							xxxx
ADC1BUFA 0314 0314	ADC1BUF8	0310								ADC1 Da	ta Buffer	8							xxxx
AC11BUFB 0316 Image: Control Contrel Contrel Control Control Contrel Control Control Cont	ADC1BUF9	0312		ADC1 Data Buffer 10															xxxx
ADC1BUFC 0310 Image: Control of the Buffer 1 ADC1BUF 0310 Image: Control of the Buffer 1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	ADC1BUFA	0314		ADC1 Data Buffer 10 ADC1 Data Buffer 11															xxxx
ADC18UFD 031A	ADC1BUFB	0316		ADC1 Data Buffer 10 ADC1 Data Buffer 11															xxxx
ADC1BUFE 031C	ADC1BUFC	0318		ADC1 Data Buffer 11 ADC1 Data Buffer 12															xxxx
ADC1BUFF 031E ADC1BUFF 031E ADC1BUFF 031E ADDMABM AD12B FORM1 FORM0 SSRC2 SSRC0 SSRC0 SSRC6 SIMSAM ASAM SAMP DONE 0000 AD1C0N1 0320 ADON - ADSIL ADMABM - AD12B FORM1 FORM0 SSRC2 SSRC0 SSRC6 SIMSAM ASAM SAMP DONE 0000 AD1C0N2 0322 VCFG2 VCFG1 VCFG0 OFFCAL - CSCNA CHPS1 CHPS0 BUFS SMP14 SMP12 SMP10 BUFM ALTS 0000 AD1CN3 0324 ADC - - - ADCS3 ADCS3 ADCS2 ADCS1 ADCS3 ADCS2 ADCS1 ADCS1 ADCS3 ADCS2 ADCS1 ADCS3 ADCS3 ADCS3 ADCS2 ADCS1 ADCS3 ADCS3 ADCS3 ADCS3 ADCS3 CH0SA1 CH0SA0 O000 AD1CS1 0326 CH00SB4 CH0SB4 CH0SB4 CH0SB4 CH0SB4 CH0SB4 CH0SB4 CH	ADC1BUFD	031A								ADC1 Da	ta Buffer '	13							xxxx
AD1CON1 0320 ADON — ADSIDL ADDMABM — AD12B FORM1 FORM0 SSRC2 SSRC1 SSRC6 SIMSAM ASAM SAMP DONE 0000 AD1CON2 0322 VCF62 VCF61 VCF60 OFFCAL — CSCNA CHPS1 CHPS0 BUFS SMPI4 SMPI2 SMPI1 SMPI0 BUFM ALCS 0000 AD1CON2 0324 ADRC — — SAMC4 SAMC3 SAMC2 SAMC1 SAMC0 ADCS7 ADCS6 ADCS4 ADCS3 ADCS2 ADCS1 ADCS0 0000 AD1CHS123 0326 — — — CH123SB1 CH123NB1 CH123NB0 CH123SB0 — — — CH02SA2 CH03A1 CH123NA0 CH123NA0 CH123NA0 CH123NA0 CH123NA0 CH03A0 CH03A0 CH03A1 CH0SA0 CH03A1 CH03A1 CH03A0 CH03A1 CH03A1 <td< td=""><td>ADC1BUFE</td><td>031C</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>ADC1 Da</td><td>ta Buffer '</td><td>14</td><td></td><td></td><td></td><td></td><td></td><td></td><td>xxxx</td></td<>	ADC1BUFE	031C								ADC1 Da	ta Buffer '	14							xxxx
AD1CON2 0322 VCFG2 VCFG3 VCFG3 OCFGA Image: Constraint of the term of term o	ADC1BUFF	031E				-			_	ADC1 Da	ta Buffer '	15		-			_		xxxx
AD1CONS 0324 ADRC — SAMC4 SAMC3 SAMC2 SAMC1 SAMC0 ADCS3 ADCS5 ADCS4 ADCS3 ADC33 ADC33 ADC33 AD	AD1CON1	0320	ADON	—	ADSIDL	ADDMABM	_	AD12B	FORM1	FORM0	SSRC2	SSRC1	SSRC0	SSRCG	SIMSAM	ASAM	SAMP	DONE	0000
AD1CHS123 0326 — — — — — — — — — CH123N20 CH123N40	AD1CON2	0322	VCFG2	VCFG1	VCFG0	OFFCAL	_	CSCNA	CHPS1	CHPS0	BUFS	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD1CHS0 0328 CH0NB — CH0SB5 CH0SB3 CH0SB2 CH0SB1 CH0SB5 CH0SB1 CH0SB1 <t< td=""><td>AD1CON3</td><td>0324</td><td>ADRC</td><td>—</td><td>_</td><td>SAMC4</td><td>SAMC3</td><td>SAMC2</td><td>SAMC1</td><td>SAMC0</td><td>ADCS7</td><td>ADCS6</td><td>ADCS5</td><td>ADCS4</td><td>ADCS3</td><td>ADCS2</td><td>ADCS1</td><td>ADCS0</td><td>0000</td></t<>	AD1CON3	0324	ADRC	—	_	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CSSH 032 030	AD1CHS123	0326	—	—	_	CH123SB2	CH123SB1	CH123NB1	CH123NB0	CH123SB0	—	—	_	CH123SA2	CH123SA1	CH123NA1	CH123NA0	CH123SA0	0000
AD1CSSL 030	AD1CHS0	0328	CH0NB	—	CH0SB5	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA	_	CH0SA5	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1CON4 0332 - - - AD0MAEN - - - - DMABL2 DMABL1 DMABL0 0000 ADC2BUF0 0340 - <t< td=""><td>AD1CSSH</td><td>032E</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>CSS<</td><td>31:16></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></t<>	AD1CSSH	032E								CSS<	31:16>								0000
ADC2BUF00340ADC2 Data Buffer 0xxxxADC2BUF10342ADC2 Data Buffer 1xxxxADC2BUF20344ADC2 Data Buffer 2xxxxADC2BUF30346ADC2 Data Buffer 3xxxxADC2BUF40348ADC2 Data Buffer 4xxxxADC2BUF5034AADC2 Data Buffer 5xxxxADC2BUF6034CADC2 Data Buffer 6xxxxADC2BUF7034EADC2 Data Buffer 6xxxxADC2BUF7034EADC2 Data Buffer 6xxxxADC2BUF7034EADC2 Data Buffer 7xxxx	AD1CSSL	0330								CSS	<15:0>								0000
ADC2BUF103420342ADC2 Data Buffer 1xxxxADC2BUF203440344ADC2 Data Buffer 2xxxxADC2BUF303460346ADC2 Data Buffer 3xxxxADC2BUF403480348ADC2 Data Buffer 4xxxxADC2BUF503400347ADC2 Data Buffer 5xxxxADC2BUF603420342ADC2 Data Buffer 6xxxxADC2BUF703480348ADC2 Data Buffer 6xxxxADC2BUF603420348ADC2 Data Buffer 6xxxxADC2BUF70348ADC2 Data Buffer 7xxxx	AD1CON4	0332	—	—	_	_	_	_	_	ADDMAEN	_	_	_	—	_	DMABL2	DMABL1	DMABL0	0000
ADC2BUF2034034ADC2 Data Buffer 2xxxADC2BUF30340346ADC2 Data Buffer 3xxxxADC2BUF403480348ADC2 Data Buffer 4xxxxADC2BUF5034A0348ADC2 Data Buffer 5xxxxADC2BUF603420342ADC2 Data Buffer 6xxxxADC2BUF703480348ADC2 Data Buffer 6xxxxADC2BUF603420348ADC2 Data Buffer 6xxxxADC2BUF703480348ADC2 Data Buffer 7xxxx	ADC2BUF0	0340								ADC2 Da	ata Buffer	0							xxxx
ADC2BUF30346ADC2 Data Buffer 3xxxxADC2BUF403480348ADC2 Data Buffer 4xxxxADC2BUF5034A0348ADC2 Data Buffer 5xxxxADC2BUF6034C034CADC2 Data Buffer 6xxxxADC2BUF7034E034EADC2 Data Buffer 7xxxxADC2BUF7034E034EADC2 Data Buffer 7xxxx	ADC2BUF1	0342								ADC2 Da	ata Buffer	1							xxxx
ADC2BUF40348ADC2 Data Buffer 4xxxxADC2BUF5034A034AADC2 Data Buffer 5xxxxADC2BUF6034C034CADC2 Data Buffer 6xxxxADC2BUF7034E034CADC2 Data Buffer 7xxxxADC2BUF6034E034CADC2 Data Buffer 7xxxx	ADC2BUF2	0344								ADC2 Da	ata Buffer	2							xxxx
ADC2BUFs034AOther034AADC2BUFs034C034C034C034CADC2BUFs034E034C034C034C034CADC2BUFs034E034C034C034C	ADC2BUF3	0346								ADC2 Da	ata Buffer	3							xxxx
ADC2BUF6034C034CADC2 Data Buffer 6xxxADC2BUF7034E034EADC2 Data Buffer 7xxx	ADC2BUF4	0348								ADC2 Da	ta Buffer	4							xxxx
ADC2BUF7 034E ADC2 Data Buffer 7 xxx	ADC2BUF5	034A								ADC2 Da	ta Buffer	5							xxxx
	ADC2BUF6	034C								ADC2 Da	ata Buffer	6							xxxx
ADC2BUF8 0350 ADC2 Data Buffer 8 xxxx	ADC2BUF7	034E								ADC2 Da	ta Buffer	7							xxxx
	ADC2BUF8	0350								ADC2 Da	ta Buffer	8							xxxx

TABLE 4-22: ADC1 AND ADC2 REGISTER MAP

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Bits 13 and bit 5 are reserved in the AD2CHS0 register, unlike the AD1CHS0 register.

IABLE 4-	ZZ .	ADC			REGIST			NULD)										
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC2BUF9	0352								ADC2 Da	ta Buffer	9							xxxx
ADC2BUFA	0354								ADC2 Da	ta Buffer 1	10							xxxx
ADC2BUFB	0356								ADC2 Da	ta Buffer ´	11							xxxx
ADC2BUFC	0358								ADC2 Da	ta Buffer 1	12							xxxx
ADC2BUFD	035A								ADC2 Da	ta Buffer 1	13							xxxx
ADC2BUFE	035C								ADC2 Da	ta Buffer 1	14							xxxx
ADC2BUFF	035E								ADC2 Da	ta Buffer 1	15							xxxx
AD2CON1	0360	ADON	—	ADSIDL	ADDMABM		AD12B	FORM1	FORM0	SSRC2	SSRC1	SSRC0	SSRCG	SIMSAM	ASAM	SAMP	DONE	0000
AD2CON2	0362	VCFG2	VCFG1	VCFG0	OFFCAL		CSCNA	CHPS1	CHPS0	BUFS	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD2CON3	0364	ADRC	—	_	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD2CHS123	0366	_	—	_	CH123SB2	CH123SB1	CH123NB1	CH123NB0	CH123SB0		—	—	CH123SA2	CH123SA1	CH123NA1	CH123NA0	CH123SA0	0000
AD2CHS0	0368	CH0NB	_	CH0SB5(1)	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA	—	CH0SA5(1)	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD2CSSH	036E								CSS<	31:16>								0000
AD2CSSL	0370								CSS	<15:0>								0000
AD2CON4	0372	_	_	_	_		—	—	ADDMAEN	-	—	—	—	—	DMABL2	DMABL1	DMABL0	0000

TABLE 4-22: ADC1 AND ADC2 REGISTER MAP (CONTINUED)

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Bits 13 and bit 5 are reserved in the AD2CHS0 register, unlike the AD1CHS0 register.

TABLE 4-23: CAN1 REGISTER MAP WHEN WIN (C1CTRL<0>) = 0 OR 1 FOR dsPIC33EPXXXGM60X/7XX DEVICES⁽¹⁾

								- , , -										
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1CTRL1	0400	_	_	CSIDL	ABAT	CANCKS	REQOP2	REQOP1	REQOP0	OPMODE2	OPMODE1	OPMODE0	—	CANCAP	-	—	WIN	0480
C1CTRL2	0402	_		_	_	_	_	_	_	_	_	_			DNCNT<4:0>		-	0000
C1VEC	0404	_		_	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0	_	ICODE6	ICODE5	ICODE4	ICODE3	ICODE2	ICODE1	ICODE0	0040
C1FCTRL	0406	DMABS2	DMABS1	DMABS0	—			—	—	—	—	_	FSA4	FSA3	FSA2	FSA1	FSA0	0000
C1FIFO	0408	_		FBP5	FBP4	FBP3	FBP2	FBP1	FBP0	—	—	FNRB5	FNRB4	FNRB3	FNRB2	FNRB1	FNRB0	0000
C1INTF	040A	_		TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF	0000
C1INTE	040C	_		—	—			—	—	IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	040E	TERRCNT7	TERRCNT6	TERRCNT5	TERRCNT4	TERRCNT3	TERRCNT2	TERRCNT1	TERRCNT0	RERRCNT7	RERRCNT6	RERRCNT5	RERRCNT4	RERRCNT3	RERRCNT2	RERRCNT1	RERRCNT0	0000
C1CFG1	0410	_		—	—			—	—	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	0000
C1CFG2	0412	_	WAKFIL	—	—		SEG2PH2	SEG2PH1	SEG2PH0	SEG2PHTS	SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0	0000
C1FEN1	0414								FLTE	N<15:0>								FFFF
C1FMSKSEL1	0418	F7MSK1	F7MSK0	F6MSK1	F6MSK0	F5MSK1	F5MSK0	F4MSK1	F4MSK0	F3MSK1	F3MSK0	F2MSK1	F2MSK0	F1MSK1	F1MSK0	F0MSK1	F0MSK0	0000
C1FMSKSEL2	041A	F15MSK1	F15MSK0	F14MSK1	F14MSK0	F13MSK1	F13MSK0	F12MSK1	F12MSK0	F11MSK1	F11MSK0	F10MSK1	F10MSK0	F9MSK1	F9MSK0	F8MSK1	F8MSK0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These registers are not present on dsPIC33EPXXXGM3XX devices.

TABLE 4-24: CAN1 REGISTER MAP WHEN WIN (C1CTRL<0>) = 0 FOR dsPIC33EPXXXGM60X/7XX DEVICES⁽¹⁾

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E							Se	e definition	when WIN	= x							
C1RXFUL1	0420								RXFUL	<15:0>								0000
C1RXFUL2	0422								RXFUL	<31:16>								0000
C1RXOVF1	0428								RXOVF	<15:0>								0000
C1RXOVF2	042A								RXOVF	<31:16>								0000
C1TR01CON	0430	TXEN1	TXABT1	TXLARB1	TXERR1	TXREQ1	RTREN1	TX1PRI1	TX1PRI0	TXEN0	TXABAT0	TXLARB0	TXERR0	TXREQ0	RTREN0	TX0PRI1	TX0PRI0	0000
C1TR23CON	0432	TXEN3	TXABT3	TXLARB3	TXERR3	TXREQ3	RTREN3	TX3PRI1	TX3PRI0	TXEN2	TXABAT2	TXLARB2	TXERR2	TXREQ2	RTREN2	TX2PRI1	TX2PRI0	0000
C1TR45CON	0434	TXEN5	TXABT5	TXLARB5	TXERR5	TXREQ5	RTREN5	TX5PRI1	TX5PRI0	TXEN4	TXABAT4	TXLARB4	TXERR4	TXREQ4	RTREN4	TX4PRI1	TX4PRI0	0000
C1TR67CON	0436	TXEN7	TXABT7	TXLARB7	TXERR7	TXREQ7	RTREN7	TX7PRI1	TX7PRI0	TXEN6	TXABAT6	TXLARB6	TXERR6	TXREQ6	RTREN6	TX6PRI1	TX6PRI0	xxxx
C1RXD	0440							C	AN1 Receiv	ve Data Wo	rd							xxxx
C1TXD	0442							C	AN1 Transn	nit Data Wo	ord							xxxx

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TADLL 4-2	LJ. (LOIOTI		VVIICI	• •••••	01011		01	431 100								
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E								See definit	ion when WI	N = x							
C1BUFPNT1	0420	F3BP3	F3BP2	F3BP1	F3BP0	F2BP3	F2BP2	F2BP1	F2BP0	F1BP3	F1BP2	F1BP1	F1BP0	F0BP3	F0BP2	F0BP1	F0BP0	0000
C1BUFPNT2	0422	F7BP3	F7BP2	F7BP1	F7BP0	F6BP3	F6BP2	F6BP1	F6BP0	F5BP3	F5BP2	F5BP1	F5BP0	F4BP3	F4BP2	F4BP1	F4BP0	0000
C1BUFPNT3	0424	F11BP3	F11BP2	F11BP1	F11BP0	F10BP3	F10BP2	F10BP1	F10BP0	F9BP3	F9BP2	F9BP1	F9BP0	F8BP3	F8BP2	F8BP1	F8BP0	0000
C1BUFPNT4	0426	F15BP3	F15BP2	F15BP1	F15BP0	F14BP3	F14BP2	F14BP1	F14BP0	F13BP3	F13BP2	F13BP1	F13BP0	F12BP3	F12BP2	F12BP1	F12BP0	0000
C1RXM0SID	0430	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	MIDE	_	EID17	EID16	xxxx
C1RXM0EID	0432								E	D<15:0>						•		xxxx
C1RXM1SID	0434	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	MIDE	_	EID17	EID16	xxxx
C1RXM1EID	0436								E	D<15:0>						•		xxxx
C1RXM2SID	0438	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	MIDE	_	EID17	EID16	xxxx
C1RXM2EID	043A								E	D<15:0>						•		xxxx
C1RXF0SID	0440	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF0EID	0442								E	D<15:0>						•		xxxx
C1RXF1SID	0444	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF1EID	0446								E	D<15:0>						•		xxxx
C1RXF2SID	0448	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF2EID	044A								E	D<15:0>						•		xxxx
C1RXF3SID	044C	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF3EID	044E								E	D<15:0>			_			_		xxxx
C1RXF4SID	0450	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	—	EXIDE	_	EID17	EID16	xxxx
C1RXF4EID	0452								E	D<15:0>								xxxx
C1RXF5SID	0454	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF5EID	0456								E	D<15:0>								xxxx
C1RXF6SID	0458	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF6EID	045A								E	D<15:0>								xxxx
C1RXF7SID	045C	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	—	EID17	EID16	xxxx
C1RXF7EID	045E								E	D<15:0>								xxxx
C1RXF8SID	0460	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	—	EXIDE	_	EID17	EID16	xxxx
C1RXF8EID	0462		-						E	D<15:0>						-		xxxx
C1RXF9SID	0464	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	—	EXIDE	_	EID17	EID16	xxxx
C1RXF9EID	0466		-						E	D<15:0>						-		xxxx
C1RXF10SID	0468	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	—	EXIDE	_	EID17	EID16	xxxx
C1RXF10EID	046A								E	D<15:0>								xxxx

TABLE 4-25: CAN1 REGISTER MAP WHEN WIN (C1CTRL<0>) = 1 FOR dsPIC33EPXXXGM60X/7XX DEVICES⁽¹⁾

 Legend:
 x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

 Note 1:
 These registers are not present on dsPIC33EPXXXGM3XX devices.

TABLE 4-25: CAN1 REGISTER MAP WHEN WIN (C1CTRL<0>) = 1 FOR dsPIC33EPXXXGM60X/7XX DEVICES⁽¹⁾ (CONTINUED)

								,							•		-	
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11SID	046C	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	—	EXIDE	—	EID17	EID16	xxxx
C1RXF11EID	046E								E	ID<15:0>								xxxx
C1RXF12SID	0470	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	—	EID17	EID16	xxxx
C1RXF12EID	0472								E	ID<15:0>								xxxx
C1RXF13SID	0474	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF13EID	0476								E	ID<15:0>								xxxx
C1RXF14SID	0478	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF14EID	047A								E	ID<15:0>								xxxx
C1RXF15SID	047C	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF15EID	047E								E	ID<15:0>								xxxx

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These registers are not present on dsPIC33EPXXXGM3XX devices.

TABLE 4-26: CAN2 REGISTER MAP WHEN WIN (C1CTRL<0>) = 0 OR 1 FOR dsPIC33EPXXXGM60X/7XX DEVICES⁽¹⁾

								,										
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C2CTRL1	0500	_	_	CSIDL	ABAT	CANCKS	REQOP2	REQOP1	REQOP0	OPMODE2	OPMODE1	OPMODE0		CANCAP	_	_	WIN	0480
C2CTRL2	0502	_	_	—	_	_	_	—	-	—	_	_			DNCNT<4:0>			0000
C2VEC	0504	—	_	_	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0	_	ICODE6	ICODE5	ICODE4	ICODE3	ICODE2	ICODE1	ICODE0	0040
C2FCTRL	0506	DMABS2	DMABS1	DMABS0	—	—	_	—	-	—	—	_	FSA4	FSA3	FSA2	FSA1	FSA0	0000
C2FIFO	0508	_	_	FBP5	FBP4	FBP3	FBP2	FBP1	FBP0	_	_	FNRB5	FNRB4	FNRB3	FNRB2	FNRB1	FNRB0	0000
C2INTF	050A	_	_	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF	0000
C2INTE	050C	_	_	_	_	_	_	_	_	IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE	0000
C2EC	050E	TERRCNT7	TERRCNT6	TERRCNT5	TERRCNT4	TERRCNT3	TERRCNT2	TERRCNT1	TERRCNT0	RERRCNT7	RERRCNT6	RERRCNT5	RERRCNT4	RERRCNT3	RERRCNT2	RERRCNT1	RERRCNT0	0000
C2CFG1	0510	_	_	_	_	_	_	_	_	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	0000
C2CFG2	0512	_	WAKFIL	—	—	_	SEG2PH2	SEG2PH1	SEG2PH0	SEG2PHTS	SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0	0000
C2FEN1	0514								FLTE	N<15:0>								FFFF
C2FMSKSEL1	0518	F7MSK1	F7MSK0	F6MSK1	F6MSK0	F5MSK1	F5MSK0	F4MSK1	F4MSK0	F3MSK1	F3MSK0	F2MSK1	F2MSK0	F1MSK1	F1MSK0	F0MSK1	F0MSK0	0000
C2FMSKSEL2	051A	F15MSK1	F15MSK0	F14MSK1	F14MSK0	F13MSK1	F13MSK0	F12MSK1	F12MSK0	F11MSK1	F11MSK0	F10MSK1	F10MSK0	F9MSK1	F9MSK0	F8MSK1	F8MSK0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-27: CAN2 REGISTER MAP WHEN WIN (C1CTRL<0>) = 0 FOR dsPIC33EPXXXGM60X/7XX DEVICES⁽¹⁾

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0500- 051E	See definition when WIN = x																
C2RXFUL1	0520	RXFUL<15:0>															0000	
C2RXFUL2	0522	RXFUL<31:16>															0000	
C2RXOVF1	0528	RXOVF<15:0>														0000		
C2RXOVF2	052A	RXOVF<31:16>															0000	
C2TR01CON	0530	TXEN1	TXABT1	TXLARB1	TXERR1	TXREQ1	RTREN1	TX1PRI1	TX1PRI0	TXEN0	TXABAT0	TXLARB0	TXERR0	TXREQ0	RTREN0	TX0PRI1	TX0PRI0	0000
C2TR23CON	0532	TXEN3	TXABT3	TXLARB3	TXERR3	TXREQ3	RTREN3	TX3PRI1	TX3PRI0	TXEN2	TXABAT2	TXLARB2	TXERR2	TXREQ2	RTREN2	TX2PRI1	TX2PRI0	0000
C2TR45CON	0534	TXEN5	TXABT5	TXLARB5	TXERR5	TXREQ5	RTREN5	TX5PRI1	TX5PRI0	TXEN4	TXABAT4	TXLARB4	TXERR4	TXREQ4	RTREN4	TX4PRI1	TX4PRI0	0000
C2TR67CON	0536	TXEN7	TXABT7	TXLARB7	TXERR7	TXREQ7	RTREN7	TX7PRI1	TX7PRI0	TXEN6	TXABAT6	TXLARB6	TXERR6	TXREQ6	RTREN6	TX6PRI1	TX6PRI0	xxxx
C2RXD	0540		CAN2 Receive Data Word Register														xxxx	
C2TXD	0542		CAN2 Transmit Data Word Register													xxxx		

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-28: CAN2 REGISTER MAP WHEN WIN (C1CTRL<0>) = 1 FOR dsPIC33EPXXXGM60X/7XX DEVICES⁽¹⁾

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0500- 051E	See definition when WIN = x																
C2BUFPNT1	0520	F3BP3	F3BP2	F3BP1	F3BP0	F2BP3	F2BP2	F2BP1	F2BP0	F1BP3	F1BP2	F1BP1	F1BP0	F0BP3	F0BP2	F0BP1	F0BP0	0000
C2BUFPNT2	0522	F7BP3	F7BP2	F7BP1	F7BP0	F6BP3	F6BP2	F6BP1	F6BP0	F5BP3	F5BP2	F5BP1	F5BP0	F4BP3	F4BP2	F4BP1	F4BP0	0000
C2BUFPNT3	0524	F11BP3	F11BP2	F11BP1	F11BP0	F10BP3	F10BP2	F10BP1	F10BP0	F9BP3	F9BP2	F9BP1	F9BP0	F8BP3	F8BP2	F8BP1	F8BP0	0000
C2BUFPNT4	0526	F15BP3	F15BP2	F15BP1	F15BP0	F14BP3	F14BP2	F14BP1	F14BP0	F13BP3	F13BP2	F13BP1	F13BP0	F12BP3	F12BP2	F12BP1	F12BP0	0000
C2RXM0SID	0530	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	MIDE	_	EID17	EID16	xxxx
C2RXM0EID	0532	EID<15:0>													xxxx			
C2RXM1SID	0534	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	—	MIDE	—	EID17	EID16	xxxx
C2RXM1EID	0536	EID<15:0>												xxxx				
C2RXM2SID	0538	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	MIDE	_	EID17	EID16	xxxx
C2RXM2EID	053A	EID<15:0>												xxxx				
C2RXF0SID	0540	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	MIDE	_	EID17	EID16	xxxx
C2RXF0EID	0542								E	ID<15:0>								xxxx
C2RXF1SID	0544	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	MIDE	_	EID17	EID16	xxxx
C2RXF1EID	0546								E	ID<15:0>								xxxx
C2RXF2SID	0548	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	MIDE	_	EID17	EID16	xxxx
C2RXF2EID	054A								E	ID<15:0>								xxxx
C2RXF3SID	054C	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	MIDE	_	EID17	EID16	xxxx
C2RXF3EID	054E								E	ID<15:0>								xxxx
C2RXF4SID	0550	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	MIDE	_	EID17	EID16	xxxx
C2RXF4EID	0552								E	ID<15:0>								xxxx
C2RXF5SID	0554	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	MIDE	_	EID17	EID16	xxxx
C2RXF5EID	0556	EID<15:0>													xxxx			
C2RXF6SID	0558	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	MIDE	_	EID17	EID16	xxxx
C2RXF6EID	055A	EID<15:0>												xxxx				
C2RXF7SID	055C	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	MIDE	_	EID17	EID16	xxxx
C2RXF7EID	055E	EID<15:0>												xxxx				
C2RXF8SID	0560	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	—	MIDE	—	EID17	EID16	xxxx
C2RXF8EID	0562	EID<15:0>												xxxx				
C2RXF9SID	0564	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	—	MIDE	—	EID17	EID16	xxxx
C2RXF9EID	0566	EID<15:0>													xxxx			
C2RXF10SID	0568	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	—	MIDE	—	EID17	EID16	xxxx
C2RXF10EID	056A	EID<15:0>												xxxx				

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-28:	CAN2 REGISTER MAP WHEN WIN (C1CTRL<0>) = 1 FOR dsPIC33EPXXXGM60X/7XX DEVICES ⁽¹⁾ (CONT	INUED)
--------------------	---	--------

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C2RXF11SID	056C	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	—	EID17	EID16	xxxx
C2RXF11EID	056E								E	D<15:0>								xxxx
C2RXF12SID	0570	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	—	MIDE		EID17	EID16	xxxx
C2RXF12EID	0572								E	D<15:0>								xxxx
C2RXF13SID	0574	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	—	MIDE	—	EID17	EID16	xxxx
C2RXF13EID	0576								E	D<15:0>								xxxx
C2RXF14SID	0578	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	—	MIDE	—	EID17	EID16	xxxx
C2RXF14EID	057A								E	D<15:0>								xxxx
C2RXF15SID	057C	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	—	MIDE	—	EID17	EID16	xxxx
C2RXF15EID	057E								E	D<15:0>								xxxx

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These registers are not present on dsPIC33EPXXXGM3XX devices.

TABLE 4-29: PROGRAMMABLE CRC REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CRCCON1	0640	CRCEN	_	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0	CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN		—	—	0000
CRCCON2	0642	—	_		DWIDTH4	DWIDTH3	DWIDTH2	DWIDTH1	DWIDTH0			_	PLEN4	PLEN3	PLEN2	PLEN1	PLEN0	0000
CRCXORL	0644		X<15:1> —															0000
CRCXORH	0646		X<15:1> — X<31:16>															0000
CRCDATL	0648							CRC E	Data Input Lo	w Word Re	gister							0000
CRCDATH	064A							CRC D	ata Input Hi	gh Word Re	egister							0000
CRCWDATL	064C							CRC	Result Low	Word Regi	ster							0000
CRCWDATH	064E							CRC	Result High	Word Reg	ister							0000

Legend: — = unimplemented, read as '0'. Shaded bits are not used in the operation of the programmable CRC module.

TABLE 4-30: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGM304/604 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0680	_	-			RP35F	R<5:0>			_	_			RP20	R<5:0>			0000
RPOR1	0682	_	-			RP37F	₹<5:0>			—	_			RP36	R<5:0>			0000
RPOR2	0684		—			RP39F	۲<5:0>			—	_			RP38	R<5:0>			0000
RPOR3	0686		—			RP41F	۲<5:0>			—	_			RP40	R<5:0>			0000
RPOR4	0688		—			RP43F	R<5:0>			—				RP42	R<5:0>			0000
RPOR5	068A		—			RP49F	R<5:0>			—				RP48	R<5:0>			0000
RPOR6	068C		—			RP55F	R<5:0>			—				RP54	R<5:0>			0000
RPOR7	068E		—			RP57F	R<5:0>			_	_			RP56	R<5:0>			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-31: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGM306/706 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0680	_	—			RP35F	R<5:0>			—	_			RP20	R<5:0>			0000
RPOR1	0682	—	—			RP37F	₹<5:0>			—	_			RP36	R<5:0>			0000
RPOR2	0684	—	—			RP39F	₹<5:0>			—	_			RP38	R<5:0>			0000
RPOR3	0686	_	_			RP41F	₹<5:0>			_	_			RP40	R<5:0>			0000
RPOR4	0688	_	_			RP43F	₹<5:0>			_	_			RP42I	R<5:0>			0000
RPOR5	068A	_	_			RP49F	₹<5:0>			_	_			RP48	R<5:0>			0000
RPOR6	068C	_	_			RP55F	₹<5:0>			_	_			RP54I	R<5:0>			0000
RPOR7	068E	_	_			RP57F	₹<5:0>			_	_			RP56	R<5:0>			0000
RPOR8	0690		_			RP70F	R<5:0>			—	_			RP69	R<5:0>			0000
RPOR9	0692	_	_			RP97F	R<5:0>			_	_	_	_		_	_	_	0000

IADLE	4-32.	FLN				00110	I KLOK			usric	55LF7				5			
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0680	_	_			RP35F	R<5:0>			—	_			RP20	R<5:0>			0000
RPOR1	0682	_	_			RP37F	R<5:0>			—				RP36	R<5:0>			0000
RPOR2	0684	_	_			RP39F	R<5:0>			—				RP38	R<5:0>			0000
RPOR3	0686	_	_			RP41	R<5:0>			—				RP40	R<5:0>			0000
RPOR4	0688	_	_			RP43	R<5:0>			—				RP42	R<5:0>			0000
RPOR5	068A	_	_			RP49	R<5:0>			—				RP48	R<5:0>			0000
RPOR6	068C	_	_			RP55F	R<5:0>			—				RP54	R<5:0>			0000
RPOR7	068E	_	_			RP57F	R<5:0>			—				RP56	R<5:0>			0000
RPOR8	0690	_	_			RP70F	R<5:0>			—				RP69	R<5:0>			0000
RPOR9	0692	_	_			RP97F	R<5:0>			—				RP81	R<5:0>			0000
RPOR10	0694	_	_			RP118	R<5:0>			—				RP113	3R<5:0>			0000
RPOR11	0696	_	_			RPR12	5R<5:0>			—				RPR12	0R<5:0>			0000
RPOR12	0698	_	—			RPR12	′R<5:0>			—				RPR12	6R<5:0>			0000

TABLE 4-32: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGM310/710 DEVICES

IABLE 4	4-33:	PERI	PHERA	L PIN 3	ELECI	INPUT	KEGISI		, FOK q	SPIC33				ICE3				
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	06A0	_				INT1R<6:0>	>			_	—	_	_	_	_	_	_	0000
RPINR1	06A2	—	—	—	_	—	—	_	_	—				INT2R<6:0>	•			0000
RPINR3	06A6	_	_	_	_	_	_	_	_	_			-	T2CKR<6:0	>			0000
RPINR7	06AE	—				IC2R<6:0>				—				IC1R<6:0>				0000
RPINR8	06B0	_				IC4R<6:0>				—				IC3R<6:0>				0000
RPINR9	06B2	_				IC6R<6:0>				_				IC5R<6:0>				0000
RPINR10	06B4	_				IC8R<6:0>				_				IC7R<6:0>				0000
RPINR11	06B6	—	—	-	—	—	_		_	—			(OCFAR<6:0	>			0000
RPINR12	06B8	_				FLT2R<6:0	>			_				FLT1R<6:0>	>			0000
RPINR14	06BC	—				QEB1R<6:0	>			—			(QEA1R<6:0	>			0000
RPINR15	06BE	—			Н	OME1R<6:	0>			—			I	NDX1R<6:0	>			0000
RPINR16	06C0	—				QEB2R<6:0	>			—			(QEA2R<6:0	>			0000
RPINR17	06C2	—			н	OME2R<6:	0>		÷	—			1	NDX2R<6:0	>			0000
RPINR18	06C4	—	—	_	—	—	_	—	—	—			I	J1RXR<6:0	>			0000
RPINR19	06C6	—	—	_	—	—	—	—	—				I	J2RXR<6:0	>			0000
RPINR22	06CC	—			:	SCK2R<6:0	>			—				SDI2R<6:0>	>			0000
RPINR23	06CE	—	—	_	—	—	—	—	—					SS2R<6:0>				0000
RPINR24	06D0	—			(CSCKR<6:0	>			—				CSDIR<6:0>	>			0000
RPINR25	06D2	—	—	_	—	—	—	—	—				(COFSR<6:0	>			0000
RPINR26	06D4	—				C2RXR<6:0	>			—			(C1RXR<6:0	>			0000
RPINR27	06D6	—			ι	J3CTSR<6:()>			—			l	J3RXR<6:0	>			0000
RPINR28	06D8	—			ι	J4CTSR<6:()>			—			l	J4RXR<6:0	>			0000
RPINR29	06DA	—				SCK3R<6:0	>			—				SDI3R<6:0>	`			0000
RPINR30	06DC	—	—	—	—	—	—		—	—				SS3R<6:0>			•	0000
RPINR37	06EA	—			S	YNCI1R<6:	0>			—		—	—	—	_	_		0000
RPINR38	06EC	_				TCMP1R<6				—	_	—		—	—	_	—	0000
RPINR39	06EE	_				TCMP3R<6				—			D	TCMP2R<6:	0>			0000
RPINR40	06F0	—			D	TCMP5R<6	:0>			—			D	TCMP4R<6:	0>			0000
RPINR41	06F2	—	—	—	—	—	—	—	—	—			D	TCMP6R<6:	0>			0000

TABLE 4-33: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR dsPIC33EPXXXGM60X/7XX DEVICES

IABLE	4-34:	PERI	PHERA	L PIN 5	ELECI	INFUI	REGISI		P FUR C	ISPIC33			DEVICE	3				
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	06A0	_				NT1R<6:0	>			_	—		—	—	—	—	_	0000
RPINR1	06A2	_	—	—	—	—	_	_	—	_				INT2R<6:0>	•			0000
RPINR3	06A6	_	_	_	—	_	_	_	_	_			-	T2CKR<6:0	>			0000
RPINR7	06AE	—				IC2R<6:0>	•			_				IC1R<6:0>				0000
RPINR8	06B0	—				IC4R<6:0>	•			_				IC3R<6:0>				0000
RPINR9	06B2	—				IC6R<6:0>	•							IC5R<6:0>				0000
RPINR10	06B4	—				IC8R<6:0>	•			_				IC7R<6:0>				0000
RPINR11	06B6	—	—	_			_			_			(OCFAR<6:0	>			0000
RPINR12	06B8	_			I	-LT2R<6:0	>			_				FLT1R<6:0>	•			0000
RPINR14	06BC	—			C	QEB1R<6:0)>			_			(QEA1R<6:0	>			0000
RPINR15	06BE	—			H	OME1R<6:	0>			_			I	NDX1R<6:0	>			0000
RPINR16	06C0	_			C	QEB2R<6:0)>			_			(QEA2R<6:0	>			0000
RPINR17	06C2	—			H	OME2R<6:	0>			_			I	NDX2R<6:0	>			0000
RPINR18	06C4	_	—	_			—			_			ι	J1RXR<6:0	>			0000
RPINR19	06C6	—	—	—			—			_			ι	J2RXR<6:0	>			0000
RPINR22	06CC	—			9	SCK2R<6:0)>							SDI2R<6:0>	•			0000
RPINR23	06CE	—	_	_			_			_				SS2R<6:0>				0000
RPINR24	06D0	—			C	SCKR<6:0)>			_				CSDIR<6:0>	>			0000
RPINR25	06D2	—	_	_			_			_			(COFSR<6:0	>			0000
RPINR27	06D6	—			U	3CTSR<6:	0>			_			ι	J3RXR<6:0	>			0000
RPINR28	06D8	—			U	4CTSR<6:	0>			_			ι	J4RXR<6:0	>			0000
RPINR29	06DA	—			5	SCK3R<6:0	>			_				SDI3R<6:0>	•			0000
RPINR30	06DC	—	—	—	_	—	—	_	_	_				SS3R<6:0>				0000
RPINR37	06EA	_			S	YNCI1R<6:	0>			_	—	_	—	—	_	—	—	0000
RPINR38	06EC	_			DT	CMP1R<6	:0>			_	_	_	—	—	—		—	0000
RPINR39	06EE	_			DT	CMP3R<6	:0>			—			D	TCMP2R<6:	0>			0000
RPINR40	06F0	_			DT	CMP5R<6	:0>			_			D	TCMP4R<6:	0>			0000
RPINR41	06F2	—	—	—	_	—	—	_	—	—			D	TCMP6R<6:	0>			0000

TABLE 4-34: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR dsPIC33EPXXXGM3XX DEVICES

TABLE 4-35: NVM REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
NVMCON	0728	WR	WREN	WRERR	NVMSIDL			RPDF	URERR	_	_			NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000	
NVMADR	072A								NVMAD	R<15:0>								0000	
NVMADRU	072C	_	_	_	_	_	_	_	_				NVMAD	RU<23:16>				0000	
NVMKEY	072E	_	_	_	_	_	_	_	_				NVMK	(EY<7:0>				0000	
NVMSRCADRL	0730							NVMS	RCADR<1	5:1>							0	0000	
NVMSRCADRH	0732									R<15:1> 0 NVMSRCADRH<23:16> 0									

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-36: SYSTEM CONTROL REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
RCON	0740	TRAPR	IOPUWR	_		VREGSF	_	СМ	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1	
OSCCON	0742	_	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK	_	CF	_	LPOSCEN	OSWEN	Note 2	
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	FRCDIV2	FRCDIV1	FRCDIV0	PLLPOST1	PLLPOST0	_	PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0	0030	
PLLFBD	0746	_	_	_	—			—											
OSCTUN	0748	_	_	_	—		_	_	TUN<5:0>										

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values are dependent on the type of Reset.

2: OSCCON register Reset values are dependent on the configuration fuses.

TABLE 4-37: REFERENCE CLOCK REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
REFOCON	074E	ROON		ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	_								0000

TABLE 4-38: PARALLEL MASTER/SLAVE PORT REGISTER MAP⁽²⁾

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON	0600	PMPEN	—	PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN	CSF1	CSF0	ALP	CS2P	CS1P	BEP	WRSP	RDSP	0000
PMMODE	0602	BUSY	IRQM1	IRQM0	INCM1	INCM0	MODE16	MODE1	MODE0	WAITB1	WAITB0	WAITM3	WAITM2	WAITM1	WAITM0	WAITE1	WAITE0	0000
PMADDR ⁽¹⁾	0604	CS2	CS1															0000
PMDOUT1 ⁽¹⁾	0604			Parallel Port Data Out Register 1 (Buffer Levels 0 and 1)														0000
PMDOUT2	0606						Para	allel Port Da	ta Out Regi	ster 2 (Buff	er Levels 2 a	and 3)						0000
PMDIN1	0608						Pa	rallel Port Da	ata In Regis	ter 1 (Buffe	r Levels 0 ar	nd 1)						0000
PMDIN2	060A						Pa	rallel Port Da	ata In Regis	ter 2 (Buffe	r Levels 2 ar	nd 3)						0000
PMAEN	060C								PTEN	<15:0>								0000
PMSTAT	060E	IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E	008F

Legend: — = unimplemented, read as '0'. Shaded bits are not used in the operation of the PMP module.

Note 1: PMADDR and PMDOUT1 are the same physical register, but are defined differently depending on the module's operating mode.

2: PMP is not present on 44-pin devices.

TABLE 4-39: PMD REGISTER MAP FOR dsPIC33EPXXXGM6XX/7XX DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	QEIMD	PWMMD	DCIMD	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1MD	0000
PMD2	0762	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0764	T9MD	T8MD	T7MD	T6MD	_	CMPMD	RTCCMD ⁽¹⁾	PMPMD	CRCMD	DACMD	QEI2MD	PWM2MD	U3MD	I2C3MD	I2C2MD	ADC2MD	0000
PMD4	0766	_	_	_	_	_	_	_	_		—	U4MD	_	REFOMD	CTMUMD	_	_	0000
PMD6	076A	_	_	PWM6MD	PWM5MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD		_	_	_	_	_	_	SPI3MD	0000
													DMA0MD					
D14D7	0700												DMA1MD	DTOMD				
PMD7	076C	_	_	_	_	_	_	_	_	_	_	_	DMA2MD	PTGMD	_	_	_	0000
													DMA3MD					

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The RTCCMD bit is not available on 44-pin devices.

TABLE 4-40: PMD REGISTER MAP FOR dsPIC33EPXXXGM3XX DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	DCIMD	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	—	AD1MD	0000
PMD2	0762	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0764	T9MD	T8MD	T7MD	T6MD	_	CMPMD	RTCCMD ⁽¹⁾	PMPMD	CRCMD	_	QEI2MD	_	U3MD	_	I2C2MD	ADC2MD	0000
PMD4	0766	_	_	_	_	_		_	_	_	_	U4MD	_	REFOMD	CTMUMD	_	_	0000
PMD6	076A	_	_	PWM6MD	PWM5MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD	_	_	_	_	_	_	_	SPI3MD	0000
													DMA0MD					
PMD7	076C												DMA1MD	PTGMD				0000
PIND7	0760	_	_	_	_	_	_	_	_	_	_	_	DMA2MD	PIGND	_	_	_	0000
													DMA3MD					

 Legend:
 — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

 Note 1:
 The RTCCMD bit is not available on 44-pin devices.

TABLE 4-41: OP AMP/COMPARATOR REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	0A80	PSIDL	_	—	C5EVT	C4EVT	C3EVT	C2EVT	C1EVT	_	_	_	C5OUT	C4OUT	C3OUT	C2OUT	C1OUT	0000
CVR1CON	0A82	_	_	_	_	CVRR1	VREFSEL	—	_	CVREN	CVROE	CVRR0	CVRSS	CVR3	CVR2	CVR1	CVR0	0000
CM1CON	0A84	CON	COE	CPOL	_	_	OPMODE	CEVT	COUT	EVPOL1	EVPOL0	—	CREF	_	—	CCH1	CCH0	0000
CM1MSKSRC	0A86	-	-	_		SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0	SELSRCB3	SELSRCB2	SELSRCB1	SELSRCB0	SELSRCA3	SELSRCA2	SELSRCA1	SELSRCA0	0000
CM1MSKCON	0A88	HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM1FLTR	0A8A	_	_	_	_	_	_	—	—	—	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0	0000
CM2CON	0A8C	CON	COE	CPOL	_	_	OPMODE	CEVT	COUT	EVPOL1	EVPOL0	—	CREF	_	—	CCH1	CCH0	0000
CM2MSKSRC	0A8E	_	_	_	_	SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0	SELSRCB3	SELSRCB2	SELSRCB1	SELSRCB0	SELSRCA3	SELSRCA2	SELSRCA1	SELSRCA0	0000
CM2MSKCON	0A90	HLMS	-	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM2FLTR	0A92	-	-	_		_	_	_	_	_	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0	0000
CM3CON	0A94	CON	COE	CPOL		_	OPMODE	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000
CM3MSKSRC	0A96	-	-	_		SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0	SELSRCB3	SELSRCB2	SELSRCB1	SELSRCB0	SELSRCA3	SELSRCA2	SELSRCA1	SELSRCA0	0000
CM3MSKCON	0A98	HLMS	-	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM3FLTR	0A9A	_	_	_	_	_	_	—	_	—	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0	0000
CM4CON	0A9C	CON	COE	CPOL	_	_	-	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000
CM4MSKSRC	0A9E	_	_	_	_	SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0	SELSRCB3	SELSRCB2	SELSRCB1	SELSRCB0	SELSRCA3	SELSRCA2	SELSRCA1	SELSRCA0	0000
CM4MSKCON	0AA0	HLMS		OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM4FLTR	0AA2	_		_	_	_	_	—	_	—	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0	0000
CM5CON	0AA4	CON	COE	CPOL	_	_	OPMODE	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000
CM5MSKSRC	0AA6	_	_	_	_	SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0	SELSRCB3	SELSRCB2	SELSRCB1	SELSRCB0	SELSRCA3	SELSRCA2	SELSRCA1	SELSRCA0	0000
CM5MSKCON	0AA8	HLMS		OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM5FLTR	0AAA	—		_	_	_		—	_	—	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0	0000
CVR2CON	0AB4	—	_	_	_	CVRR1	VREFSEL	_	_	CVREN	CVROE	CVRR0	CVRSS	CVR3	CVR2	CVR1	CVR0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

dsPIC33EPXXXGM3XX/6XX/7XX

TABLE 4-42: CTMU REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CTMUCON1	033A	CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG		—		-	_	—	-	-	0000
CTMUCON2	2 033C	EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	-	—	0000
CTMUICON	033E	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0		-			_	—			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-43: JTAG INTERFACE REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
JDATAH	0FF0	—	_	_	_													xxxx
JDATAL	0FF2								JDATAL	<15:0>								0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-44: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620						Alarm Va	lue Register W	Vindow Based	on ALRMF	PTR<1:0>							xxxx
ALCFGRPT	0622	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000
RTCVAL	0624						RTCC Va	alue Register \	Window Based	on RTCP	TR<1:0>							xxxx
RCFGCAL	0626	RTCEN	—	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	0000

TABLE 4-45: DMA CONTROLLER REGISTER MAP

IADLE 4-	4J.							-						-		-				
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 All Resets - - - - AMODE1 AMODE0 - - MODE1 MODE0 0000 - - IRQSEL7 IRQSEL6 IRQSEL5 IRQSEL3 IRQSEL2 IRQSEL1 IRQSEL0 0000 - - IRQSEL5 IRQSEL4 IRQSEL3 IRQSEL2 IRQSEL1 IRQSEL0 0000 - - STA<15:0> 0000 00											
DMA0CON	0B00	CHEN	SIZE	DIR	HALF	NULLW	—	_	—	—	_	AMODE1	AMODE0	—	—	MODE1	MODE0	0000		
DMA0REQ	0B02	FORCE	_	_	_	_	_	_	_	IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0	OOFF		
DMA0STAL	0B04								STA<1	5:0>								0000		
DMA0STAH	0B06		_	_	_	_	_	_	_				STA<2	3:16>				0000		
DMA0STBL	0B08								STB<1	5:0>								0000		
DMA0STBH	0B0A	—	—	_	_	-	—	—	_				STB<2	3:16>				0000		
DMA0PAD	0B0C								PAD<1	5:0>								0000		
DMA0CNT	0B0E		_							CNT<1	3:0>							0000		
DMA1CON	0B10	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMODE1	AMODE0	_	_	MODE1	MODE0	0000		
DMA1REQ	0B12	FORCE	_	_		_	_	_	_	IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0	00FF		
DMA1STAL	0B14								STA<1	5:0>								0000		
DMA1STAH	0B16	Ι	_	_	_	—	—	—	_				STA<2	3:16>				0000		
DMA1STBL	0B18																			
DMA1STBH	0B1A		_	_	0000															
DMA1PAD	0B1C																			
DMA1CNT	0B1E	_	_							CNT<1	3:0>							0000		
DMA2CON	0B20	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMODE1	AMODE0	_	_	MODE1	MODE0	0000		
DMA2REQ	0B22	FORCE	_	_	_	_	_	—	_	IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0	00FF		
DMA2STAL	0B24								STA<1	5:0>								0000		
DMA2STAH	0B26		_	_	_	_	_	_	_				STA<2	3:16>				0000		
DMA2STBL	0B28								STB<1	5:0>								0000		
DMA2STBH	0B2A	_	_	_	_	_	_	_	_				STB<2	3:16>				0000		
DMA2PAD	0B2C								PAD<1	5:0>								0000		
DMA2CNT	0B2E	—	—							CNT<1	3:0>							0000		
DMA3CON	0B30	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMODE1	AMODE0	_	_	MODE1	MODE0	0000		
DMA3REQ	0B32	FORCE	_	-	_	-	_	-	_	IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0	00FF		
DMA3STAL	0B34								STA<1	5:0>								0000		
DMA3STAH	0B36		_	_	_	_	_	_	_				STA<2	3:16>				0000		
DMA3STBL	0B38								STB<1	5:0>								0000		
DMA3STBH	0B3A	_	_	_		_	_	_	_				STB<2	3:16>				0000		
DMA3PAD	0B3C								PAD<1	5:0>								0000		
DMA3CNT	0B3E	_	_						CNT<13:0>											
DMAPWC	0BF0	_	_	—	—	_	—											0000		
DMARQC	0BF2	_	_	_		_	—	_	_	—		_	_	RQCOL3	RQCOL2	RQCOL1	RQCOL0	0000		
DMAPPS	0BF4	_	_	_	_	_	—	_	—	—	_	—	_	PPST3	PPST2	PPST1	PPST0	0000		
DMALCA	0BF6	_	_	_	_	_	-	_	—	—	—	—	_		LSTCH	1<3:0>		000F		
DSADRL	0BF8								DSADR<	15:0>				•				0000		
DSADRH	0BFA	_	_	—		—	—	_	—				DSADR<	<23:16>				0000		
Logond				Posot valuo														<u>.</u>		

TABLE 4-46: PORTA REGISTER MAP FOR dsPIC33EPXXXGM310/710 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	0E00	TRISA	<15:14>	_			TRISA<	12:7>			_	_	TRISA4	_	_	TRISA	<1:0>	DF9F
PORTA	0E02	RA<1	5:14>	_			RA<12	2:7>			_	_	RA4	—	—	RA<	1:0>	0000
LATA	0E04	LATA<	:15:14>	_			LATA<1	2:7>			_	_	LATA4	_	_	LATA	<1:0>	0000
ODCA	0E06	ODCA.	<15:14>	_			ODCA<	12:7>			_	_	ODCA4	_	_	ODCA	<1:0>	0000
CNENA	0E08	CNIEA	<15:14>	_			CNIEA<	12:7>			_	_	CNIEA4	—	—	CNIEA	<1:0>	0000
CNPUA	0E0A	CNPUA	<15:14>				CNPUA<	:12:7>			—	_	CNPUA4	_	_	CNPU	A<1:0>	0000
CNPDA	0E0C	CNPDA	<15:14>				CNPDA<	:12:7>			—	_	CNPDA4	_	_	CNPD	A<1:0>	0000
ANSELA	0E0E	ANSA<	<15:14>	_	ANSA<	12:11>	_	ANSA9	_	_	_	_	ANSA4	—	—	ANSA	<1:0>	1813

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-47: PORTA REGISTER MAP FOR dsPIC33EPXXXGM306/706 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	0E00	_	_	_			TRISA<	12:7>			_		TRISA4	_	—	TRISA	<1:0>	DF9F
PORTA	0E02	Ι	_	_			RA<12	::7>			_	_	RA4	_	_	RA<	1:0>	0000
LATA	0E04		_	_			LATA<1	2:7>			_	_	LATA4	_	_	LATA	<1:0>	0000
ODCA	0E06	Ι		_			ODCA<	12:7>			-	-	ODCA4	—	_	ODCA	<1:0>	0000
CNENA	0E08	Ι	_	_			CNIEA<	12:7>			_	_	CNIEA4	_	_	CNIEA	A<1:0>	0000
CNPUA	0E0A		_	_			CNPUA<	12:7>			_	_	CNPUA4	_	_	CNPU	A<1:0>	0000
CNPDA	0E0C		_	_			CNPDA<	12:7>			_	_	CNPDA4	_	_	CNPD	A<1:0>	0000
ANSELA	0E0E	_	—	_	ANSA<1	12:11>	-	ANSA9				-	ANSA4	_	_	ANSA	<1:0>	1813

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-48: PORTA REGISTER MAP FOR dsPIC33EPXXXGM304/604 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	0E00	_		_	_	_		TRISA<	<10:7>			—		Т	RISA<4:0>	>		DF9F
PORTA	0E02	—			_	_		RA<1	0:7>			—			RA<4:0>			0000
LATA	0E04	_	_	_	_	—		LATA<	10:7>			—			LATA<4:0>			0000
ODCA	0E06	—			_	_		ODCA<	:10:7>			_		(DDCA<4:0>	•		0000
CNENA	0E08	—			_	_				—		C	NIEA<4:0>	>		0000		
CNPUA	0E0A	_	_	_	_	—	CNIEA<10:7> CNPUA<10:7>					—		С	NPUA<4:0	>		0000
CNPDA	0E0C	_	_	_	_	_	CNPDA<10:7>					_		С	NPDA<4:0	>		0000
ANSELA	0E0E	—			_	_	_			—	ANSA4	—	ļ	ANSA<2:0>		1813		

TABLE 4-49: PORTB REGISTER MAP FOR dsPIC33EPXXXGM310/710 DEVICES

ddr.	Bit 15	Bit 14	Bit 13	Bit 12	D:4.44												
F40					Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
E10								TRISB<15:)>								DF9F
E12								RB<15:0>									xxxx
E14								LATB<15:0	>								xxxx
E16								ODCB<15:)>								0000
E18								CNIEB<15:)>								0000
E1A							(CNPUB<15	0>								0000
E1C							(CNPDB<15	0>								0000
E1E	_	_	_	—	—	_	1	ANSB<9:7>		_	_	_		ANSB	<3:0>		010F
	14 16 18 1A 1C	14 16 18 14 14 10 115 —	14 16 18 1A 1C 1E — —	14 16 18 1A 1C 1E — — —	14 16 18 1A 1C 1E	14 16 18 1A 1C 1E <u> </u>	14 16 18 1A 1C 1E <u> </u>	14 16 18 1A 1C 1E <u> </u>	14 LATB<15:0 16 ODCB<15:0 18 CNIEB<15:1 1A CNPUB<15:1 1C CNPDB<15:1	14 LATB<15:0> 16 ODCB<15:0> 18 CNIEB<15:0> 1A CNPUB<15:0> 1C CNPDB<15:0> 1E — — —	14 LATB<15:0> 16 ODCB<15:0> 18 CNIEB<15:0> 1A CNPUB<15:0> 1C CNPDB<15:0> 1E — — —	14 LATB<15:0> 16 ODCB<15:0> 18 CNIEB<15:0> 1A CNPUB<15:0> 1C CNPDB<15:0> 1E — — — —	14 LATB<15:0> 16 ODCB<15:0> 18 CNIEB<15:0> 1A CNPUB<15:0> 1C CNPDB<15:0> 1E — — — — —	14 LATB<15:0> 16 ODCB<15:0> 18 CNIEB<15:0> 1A CNPUB<15:0> 1C CNPDB<15:0> 1E — — — —	14 LATB<15:0> 16 ODCB<15:0> 18 CNIEB<15:0> 1A CNPUB<15:0> 1C CNPDB<15:0> 1E — — — — — — ANSB<9:7> — — — ANSB	14 LATB<15:0> 16 ODCB<15:0> 18 CNIEB<15:0> 14 CNPUB<15:0> 16 CNPDB<15:0> 17 CNPDB<15:0> 18 ANSB<9:7> -	14 LATB<15:0> 16 ODCB<15:0> 18 CNIEB<15:0> 14 CNPUB<15:0> 16 CNPUB<15:0> 17 CNPDB<15:0> 18 CNPDB<15:0> 19 ANSB<9:7> -

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-50: PORTB REGISTER MAP FOR dsPIC33EPXXXGM306/706 DEVICES

		-	_	-	-													
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	0E10								TRISB<15	0>								DF9F
PORTB	0E12								RB<15:0	>								xxxx
LATB	0E14								LATB<15:)>								xxxx
ODCB	0E16								ODCB<15	0>								0000
CNENB	0E18								CNIEB<15	0>								0000
CNPUB	0E1A								CNPUB<15	:0>								0000
CNPDB	0E1C								CNPDB<15	:0>								0000
ANSELB	0E1E	_	_	_	—	—	_		ANSB<9:7>		—	_	_		ANSE	<3:0>		010F

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-51: PORTB REGISTER MAP FOR dsPIC33EPXXXGM304/604 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	0E10								TRISB<15	:0>								FFFF
PORTB	0E12								RB<15:0	>								xxxx
LATB	0E14								LATB<15:	0>								xxxx
ODCB	0E16								ODCB<15	0>								0000
CNENB	0E18								CNIEB<15	:0>								0000
CNPUB	0E1A								CNPUB<15	i:0>								0000
CNPDB	0E1C								CNPDB<15	i:0>								0000
ANSELB	0E1E	_	—	—	—	-	_		ANSB<9:7>		—	-	—		ANSB	<3:0>		010F

TABLE 4-52: PORTC REGISTER MAP FOR dsPIC33EPXXXGM310/710 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	0E20	TRISC15	_							TRISC<1	3:0>							BFFF
PORTC	0E22	RC15	_															xxxx
LATC	0E24	LATC15	_							LATC<13	3:0>							xxxx
ODCC	0E26	ODCC15	_							ODCC<1	3:0>							0000
CNENC	0E28	CNIEC15	-							CNIEC<1	3:0>							0000
CNPUC	0E2A	CNPUC15	_							CNPUC<	3:0>							0000
CNPDC	0E2C	CNPDC15	_							CNPDC<	3:0>							0000
ANSELC	0E2E	_	_	_	А	NSC<12:10	>	—	—					ANSC	<5:0>			0807

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-53: PORTC REGISTER MAP FOR dsPIC33EPXXXGM306/706 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	0E20	TRISC15	_							TRISC<1	3:0>							BFFF
PORTC	0E22	RC15	-							RC<13:	0>							xxxx
LATC	0E24	LATC15	-							LATC<13	3:0>							xxxx
ODCC	0E26	ODCC15	_							ODCC<1	3:0>							0000
CNENC	0E28	CNIEC15	_							CNIEC<1	3:0>							0000
CNPUC	0E2A	CNPUC15	_							CNPUC<1	3:0>							0000
CNPDC	0E2C	CNPDC15	_							CNPDC<1	3:0>							0000
ANSELC	0E2E	_	_	_				_	_					ANSC	<5:0>			0807

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-54: PORTC REGISTER MAP FOR dsPIC33EPXXXGM304/604 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
TRISC	0E20	_	_	_	_	_	_					TRISC	C<9:0>					BFFF	
PORTC	0E22		_	_	_	_	_												
LATC	0E24		_	_	_	_	_					LATC	<9:0>					xxxx	
ODCC	0E26		_	_	_	_	_					ODCO	C<9:0>					0000	
CNENC	0E28	_				_						CNIE	C<9:0>					0000	
CNPUC	0E2A		_	_	_	_	_					CNPU	C<9:0>					0000	
CNPDC	0E2C	_				_		CNPDC<9 0											
ANSELC	0E2E	_				—	-	ANSC<5:0>											

TABLE 4-55: PORTD REGISTER MAP FOR dsPIC33EPXXXGM310/710 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	0E30		TRISD<	<15:12>		_			TRISD8								—	0160
PORTD	0E32		RD<15:12>				_	—	RD8	—			RD<	6:1>			_	xxxx
LATD	0E34		LATD<	15:12>		_	_	_	LATD8	_			LATD	<6:1>			_	xxxx
ODCD	0E36		ODCD<	<15:12>		_	_	_	ODCD8	_			ODCE)<6:1>			_	0000
CNEND	0E38		CNIED.	<15:12>			_	—	CNIED8	—			CNIE	0<6:1>				0000
CNPUD	0E3A		CNPUD	<15:12>			_	—	CNPUD8	—			CNPU	D<6:1>				0000
CNPDD	0E3C		CNPDD	<15:12>			_	—	CNPDD8	—			CNPD	D<6:1>				0000
ANSELD	0E3E	ANSD<	15:14>	-	_		_	_	_	—							—	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-56: PORTD REGISTER MAP FOR dsPIC33EPXXXGM306/706DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	0E30	_	_	_		—			TRISD8	_	TRISD	<6:5>	—	_	_	_		0160
PORTD	0E32		_	_	_	_	_	_	RD8	Ι	RD<	6:5>	_	_	_	_	_	xxxx
LATD	0E34	_	_	_		—			LATD8	_	LATD	<6:5>	—	_	_	_		xxxx
ODCD	0E36	_	_	-		—			ODCD8	_	ODCD	<6:5>	—	_	_	_		0000
CNEND	0E38		_	_	_	_	_	_	CNIED8	Ι	CNIED)<6:5>	_	_	_	_	_	0000
CNPUD	0E3A	_	_	_		—	_		CNPUD8	_	CNPU	D<6:5>	—	_	_	_		0000
CNPDD	0E3C	_	_	—	_	—	_	_	—	_	_	_	—	_	_	_	_	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-57: PORTE REGISTER MAP FOR dsPIC33EPXXXGM310/710 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	0E40		TRISE	<15:12>		_	_	TRISE	<9:8>	_	—	—	—	_	_	TRISE	<1:0>	F303
PORTE	0E42		RE<15:12> LATE<15:12>			_	_	RE<	:9:8>			—	_		_	RE<	1:0>	xxxx
LATE	0E44		LATE<15:12>				_	LATE	<9:8>			—	_		_	LATE	<1:0>	xxxx
ODCE	0E46		LATE<15:12> ODCE<15:12>				_	ODCE	<9:8>			—	_		_	ODCE	<1:0>	0000
CNENE	0E48		CNIEE	<15:12>		_	_	CNIE	=<9:8>			—	_		_	CNIE	<1:0>	0000
CNPUE	0E4A		CNIEE<15:12> CNPUE<15:12>				_	CNPU	E<9:8>			—	_		_	CNPU	E<1:0>	0000
CNPDE	0E4C		CNPDE	<15:12>		_	_	CNPD	E<9:8>			—	_		_	CNPD	E<1:0>	0000
ANSELE	0E4E		ANSE<	<15:12>		—	_	ANSE	<9:8>		_			_	_	ANSE	<1:0>	0000

TABLE 4-58: PORTE REGISTER MAP FOR dsPIC33EPXXXGM306/706 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	0E40		TRISE<	:15:12>		—	—	-	—	_		_	—	_	—	—	—	F000
PORTE	0E42		RE<1	5:12>		_	_	_	_	—	_	_	_	_	_	_	_	xxxx
LATE	0E44		LATE<	15:12>		_	_	_	_	—	_	_	_	_	_	_	_	xxxx
ODCE	0E46		ODCE<	:15:12>		_	_	_	_	—	_	_	_	_	_	_	_	0000
CNENE	0E48		CNIEE<	<15:12>		_	_	_	_	—	_	_	_	_	_	_	_	0000
CNPUE	0E4A		CNPUE	<15:12>		_	_	_	_	—	_	_	_	_	_	_	_	0000
CNPDE	0E4C		CNPDE	<15:12>		_	_	_	_	—	_	_	_	_	_	_	_	0000
ANSELE	0E4E		ANSE<	:15:12>		_	—	—	_	—	_	_	—		—	—	—	0000

dsPIC33EPXXXGM3XX/6XX/7XX

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-59: PORTF REGISTER MAP FOR dsPIC33EPXXXGM310/710 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	0E50	_		TRISF<	<13:12>		TRISF	<10:9>	_		TRISF	<7:4>		_	_	TRISF	<1:0>	F303
PORTF	0E52	_		RF<1	3:12>	_	RF<1	0:9>	_		RF<	7:4>		—	_	RF<	1:0>	xxxx
LATF	0E54	_		LATF<	13:12>		LATF<	10:9>	_		LATF	<7:4>		_	_	LATF	<1:0>	xxxx
ODCF	0E56	_		ODCF<	<13:12>		ODCF<	<10:9>	_		ODCF	<7:4>		_	_	ODCF	<1:0>	0000
CNENF	0E58	_		CNIEF<	<13:12>		CNIEF∢	<10:9>	_		CNIEF	<7:4>		_		CNIEF	<1:0>	0000
CNPUF	0E5A	_		CNPUF	<13:12>		CNPUF	<10:9>	_		CNPU	F<7:4>		_	_	CNPU	-<1:0>	0000
CNPDF	0E5C	_		CNPDF	<13:12>		CNPDF	<10:9>	_		CNPD	F<7:4>		_	_	CNPD	-<1:0>	0000
ANSELF	0E4E	_		ANSF<	:13:12>		ANSF<	:10:9>	_			ANSF<	:5:4>	_	_	_	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-60: PORTF REGISTER MAP FOR dsPIC33EPXXXGM306/706 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	0E50	_	_	_	_	_	_	—	-	_	—	-	_	_	-	TRISF	<1:0>	0003
PORTF	0E52	_	_	_	_	_	_	_	_	_	_	_	_	_	_	RF<	1:0>	xxxx
LATF	0E54	_	_	_	_	_	_	_	_	_	_	_	_	_	_	LATF	<1:0>	xxxx
ODCF	0E56	_	_	_	_	_	_	_	_	_	_	_	_	_	_	ODCF	<1:0>	0000
CNENF	0E58	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CNIEF	<1:0>	0000
CNPUF	0E5A	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CNPU	=<1:0>	0000
CNPDF	0E5C	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000

TABLE 4-61: PORTG REGISTER MAP FOR dsPIC33EPXXXGM310/710 DEVICES

	• • •		• • • • • • •															
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	0E60					TRISG<1	5:6>					-	—		TRISC	6<3:0>		03C0
PORTG	0E62					RG<15:	6>					_	_		RG<	3:0>		xxxx
LATG	0E64					LATG<15	5:6>					_	_		LATG	<3:0>		xxxx
ODCG	0E66					ODCG<1	5:6>					_	_		ODCO	6<3:0>		0000
CNENG	0E68					CNIEG<1	5:6>					—	_		CNIEC	G<3:0>		0000
CNPUG	0E6A					CNPUG<1	15:6>					—	_		CNPU	G<3:0>		0000
CNPDG	0E6C					CNPDG<1	15:6>					—	_		CNPD	G<3:0>		0000
ANSELG	0E6E	ANSG15		_	_			ANSG<	11:6>			_	_	ANSG	i<3:2>	_		0000
									and the second			•	•	•		•		•

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-62: PORTG REGISTER MAP FOR dsPIC33EPXXXGM306/706 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	0E60	_	_	_	_	_			TRISC	6<9:6>				—	—		—	03C0
PORTG	0E62	_	_	_	_	_	_	RG<9:6>				_	_	_	_	_	_	xxxx
LATG	0E64	—	—	_	_	—	_	LATG<9:6>						—	—		—	xxxx
ODCG	0E66	_	_	_	_	_	_					_	_	_	_	_	_	0000
CNENG	0E68	_	_	_	_	_	_		CNIEC	G<9:6>		_	_	_	_	_	_	0000
CNPUG	0E6A	—	—	_	_	—	_		CNPU	G<9:6>				—	—		—	0000
CNPDG	0E6C	_	_	_	_	_	_	CNPDG<9:6>				_	_	_	_	_	_	0000
ANSELG	0E6E	—	_	_	_	_	_	ANSG<9:6>				_	_	_	_	_	_	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-63: PAD CONFIGURATION REGISTER MAP


File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PADCFG1	0EFE	_	_		_		_	_	_	_		_	_	_	_	RTSECSEL	PMPTTL	0000


4.3.1 PAGED MEMORY SCHEME

The dsPIC33EPXXXGM3XX/6XX/7XX architecture extends the available Data Space through a paging scheme, which allows the available Data Space to be accessed using MOV instructions in a linear fashion for pre- and post-modified Effective Addresses (EA). The upper half of the Base Data Space address is used in conjunction with the Data Space Page registers, the 10-bit Data Space Read Page register (DSRPAG) or the 9-bit Data Space Write Page register (DSWPAG), to form an Extended Data Space (EDS) address, or Program Space Visibility (PSV) address. The Data Space Page registers are located in the SFR space.

Construction of the EDS address is shown in Figure 4-8. When DSRPAG<9> = 0 and the base address bit, EA<15> = 1, the DSRPAG<8:0> bits are concatenated onto EA<14:0> to form the 24-bit EDS read address. Similarly, when the base address bit, EA<15> =1, the DSWPAG<8:0> bits are concatenated onto EA<14:0> to form the 24-bit EDS write address.

FIGURE 4-8: EXTENDED DATA SPACE (EDS) READ ADDRESS GENERATION






The paged memory scheme provides access to multiple 32-Kbyte windows in the EDS and PSV memory. The Data Space Page registers, DSxPAG, in combination with the upper half of the Data Space address, can provide up to 16 Mbytes of additional address space in the EDS and 8 Mbytes (DSRPAG only) of PSV address space. The paged data memory space is shown in Figure 4-10.

The Program Space (PS) can be accessed with a DSRPAG of 0x200 or greater. Only reads from PS are supported using the DSRPAG. Writes to PS are not supported, so DSWPAG is dedicated to DS, including EDS only. The Data Space and EDS can be read from, and written to, using DSRPAG and DSWPAG, respectively.





dsPIC33EPXXXGM3XX/6XX/7XX

Allocating different Page registers for read and write access allows the architecture to support data movement between different pages in data memory. This is accomplished by setting the DSRPAG register value to the page from which you want to read and configuring the DSWPAG register to the page to which it needs to be written. Data can also be moved from different PSV to EDS pages by configuring the DSRPAG and DSWPAG registers to address PSV and EDS space, respectively. The data can be moved between pages by a single instruction.

When an EDS or PSV page overflow or underflow occurs, EA<15> is cleared as a result of the register indirect EA calculation. An overflow or underflow of the EA in the EDS or PSV pages can occur at the page boundaries when:

- The initial address, prior to modification, addresses an EDS or PSV page
- The EA calculation uses Pre- or Post-Modified Register Indirect Addressing. However, this does not include Register Offset Addressing

In general, when an overflow is detected, the DSxPAG register is incremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. When an underflow is detected, the DSxPAG register is decremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. This creates a linear EDS and PSV address space, but only when using Register Indirect Addressing modes.

Exceptions to the operation described above arise when entering and exiting the boundaries of Page 0, EDS and PSV spaces. Table 4-64 lists the effects of overflow and underflow scenarios at different boundaries.

In the following cases, when overflow or underflow occurs, the EA<15> bit is set and the DSxPAG is not modified; therefore, the EA will wrap to the beginning of the current page:

- Register Indirect with Register Offset Addressing
- Modulo Addressing
- · Bit-Reversed Addressing

TABLE 4-64:OVERFLOW AND UNDERFLOW SCENARIOS AT PAGE 0, EDS AND
PSV SPACE BOUNDARIES^(2,3,4)

0/11			Before			After	
0/U, R/W	Operation	DSxPAG	DS EA<15>	Page Description	DSxPAG	DS EA<15>	Page Description
O, Read		DSRPAG = 0x1FF	1	EDS: Last Page	DSRPAG = 0x1FF	0	See Note 1
O, Read	[++Wn]	DSRPAG = 0x2FF	1	PSV: Last Isw Page	DSRPAG = 0x300	1	PSV: First MSB Page
O, Read	Or [Wn++]	DSRPAG = 0x3FF	1	PSV: Last MSB Page	DSRPAG = 0x3FF	0	See Note 1
O, Write		DSWPAG = 0x1FF	1	EDS: Last Page	DSWPAG = 0x1FF	0	See Note 1
U, Read		DSRPAG = 0x001	1	PSV Page	DSRPAG = 0x001	0	See Note 1
U, Read	[Wn] Or [Wn]	DSRPAG = 0x200	1	PSV: First lsw Page	DSRPAG = 0x200	0	See Note 1
U, Read	[WII -]	DSRPAG = 0x300	1	PSV: First MSB Page	DSRPAG = 0x2FF	1	PSV: Last Isw Page

Legend: O = Overflow, U = Underflow, R = Read, W = Write

Note 1: The Register Indirect Addressing now addresses a location in the Base Data Space (0x0000-0x8000).

2: An EDS access with DSxPAG = 0x000 will generate an address error trap.

3: Only reads from PS are supported using DSRPAG. An attempt to write to PS using DSWPAG will generate an address error trap.

4: Pseudo Linear Addressing is not supported for large offsets.

4.3.2 EXTENDED X DATA SPACE

The lower portion of the base address space range, between 0x0000 and 0x7FFF, is always accessible regardless of the contents of the Data Space Page registers. It is indirectly addressable through the register indirect instructions. It can be regarded as being located in the default EDS Page 0 (i.e., EDS address range of 0x000000 to 0x007FFF with the base address bit, EA<15> = 0, for this address range). However, Page 0 cannot be accessed through the upper 32 Kbytes, 0x8000 to 0xFFFF, of Base Data Space, in combination with DSRPAG = 0x000 or DSWPAG = 0x000. Consequently, DSRPAG and DSWPAG are initialized to 0x001 at Reset.


- Note 1: DSxPAG should not be used to access Page 0. An EDS access with DSxPAG set to 0x000 will generate an address error trap.
 - 2: Clearing the DSxPAG in software has no effect.

FIGURE 4-11: EDS MEMORY MAP

The remaining pages, including both EDS and PSV pages, are only accessible using the DSRPAG or DSWPAG register, in combination with the upper 32 Kbytes, 0x8000 to 0xFFFF, of the base address, where the base address bit, EA<15> = 1.

For example, when DSRPAG = 0x001 or DSWPAG = 0x001, accesses to the upper 32 Kbytes, 0x8000 to 0xFFFF, of the Data Space will map to the EDS address range of 0x008000 to 0x00FFFF. When DSRPAG = 0x002 or DSWPAG = 0x002, accesses to the upper 32 Kbytes of the Data Space will map to the EDS address range of 0x010000 to 0x017FFF and so on, as shown in the EDS memory map in Figure 4-11.

For more information on the PSV page access, using Data Space Page registers, refer to the "**Program Space Visibility from Data Space**" section in "**Program Memory**" (DS70613) of the "*dsPIC33/ PIC24 Family Reference Manual*".



4.3.3 DATA MEMORY ARBITRATION AND BUS MASTER PRIORITY

EDS accesses from bus masters in the system are arbitrated.

The arbiter for data memory (including EDS) arbitrates between the CPU, the DMA and the ICD module. In the event of coincidental access to a bus by the bus masters, the arbiter determines which bus master access has the highest priority. The other bus masters are suspended and processed after the access of the bus by the bus master with the highest priority.

By default, the CPU is Bus Master 0 (M0) with the highest priority and the ICD is Bus Master 4 (M4) with the lowest priority. The remaining bus master (DMA Controller) is allocated to M3 (M1 and M2 are reserved and cannot be used). The user application may raise or lower the priority of the DMA Controller to be above that of the CPU by setting the appropriate bits in the EDS Bus Master Priority Control (MSTRPR) register. All bus masters with raised priorities will maintain the same priority relationship relative to each other (i.e., M1 being highest and M3 being lowest with M2 in between). Also, all the bus masters with priorities below

that of the CPU maintain the same priority relationship relative to each other. The priority schemes for bus masters with different MSTRPR values are tabulated in Table 4-65.

This bus master priority control allows the user application to manipulate the real-time response of the system, either statically during initialization or dynamically in response to real-time events.

TABLE 4-65:	DATA MEMORY BUS
	ARBITER PRIORITY

Drievity	MSTRPR<15:0> Bit Setting ⁽¹⁾					
Priority	0x0000	0x0020				
M0 (highest)	CPU	DMA				
M1	Reserved	CPU				
M2	Reserved	Reserved				
M3	DMA	Reserved				
M4 (lowest)	ICD	ICD				

Note 1: All other values of MSTRPR<15:0> are reserved.




FIGURE 4-12: ARBITER ARCHITECTURE

4.3.4 SOFTWARE STACK

The W15 register serves as a dedicated Software Stack Pointer (SSP) and is automatically modified by exception processing, subroutine calls and returns; however, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies reading, writing and manipulating of the Stack Pointer (for example, creating stack frames).

Note:	To protect against misaligned stack
	accesses, W15<0> is fixed to '0' by the
	hardware.

W15 is initialized to 0x1000 during all Resets. This address ensures that the SSP points to valid RAM in all dsPIC33EPXXXGM3XX/6XX/7XX devices and permits stack availability for non-maskable trap exceptions. These can occur before the SSP is initialized by the user software. You can reprogram the SSP during initialization to any location within Data Space.


The Software Stack Pointer always points to the first available free word and fills the software stack, working from lower toward higher addresses. Figure 4-13 illustrates how it pre-decrements for a stack pop (read) and post-increments for a stack push (writes).

When the PC is pushed onto the stack, PC<15:0> are pushed onto the first available stack word, then PC<22:16> are pushed into the second available stack location. For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, as shown in Figure 4-13. During exception processing, the MSB of the PC is concatenated with the lower 8 bits of the CPU STATUS Register, SR. This allows the contents of SRL to be preserved automatically during interrupt processing.

- **Note 1:** To maintain the Software Stack Pointer (W15) coherency, W15 is never subject to (EDS) paging, and is therefore, restricted to an address range of 0x0000 to 0xFFFF. The same applies to the W14 when used as a Stack Frame Pointer (SFA = 1).
 - 2: As the stack can be placed in, and can access X and Y spaces, care must be taken regarding its use, particularly with regard to local automatic variables in a 'C' development environment

FIGURE 4-13: C.

CALL STACK FRAME



4.4 Instruction Addressing Modes

The addressing modes shown in Table 4-66 form the basis of the addressing modes optimized to support the specific features of the individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.4.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a Working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire Data Space.

4.4.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a Working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- · Register Indirect Post-Modified
- · Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal

Note: Not all instructions support all of the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn form the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn form the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-66: FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.4.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing
	mode specified in the instruction can differ
	for the source and destination EA. How-
	ever, the 4-bit Wb (Register Offset) field is
	shared by both source and destination
	(but typically only used by one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- · Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-Bit Literal
- 16-Bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

4.4.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the Data Pointers through register indirect tables.

The two-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The Effective Addresses generated (before and after modification) must, therefore, be valid addresses within X Data Space for W8 and W9, and Y Data Space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is available only for W9 (in X space) and W11 (in Y space).

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

4.4.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ULNK, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.5 Modulo Addressing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either Data or Program Space (since the Data Pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into Program Space) and Y Data Spaces. Modulo Addressing can operate on any W Register Pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction, as there are certain restrictions on the buffer start address (for incrementing buffers) or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a Bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

4.5.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note:	Y space Modulo Addressing EA calcula-									
	tions assume word-sized data (LSb of									
	every EA is always clear).									

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

4.5.2 W ADDRESS REGISTER SELECTION


The Modulo and Bit-Reversed Addressing Control register bits, MODCON<15:0>, contain enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that operate with Modulo Addressing:

- If XWM = 1111, X RAGU and X WAGU Modulo Addressing is disabled
- If YWM = 1111, Y AGU Modulo Addressing is disabled

The X Address Space Pointer W register (XWM) to which Modulo Addressing is to be applied is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X Data Space when XWM is set to any value other than '1111' and the XMODEN bit is set (MODCON<15>).

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y Data Space when YWM is set to any value other than '1111' and the YMODEN bit is set (MODCON<14>).

FIGURE 4-14: MODULO ADDRESSING OPERATION EXAMPLE



4.5.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected Effective Address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the Effective Address. When an address offset (such as [W7 + W2]) is used, Modulo Addressing correction is performed, but the contents of the register remain unchanged.

4.6 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms; it is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.6.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled when all of these conditions are met:

- BWM bits (W register selection) in the MODCON register are any value other than '1111' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Addressing modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All bit-reversed EA calculations assume							
	word-sized data (LSb of every EA is always							
	clear). The XB value is scaled accordingly to							
	generate compatible (byte) addresses.							

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note:	Modulo	Addressing	and	Bit-Rev	ersed					
	Addressi	ing can be er	abled s	simultaneously						
	using the	using the same W register, but Bit-Reversed								
	Addressi	Addressing operation will always take								
	preceder	nce for data w	rites w	hen enab	oled.					

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the Bit-Reversed Pointer.

dsPIC33EPXXXGM3XX/6XX/7XX




TABLE 4-67: BIT-REVERSED ADDRESSING SEQUENCE (16-ENTRY)

		Norma	al Addres	SS			Bit-Rev	ersed Ac	ldress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

4.7 Interfacing Program and Data Memory Spaces

The dsPIC33EPXXXGM3XX/6XX/7XX architecture uses a 24-bit-wide Program Space and a 16-bit-wide Data Space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the Program Space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the architecture of the dsPIC33EPXXXGM3XX/6XX/7XX devices provides two methods by which Program Space can be accessed during operation:


- Using table instructions to access individual bytes or words anywhere in the Program Space
- Remapping a portion of the Program Space into the Data Space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

TABLE 4-68: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address							
Access Type	Space	<23>	<14:1>	<0>					
Instruction Access	User	0	PC<22:1> 0						
(Code Execution)		0xx xxxx xxxx xxxx xxxx xxx0							
TBLRD/TBLWT	User	TB	LPAG<7:0>	Data EA<15:0>					
(Byte/Word Read/Write)		0	xxx xxxx	XXXX XXXX XXXX XXXX					
	Configuration TBLPAG<7:0> Data EA<15				Data EA<15:0>				
		1	xxx xxxx	xxxx xx	xx xxxx xxxx				

FIGURE 4-16: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



2: Table operations are not required to be word-aligned. Table Read operations are permitted in the configuration memory space.

4.7.1 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the Program Space without going through Data Space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a Program Space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to Data Space addresses. Program memory can thus be regarded as two 16-bit-wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from Program Space. Both function as either byte or word operations.


- TBLRDL (Table Read Low):
 - In Word mode, this instruction maps the lower word of the Program Space location (P<15:0>) to a data address (D<15:0>)

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High):
 - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. The 'phantom' byte (D<15:8>) is always '0'.
 - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a Program Space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

FIGURE 4-17: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS



5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Flash Programming" (DS70609), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGM3XX/6XX/7XX devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation, over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self-Programming (RTSP)

ICSP allows for a dsPIC33EPXXXGM3XX/6XX/7XX device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (Vss) and

Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user application can write program memory data as a double program memory word, a row of 64 instructions (192 bytes), and erase program memory in blocks of 512 instruction words (1536 bytes) at a time.


5.1 Table Instructions and Flash Programming

The Flash memory read and the double-word programming operations make use of the TBLRD and TBLWT instructions, respectively. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



5.2 RTSP Operation

RTSP allows the user application to erase a single page of memory, program a row and to program two instruction words at a time. See Table 1 in the "dsPIC33EPXXXGM3XX/6XX/7XX Product Family" section for the page sizes of each device.

The Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of program memory, which consists of eight rows (512 instructions) at a time, and to program one row or two adjacent words at a time. The 8-row erase pages and single row write rows are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

For more information on erasing and programming Flash memory, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"Flash Programming"** (DS70609).

5.3 **Programming Operations**

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

For erase and program times, refer to Parameters D137a and D137b (Page Erase Time), and D138a and D138b (Word Write Cycle Time), in Table 33-13.

Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

5.3.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program two adjacent words (24 bits x 2) of program Flash memory at a time on every other word address boundary (0x000002, 0x000006, 0x00000A, etc.). To do this, it is necessary to erase the page that contains the desired address of the location the user wants to change. Programmers can also program a row of data (64 instruction words/ 192 bytes) at a time using the row programming feature present in these devices. For row programming, the source data is fetched directly from the data memory (RAM) on these devices. Two new registers have been provided to point to the RAM location where the source data resides. The page that has the row to be programmed must first be erased before the programming operation.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS.

Refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"Flash Programming"** (DS70609) for details and code examples on programming using RTSP.

5.4 Control Registers

Six SFRs are used to read and write the program Flash memory: NVMCON, NVMKEY, NVMADR, NVMADRU, NVMSRCADRL and NVMSRCADRH.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-4) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register.

There are two NVM Address registers: NVMADRU and NVMADR. These two registers, when concatenated, form the 24-bit Effective Address (EA) of the selected word for programming operations, or the selected page for erase operations.

The NVMADRU register is used to hold the upper 8 bits of the EA, while the NVMADR register is used to hold the lower 16 bits of the EA.

The NVMSRCADRH and NVMSRCADRL registers are used to hold the source address of the data in the data memory that needs to be written to Flash memory.

REGISTER 5-1: NVMCON: NONVOLATILE MEMORY (NVM) CONTROL REGISTER

R/SO-0 ⁽¹) R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0	U-0	U-0	R/W-0	R/W-0
WR	WREN	WRERR	NVMSIDL ⁽²⁾	_		RPDF	URERR ⁽⁶⁾
bit 15							bit 8
U-0	U-0	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
_		_	_	NVMOP3 ^(3,4)	NVMOP2 ^(3,4)	NVMOP1 ^(3,4)	NVMOP0 ^{(3,4}
bit 7							bit (
Legend:		SO = Settab	le Only bit				
R = Reada	able bit	W = Writable	e bit	U = Unimplem	ented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is se	et	'0' = Bit is clea	red	x = Bit is unkn	own
oit 15	WR: NVM Wr						
				r erase operatio	on; the operation	on is self-timed	and the bit i
				on is complete ete and inactive			
oit 14	WREN: NVM						
л. 1 4			n/erase operati	ons			
			erase operatio				
bit 13	WRERR: NVI	M Write Seque	ence Error Flag	g bit ⁽¹⁾			
		per program o et attempt of th		ce attempt, or te	rmination has o	ccurred (bit is s	et automaticall
	•	•	,	pleted normally			
bit 12	NVMSIDL: N	VM Stop in Idl	e Control bit ⁽²⁾				
				ndby mode durir	ng Idle mode		
			is active durin	g Idle mode			
oit 11-10	Unimplemen						
bit 9				Data Format Co			
				pressed format ompressed form			
bit 8				g Data Underrui		6)	
			•	programming op	•		due to a dat
	underrun						
	0 = Indicates	no data unde	rrun error is de	etected			
bit 7-4	Unimplemen	ted: Read as	'0'				
Note 1:	These bits can o	nly be reset o	n POR.				
2:	If this bit is set, th				nd upon exiting	Idle mode, the	re is a delay
_	(TVREG) before F	-	-				
	All other combina			•		· · · · · ·	
4:	Execution of the	PWRSAV Instru	iction is ignore	a while any of the	ne NVM operat	ons are in prog	ress.

- 5: Two adjacent words on a 4-word boundary are programmed during execution of this operation.
- 6: When URERR is set, the bus mastered row programming operation will terminate with the WRERR bit still set.

REGISTER 5-1: NVMCON: NONVOLATILE MEMORY (NVM) CONTROL REGISTER (CONTINUED)

- bit 3-0 NVMOP<3:0>: NVM Operation Select bits^(1,3,4)
 - 1111 = Reserved
 - 1110 = Reserved
 - 1101 = Bulk erase primary program Flash memory
 - 1100 = Reserved
 - 1011 = Reserved
 - 1010 = Reserved
 - 0011 = Memory page erase operation
 - 0010 = Memory row program operation with source data from RAM
 - 0001 = Memory double-word program operation⁽⁵⁾
 - 0000 = Reserved
- Note 1: These bits can only be reset on POR.
 - 2: If this bit is set, there will be minimal power savings (IIDLE), and upon exiting Idle mode, there is a delay (TVREG) before Flash memory becomes operational.
 - **3:** All other combinations of NVMOP<3:0> are unimplemented.
 - 4: Execution of the PWRSAV instruction is ignored while any of the NVM operations are in progress.
 - 5: Two adjacent words on a 4-word boundary are programmed during execution of this operation.
 - 6: When URERR is set, the bus mastered row programming operation will terminate with the WRERR bit still set.

REGISTER 5-2: NVMADRU: NONVOLATILE MEMORY UPPER ADDRESS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVMADR	U<23:16>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMADRU<23:16>:** Nonvolatile Memory Upper Write Address bits Selects the upper 8 bits of the location to program or erase in program Flash memory. This register may be read or written to by the user application.

REGISTER 5-3: NVMADR: NONVOLATILE MEMORY LOWER ADDRESS REGISTER

'1' = Bit is set

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVMAE)R<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVMA	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							

bit 15-0 **NVMADR<15:0>:** Nonvolatile Memory Lower Write Address bits Selects the lower 16 bits of the location to program or erase in program Flash memory. This register may be read or written to by the user application.

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

REGISTER 5-4: NVMKEY: NONVOLATILE MEMORY KEY REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVMKI	EY<7:0>			
bit 7	bit 7 bit 0						
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							

'0' = Bit is cleared

bit 15-8 Unimplemented: Read as '0'

-n = Value at POR

bit 7-0 NVMKEY<7:0>: NVM Key Register (write-only) bits

'1' = Bit is set

REGISTER 5-5: NVMSRCADRH: NONVOLATILE DATA MEMORY UPPER ADDRESS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVMSRCAD	DRH<23:16>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 NVMSRCADRH<23:16>: Nonvolatile Data Memory Upper Address bits

x = Bit is unknown

REGISTER 5-6: NVMSRCADRL: NONVOLATILE DATA MEMORY LOWER ADDRESS REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVMSRC	ADRL<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	r-0
NVMSRCADRL<7:1>							
bit 7							bit 0
Legend:		r = Reserved	bit				
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-1 NVMSRCADRL<15:1>: Nonvolatile Data Memory Lower Address bits

bit 0 Reserved: Maintain as '0'

NOTES:

6.0 RESETS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Reset" (DS70602), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Time-out Reset
- · CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Illegal Address Mode Reset
 - Uninitialized W Register Reset
 - Security Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.

Note: Refer to the specific peripheral section or Section 4.0 "Memory Organization" of this manual for register Reset states.

All types of device Reset set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).


A POR clears all the bits, except for the POR and BOR bits (RCON<1:0>) that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.

Note: In all types of Resets, to select the device clock source, the contents of OSCCON are initialized from the FNOSCx Configuration bits in the FOSCSEL Configuration register.

FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM



R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0
TRAPR	IOPUWR	_	_	VREGSF		CM	VREGS
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit
Legend:							
R = Reada	ble bit	W = Writable b	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown
bit 1 <i>5</i>	TDADD. Trop	Depart Flag bit					
bit 15	-	Reset Flag bit onflict Reset has	occurred				
	•	onflict Reset has		d			
bit 14	•	gal Opcode or l			et Flag bit		
		al opcode detec			-	ized W registe	er used as a
		Pointer caused				-1	
h:: 40 40	-	l opcode or Unir		Register Reset r	has not occurre	a	
bit 13-12	•	ted: Read as '0			1.11		
bit 11		ash Voltage Reg			DIT		
		Itage regulator is Itage regulator g			ina Sleep		
bit 10		ited: Read as '0					
bit 9	-	ation Mismatch					
	•	uration Mismatch	•	occurred.			
	•	uration Mismatch					
bit 8		age Regulator S					
		egulator is activ					
bit 7	-	egulator goes ir nal Reset (MCLF	-	node during Sie	ep		
		Clear (pin) Res	,	red			
		Clear (pin) Res					
bit 6		IRE RESET (Instru					
		instruction has l					
		instruction has r					
bit 5	SWDTEN: So	oftware Enable/[Disable of W	DT bit ⁽²⁾			
	1 = WDT is e						
b :4	0 = WDT is d		a aut ⊏laa bi				
bit 4		hdog Timer Time e-out has occurr	-	IL			
		e-out has occurr e-out has not oc					
	All of the Reset sta cause a device Re		set or cleare	d in software. S	etting one of th	ese bits in soft	ware does no
2:	If the FWDTEN Co	onfiguration bit is	s '1' (unprog	rammed), the W	/DT is always e	nabled, regard	lless of the

RCON: RESET CONTROL REGISTER⁽¹⁾ **REGISTER 6-1:**

e сy SWDTEN bit setting.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

 bit 3
 SLEEP: Wake-up from Sleep Flag bit

 1 = Device was in Sleep mode

 0 = Device was not in Sleep mode

 bit 2
 IDLE: Wake-up from Idle Flag bit

 1 = Device was in Idle mode

 0 = Device was not in Idle mode

 0 = Device was not in Idle mode

 bit 1
 BOR: Brown-out Reset Flag bit

 1 = A Brown-out Reset has occurred

 0 = A Brown-out Reset has not occurred

bit 0 **POR:** Power-on Reset Flag bit

- 1 = A Power-on Reset has occurred
- 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

NOTES:

7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Interrupts" (DS70000600), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGM3XX/6XX/7XX interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33EPXXXGM3XX/6XX/7XX CPU.

The interrupt controller has the following features:

- Up to eight processor exceptions and software traps
- · Eight user-selectable priority levels
- Interrupt Vector Table (IVT) with a unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- · Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The dsPIC33EPXXXGM3XX/6XX/7XX Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory, starting at location, 000004h. The IVT contains seven non-maskable trap vectors and up to 151 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 takes priority over interrupts at any other vector address.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33EPXXXGM3XX/6XX/7XX devices clear their registers in response to a Reset, which forces the PC to zero. The device then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

dsPIC33EPXXXGM3XX/6XX/7XX

FIGURE 7-1: dsPIC33EPXXXGM3XX/6XX/7XX INTERRUPT VECTOR TABLE

▲	Reset – GOTO Instruction	0x000000	
	Reset – GOTO Address	0x000002	
È	Oscillator Fail Trap Vector	0x000004	
rior	Address Error Trap Vector	0x000006	
Decreasing Natural Order Priority	Generic Hard Trap Vector	0x000008	
	Stack Error Trap Vector	0x00000A	
ធ	Math Error Trap Vector	0x00000C	
atur	DMA Controller Error Trap Vector	0x00000E	
ž	Generic Soft Trap Vector	0x000010	
	Reserved	0x000012	
crea	Interrupt Vector 0	0x000014	
	Interrupt Vector 1	0x000016	
	:	:	
	:	:	
Σ	:	:	
2	Interrupt Vector 52	0x00007C	
	Interrupt Vector 53	0x00007E	
	Interrupt Vector 54	0x000080	\backslash
	:	:	See Table 7-1 for
	:	:	Interrupt Vector Details
	:	:	
	Interrupt Vector 116	0x0000FC	
	Interrupt Vector 117	0x0000FE	
	Interrupt Vector 118	0x000100	
	Interrupt Vector 119	0x000102	
	Interrupt Vector 120	0x000104	
	:	:	
	:	:	
	:	:	
V	Interrupt Vector 244	0x0001FC	/
	Interrupt Vector 245	0x0001FE	
	START OF CODE	0x000200	-

TABLE 7-1: INTERRUPT VECTOR DETAILS

	Vector	Vector IRQ		Inte	Interrupt Bit Location			
Interrupt Source	# #		IVT Address	Flag	Enable	Priority		
	Highe	est Natura	I Order Priority					
INT0 – External Interrupt 0	8	0	0x000014	IFS0<0>	IEC0<0>	IPC0<2:0>		
IC1 – Input Capture 1	9	1	0x000016	IFS0<1>	IEC0<1>	IPC0<6:4>		
OC1 – Output Compare 1	10	2	0x000018	IFS0<2>	IEC0<2>	IPC0<10:8>		
T1 – Timer1	11	3	0x00001A	IFS0<3>	IEC0<3>	IPC0<14:12>		
DMA0 – DMA Channel 0	12	4	0x00001C	IFS0<4>	IEC0<4>	IPC1<2:0>		
IC2 – Input Capture 2	13	5	0x00001E	IFS0<5>	IEC0<5>	IPC1<6:4>		
OC2 – Output Compare 2	14	6	0x000020	IFS0<6>	IEC0<6>	IPC1<10:8>		
T2 – Timer2	15	7	0x000022	IFS0<7>	IEC0<7>	IPC1<14:12>		
T3 – Timer3	16	8	0x000024	IFS0<8>	IEC0<8>	IPC2<2:0>		
SPI1E – SPI1 Error	17	9	0x000026	IFS0<9>	IEC0<9>	IPC2<6:4>		
SPI1 – SPI1 Transfer Done	18	10	0x000028	IFS0<10>	IEC0<10>	IPC2<10:8>		
U1RX – UART1 Receiver	19	11	0x00002A	IFS0<11>	IEC0<11>	IPC2<14:12>		
U1TX – UART1 Transmitter	20	12	0x00002C	IFS0<12>	IEC0<12>	IPC3<2:0>		
AD1 – ADC1 Convert Done	21	13	0x00002E	IFS0<13>	IEC0<13>	IPC3<6:4>		
DMA1 – DMA Channel 1	22	14	0x000030	IFS0<14>	IEC0<14>	IPC3<10:8>		
Reserved	23	15	0x000032		—	_		
SI2C1 – I2C1 Slave Event	24	16	0x000034	IFS1<0>	IEC1<0>	IPC4<2:0>		
MI2C1 – I2C1 Master Event	25	17	0x000036	IFS1<1>	IEC1<1>	IPC4<6:4>		
CMP1 – Comparator Combined Event	26	18	0x000038	IFS1<2>	IEC1<2>	IPC4<10:8>		
CN – Input Change Interrupt	27	19	0x00003A	IFS1<3>	IEC1<3>	IPC4<14:12>		
INT1 – External Interrupt 1	28	20	0x00003C	IFS1<4>	IEC1<4>	IPC5<2:0>		
AD2 – ADC2 Convert Done	29	21	0x00003E	IFS1<5>	IEC1<5>	IPC5<6:4>		
IC7 – Input Capture 7	30	22	0x000040	IFS1<6>	IEC1<6>	IPC5<10:8>		
IC8 – Input Capture 8	31	23	0x000042	IFS1<7>	IEC1<7>	IPC5<14:12>		
DMA2 – DMA Channel 2	32	24	0x000044	IFS1<8>	IEC1<8>	IPC6<2:0>		
OC3 – Output Compare 3	33	25	0x000046	IFS1<9>	IEC1<9>	IPC6<6:4>		
OC4 – Output Compare 4	34	26	0x000048	IFS1<10>	IEC1<10>	IPC6<10:8>		
T4 – Timer4	35	27	0x00004A	IFS1<11>	IEC1<11>	IPC6<14:12>		
T5 – Timer5	36	28	0x00004C	IFS1<12>	IEC1<12>	IPC7<2:0>		
INT2 – External Interrupt 2	37	29	0x00004E	IFS1<13>	IEC1<13>	IPC7<6:4>		
U2RX – UART2 Receiver	38	30	0x000050	IFS1<14>	IEC1<14>	IPC7<10:8>		
U2TX – UART2 Transmitter	39	31	0x000052	IFS1<15>	IEC1<15>	IPC7<14:12>		
SPI2E – SPI2 Error	40	32	0x000054	IFS2<0>	IEC2<0>	IPC8<2:0>		
SPI2 – SPI2 Transfer Done	41	33	0x000056	IFS2<1>	IEC2<1>	IPC8<6:4>		
C1RX – CAN1 RX Data Ready ⁽¹⁾	42	34	0x000058	IFS2<2>	IEC2<2>	IPC8<10:8>		
C1 – CAN1 Event ⁽¹⁾	43	35	0x00005A	IFS2<3>	IEC2<3>	IPC8<14:12>		
DMA3 – DMA Channel 3	44	36	0x00005C	IFS2<4>	IEC2<4>	IPC9<2:0>		
IC3 – Input Capture 3	45	37	0x00005E	IFS2<5>	IEC2<5>	IPC9<6:4>		
IC4 – Input Capture 4	46	38	0x000060	IFS2<6>	IEC2<6>	IPC9<10:8>		
IC5 – Input Capture 5	47	39	0x000062	IFS2<7>	IEC2<7>	IPC9<14:12>		
IC6 – Input Capture 6	48	40	0x000064	IFS2<8>	IEC2<8>	IPC10<2:0>		

Note 1: This interrupt source is available on dsPIC33EPXXXGM6XX/7XX devices only.

2: This interrupt source is not available on 44-pin devices.

TABLE 7-1: INTERRUPT VECTOR DETAILS (CONTINUED)

	Vector	IRQ		Inte	errupt Bit L	ocation
Interrupt Source	#	#	IVT Address	Flag	Enable	Priority
OC5 – Output Compare 5	49	41	0x000066	IFS2<9>	IEC2<9>	IPC10<6:4>
OC6 – Output Compare 6	50	42	0x000068	IFS2<10>	IEC2<10>	IPC10<10:8>
OC7 – Output Compare 7	51	43	0x00006A	IFS2<11>	IEC2<11>	IPC10<14:12>
OC8 – Output Compare 8	52	44	0x00006C	IFS2<12>	IEC2<12>	IPC11<2:0>
PMP – Parallel Master Port ⁽²⁾	53	45	0x00006E	IFS2<13>	IEC2<13>	IPC11<6:4>
Reserved	54	46	0x000070	_	_	_
T6 – Timer6	55	47	0x000072	IFS2<15>	IEC2<15>	IPC11<14:12>
T7 – Timer7	56	48	0x000074	IFS3<0>	IEC3<0>	IPC12<2:0>
SI2C2 – I2C2 Slave Event	57	49	0x000076	IFS3<1>	IEC3<1>	IPC12<6:4>
MI2C2 – I2C2 Master Event	58	50	0x000078	IFS3<2>	IEC3<2>	IPC12<10:8>
T8 – Timer8	59	51	0x00007A	IFS3<3>	IEC3<3>	IPC12<14:12>
T9 – Timer9	60	52	0x00007C	IFS3<4>	IEC3<4>	IPC13<2:0>
INT3 – External Interrupt 3	61	53	0x00007E	IFS3<5>	IEC3<5>	IPC13<6:4>
INT4 – External Interrupt 4	62	54	0x000080	IFS3<6>	IEC3<6>	IPC13<10:8>
C2RX – CAN2 RX Data Ready ⁽¹⁾	63	55	0x000082	IFS3<7>	IEC3<7>	IPC13<14:12>
C2 – CAN2 Event ⁽¹⁾	64	56	0x000084	IFS3<8>	IEC3<8>	IPC14<2:0>
PSEM – PCPWM Primary Event	65	57	0x000086	IFS3<9>	IEC3<9>	IPC14<6:4>
QEI1 – QEI1 Position Counter Compare	66	58	0x000088	IFS3<10>	IEC3<10>	IPC14<10:8>
DCIE – DCI Fault Interrupt	67	59	0x00008A	IFS3<11>	IEC3<11>	IPC14<14:12>
DCI – DCI Transfer Done	68	60	0x00008C	IFS3<12>	IEC3<12>	IPC15<2:0>
Reserved	69	61	0x00008E	—	—	—
RTCC – Real-Time Clock and Calendar ⁽²⁾	70	62	0x000090	IFS3<14>	IEC3<14>	IPC15<10:8>
Reserved	71-72	63-64	0x000092-0x000094	—	_	_
U1E – UART1 Error Interrupt	73	65	0x000096	IFS4<1>	IEC4<1>	IPC16<6:4>
U2E – UART2 Error Interrupt	74	66	0x000098	IFS4<2>	IEC4<2>	IPC16<10:8>
CRC – CRC Generator Interrupt	75	67	0x00009A	IFS4<3>	IEC4<3>	IPC16<14:12>
Reserved	76-77	68-69	0x00009C-0x00009E	—	—	—
C1TX – CAN1 TX Data Request ⁽¹⁾	78	70	0x0000A0	IFS4<6>	IEC4<6>	IPC17<10:8>
C2TX – CAN2 TX Data Request ⁽¹⁾	79	71	0x0000A2	IFS4<7>	IEC4<7>	IPC17<14:12>
Reserved	80	72	0x0000A4	—	—	_
PSESM – PCPWM Secondary Event	81	73	0x0000A6	IFS4<9>	IEC4<9>	IPC18<6:4>
Reserved	82	74	0x0000A8	—	—	_
QEI2 – QEI2 Position Counter Compare	83	75	0x0000AA	IFS4<11>	IEC4<11>	IPC18<14:12>
Reserved	84	76	0x0000AC	—	—	—
CTMU – CTMU Interrupt	85	77	0x0000AE	IFS4<13>	IEC4<13>	IPC19<6:4>
Reserved	86-88	78-80	0x0000B0-0x0000B4	—	—	_
U3E – UART3 Error Interrupt	89	81	0x0000B6	IFS5<1>	IEC5<1>	IPC20<6:4>
U3RX – UART3 Receiver	90	82	0x0000B8	IFS5<2>	IEC5<2>	IPC20<10:8>
U3TX – UART3 Transmitter	91	83	0x0000BA	IFS5<3>	IEC5<3>	IPC20<14:12>
Reserved	92-94	84-86	0x0000BC-0x0000C0	_	_	_
U4E – UART4 Error Interrupt	95	87	0x0000C2	IFS5<7>	IEC5<7>	IPC21<14:12>
U4RX – UART4 Receiver	96	88	0x0000C4	IFS5<8>	IEC5<8>	IPC22<2:0>
U4TX – UART4 Transmitter	97	89	0x0000C6	IFS5<9>	IEC5<9>	IPC22<6:4>

Note 1: This interrupt source is available on dsPIC33EPXXXGM6XX/7XX devices only.

2: This interrupt source is not available on 44-pin devices.

	Vector	IRQ		Interrupt Bit Location			
Interrupt Source	#	# # IVT Address		Flag	Enable	Priority	
SPI3E – SPI3 Error	98	90	0x0000C8	IFS5<10>	IEC5<10>	IPC22<10:8>	
SPI3 – SPI3 Transfer Done	99	91	0x0000CA	IFS5<11>	IEC5<11>	IPC22<14:12>	
Reserved	100-101	92-93	0x0000CC-0x0000CE	_	_	—	
PWM1 – PWM Generator 1	102	94	0x0000D0	IFS5<14>	IEC5<14>	IPC23<10:8>	
PWM2 – PWM Generator 2	103	95	0x0000D2	IFS5<15>	IEC5<15>	IPC23<14:12>	
PWM3 – PWM Generator 3	104	96	0x0000D4	IFS6<0>	IEC6<0>	IPC24<2:0>	
PWM4 – PWM Generator 4	105	97	0x0000D6	IFS6<1>	IEC6<1>	IPC24<6:4>	
PWM5 – PWM Generator 5	106	98	0x0000D8	IFS6<2>	IEC6<2>	IPC24<10:8>	
PWM6 – PWM Generator 6	107	99	0x0000DA	IFS6<3>	IEC6<3>	IPC24<14:12>	
Reserved	108-149	100-141	0x0000DC-0x00012E	_	_	—	
ICD – ICD Application	150	142	0x000142	IFS8<14>	IEC8<14>	IPC35<10:8>	
JTAG – JTAG Programming	151	143	0x000130	IFS8<15>	IEC8<15>	IPC35<14:12>	
Reserved	152	144	0x000134	_	—	—	
PTGSTEP – PTG Step	153	145	0x000136	IFS9<1>	IEC9<1>	IPC36<6:4>	
PTGWDT – PTG Watchdog Time-out	154	146	0x000138	IFS9<2>	IEC9<2>	IPC36<10:8>	
PTG0 – PTG Interrupt 0	155	147	0x00013A	IFS9<3>	IEC9<3>	IPC36<14:12>	
PTG1 – PTG Interrupt 1	156	148	0x00013C	IFS9<4>	IEC9<4>	IPC37<2:0>	
PTG2 – PTG Interrupt 2	157	149	0x00013E	IFS9<5>	IEC9<5>	IPC37<6:4>	
PTG3 – PTG Interrupt 3	158	150	0x000140	IFS9<6>	IEC9<6>	IPC37<10:8>	
Reserved	159-245	151-245	0x000142-0x0001FE	_	_	_	
	Lowe	est Natura	Order Priority				

TABLE 7-1: INTERRUPT VECTOR DETAILS (CONTINUED)

Note 1: This interrupt source is available on dsPIC33EPXXXGM6XX/7XX devices only.

2: This interrupt source is not available on 44-pin devices.

7.3 Interrupt Control and Status Registers

dsPIC33EPXXXGM3XX/6XX/7XX devices implement the following registers for the interrupt controller:

- INTCON1
- INTCON2
- INTCON3
- INTCON4
- IFSx
- IECx
- IPCx
- INTTREG

7.3.1 INTCON1 THROUGH INTCON4

Global interrupt control functions are controlled from INTCON1, INTCON2, INTCON3 and INTCON4.

INTCON1 contains the Interrupt Nesting Disable bit (NSTDIS) as well as the control and status flags for the processor trap sources.

The INTCON2 register controls external interrupt request signal behavior and also contains the Global Interrupt Enable bit (GIE).

INTCON3 contains the status flags for the DMA and DO stack overflow status trap sources.

The INTCON4 register contains the Software Generated Hard Trap (SGHT) status bit.

7.3.2 IFSx

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

7.3.3 IECx

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

7.3.4 IPCx

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into Vector Number (VECNUM<7:0>) and Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence as they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having Vector Number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0> and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

7.3.6 STATUS/CONTROL REGISTERS

Although these registers are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. For more information on these registers, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"CPU"** (DS70359).

- The CPU STATUS Register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU Interrupt Priority Level. The user software can change the current CPU Interrupt Priority Level by writing to the IPLx bits.
- The CORCON register contains the IPL3 bit, which together with IPL<2:0>, also indicates the current CPU Interrupt Priority Level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-3 through Register 7-7 in the following pages.

REGISTER 7-1: SR: CPU STATUS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R-0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0

R/W-U	R/W-U	R/W-U	R-0	R/W-U	R/W-U	R/W-U	R/W-U
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits^(2,3) 111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1.

2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.

3: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
VAR	—	US1	US0	EDT	DL2	DL1	DL0
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	SFA	RND	IF
bit 7					bit 0		
Legend:							
R = Readable bit $W = Writable bit$			U = Unimpler	mented hit read	as '0'		

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	VAR: Variable Exception Processing Latency Control bit
	1 = Variable exception processing latency is enabled
	0 = Fixed exception processing latency is enabled
bit 3	IPL3: CPU Interrupt Priority Level Status bit 3 ⁽²⁾

1 = CPU Interrupt Priority Level is greater than 7

0 = CPU Interrupt Priority Level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE
bit 15	OWNERRY	OVBENIN	00 Willing	OOVBENIN	OWNE	OVDIE	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unk	nown
bit 15		errupt Nesting					
		nesting is disa					
L:1 4 4	-	nesting is ena		-1			
bit 14			Overflow Trap F erflow of Accur	•			
	•	•	y overflow of A				
bit 13	-		Overflow Trap F				
	1 = Trap was	s caused by ov	erflow of Accur	mulator B			
	0 = Trap was	s not caused by	y overflow of A	ccumulator B			
bit 12			•	Overflow Trap F	•		
				flow of Accumu			
bit 11			-	Overflow Trap F			
				flow of Accumu			
	•	•	•	overflow of Accu			
bit 10	OVATE: Acc	umulator A Ov	erflow Trap En	able bit			
	1 = Trap ove 0 = Trap is d	erflow of Accun lisabled	nulator A				
bit 9	OVBTE: Acc	cumulator B Ov	verflow Trap En	able bit			
	1 = Trap ove 0 = Trap is d	erflow of Accun lisabled	ulator B				
bit 8	COVTE: Cat	tastrophic Ove	flow Trap Enal	ole bit			
	1 = Trap on 0 = Trap is d		verflow of Accu	mulator A or B i	s enabled		
bit 7	SFTACERR	: Shift Accumu	lator Error Stat	us bit			
		•	•	alid accumulator invalid accumul			
bit 6	DIVOERR: D) ivide-by-Zero	Error Status bit				
			used by a divid t caused by a d				
bit 5	DMACERR:	DMA Controlle	er Trap Flag bit				
		ntroller trap ha					
		ntroller trap ha					
bit 4		Math Error Sta					
		or trap has occ or trap has not					

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred
	0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
GIE	DISI	SWTRAP		—		—		
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
	—	—	—	—	INT2EP	INT1EP	INT0EP	
bit 7							bit 0	
1								
Legend:	1- 1-14		- :4			(0)		
R = Readab		W = Writable I	JIC	-	mented bit, read			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15		ntorrunt Enchla	hit					
DIC 15		nterrupt Enable and associate		re enabled				
		are disabled, t						
bit 14	DISI: DISI In	struction Statu	s bit					
		truction is active						
		truction is not a						
bit 13		oftware Trap Sta						
		trap is enabled trap is disabled						
bit 12-3		ted: Read as '						
bit 2	-			t Polarity Selec	t bit			
		on negative edg	•	,				
	0 = Interrupt o	on positive edg	e					
bit 1	INT1EP: Exte	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit						
		1 = Interrupt on negative edge0 = Interrupt on positive edge						
bit 0	INTOEP: Exte	ernal Interrupt 0	Edge Detec	t Polarity Selec	t bit			
		on negative edg						
	0 = Interrupt o	on positive edg	e					

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	_	_	—	—	—	_		
bit 15				•			bit 8		
U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
—	_	DAE	DOOVR		—	—	—		
bit 7	•			•			bit 0		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'			
-n = Value a	at POR	'1' = Bit is set	t	'0' = Bit is cleared x = Bit is unknown			nown		
bit 15-6	Unimplemen	ted: Read as	'0'						
bit 5	DAE: DMA Address Error Soft Trap Status bit								
	1 = DMA address error soft trap has occurred								
	0 = DMA address error soft trap has not occurred								
bit 4	DOOVR: DO Stack Overflow Soft Trap Status bit								
	1 = DO stack	1 = DO stack overflow soft trap has occurred							

REGISTER 7-5: INTCON3: INTERRUPT CONTROL REGISTER 3

	0 = DO stack overflow soft trap has not occurred
bit 3-0	Unimplemented: Read as '0'

REGISTER 7-6: INTCON4: INTERRUPT CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	—	—	_
bit 15	·		•		•		bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	_	—	—	SGHT
bit 7			•		•		bit 0
Legend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-1	Unimplemented: Read as '0'
----------	----------------------------

bit 0 SGHT: Software Generated Hard Trap Status bit

- 1 = Software generated hard trap has occurred
- 0 = Software generated hard trap has not occurred

REGISTER 7-7: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
			—	ILR3	ILR2	ILR1	ILR0
bit 15		1					bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
VECNUM7	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0
bit 7	VECINOMIC	VECINONIS	VECINONIA	VECINONIS	VECINONIZ	VECNOWI	bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 11-8	1111 = CPU • • • • •	w CPU Interrup Interrupt Priorit Interrupt Priorit	y Level is 15 y Level is 1				
bit 7-0	VECNUM<7:	Interrupt Priorit 0>: Vector Num 255, Reserved	ber of Pendin	g Interrupt bits			
	00001000 = 00000111 = 00000110 = 00000101 = 00000100 = 00000011 = 00000010 =	9, IC1 – Input 0 8, INT0 – Exter 7, Reserved; do 6, Generic soft 5, DMA Contro 4, Math error tr 3, Stack error tr 2, Generic hard 1, Address erro	nal Interrupt C o not use error trap ller error trap ap rap d trap or trap)			

NOTES:

8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Direct Memory Access (DMA)" (DS70348), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The DMA Controller transfers data between Peripheral Data registers and Data Space SRAM


In addition, DMA can access the entire data memory space. The data memory bus arbiter is utilized when either the CPU or DMA attempts to access SRAM, resulting in potential DMA or CPU stalls.

The DMA Controller supports 4 independent channels. Each channel can be configured for transfers to or from selected peripherals. The peripherals supported by the DMA Controller include:

- CAN
- Analog-to-Digital Converter (ADC)
- Serial Peripheral Interface (SPI)
- UART
- Input Capture
- Output Compare
- DCI
- PMP
- Timers

Refer to Table 8-1 for a complete list of supported peripherals.

FIGURE 8-1: PERIPHERAL TO DMA CONTROLLER



In addition, DMA transfers can be triggered by timers as well as external interrupts. Each DMA channel is unidirectional. Two DMA channels must be allocated to read and write to a peripheral. If more than one channel receives a request to transfer data, a simple fixed priority scheme, based on channel number, dictates which channel completes the transfer and which channel, or channels, are left pending. Each DMA channel moves a block of data, after which, it generates an interrupt to the CPU to indicate that the block is available for processing.

The DMA Controller provides these functional capabilities:

- Four DMA channels
- Register Indirect with Post-increment Addressing mode
- Register Indirect without Post-increment Addressing mode

- Peripheral Indirect Addressing mode (peripheral generates destination address)
- · CPU interrupt after half or full block transfer complete
- · Byte or word transfers
- Fixed priority channel arbitration
- Manual (software) or automatic (peripheral DMA requests) transfer initiation
- One-Shot or Auto-Repeat Block Transfer modes
- Ping-Pong mode (automatic switch between two SRAM Start addresses after each block transfer complete)
- DMA request for each channel can be selected from any supported interrupt source
- · Debug support features

The peripherals that can utilize DMA are listed in Table 8-1.


Peripheral to DMA Association	DMAxREQ Register IRQSEL<7:0> Bits	DMAxPAD Register (Values to Read from Peripheral)	DMAxPAD Register (Values to Write to Peripheral)
INT0 – External Interrupt 0	00000000	_	_
IC1 – Input Capture 1	0000001	0x0144 (IC1BUF)	—
IC2 – Input Capture 2	00000101	0x014C (IC2BUF)	_
IC3 – Input Capture 3	00100101	0x0154 (IC3BUF)	—
IC4 – Input Capture 4	00100110	0x015C (IC4BUF)	—
OC1 – Output Compare 1	0000010	_	0x0906 (OC1R) 0x0904 (OC1RS)
OC2 – Output Compare 2	00000110	_	0x0910 (OC2R) 0x090E (OC2RS)
OC3 – Output Compare 3	00011001	—	0x091A (OC3R) 0x0918 (OC3RS)
OC4 – Output Compare 4	00011010	_	0x0924 (OC4R) 0x0922 (OC4RS)
TMR2 – Timer2	00000111	—	—
TMR3 – Timer3	00001000	—	_
TMR4 – Timer4	00011011	—	—
TMR5 – Timer5	00011100	—	—
SPI1 Transfer Done	00001010	0x0248 (SPI1BUF)	0x0248 (SPI1BUF)
SPI2 Transfer Done	00100001	0x0268 (SPI2BUF)	0x0268 (SPI2BUF)
SPI3 Transfer Done	01011011	0x02A8(SPI3BUF)	0x02A8(SPI3BUF)
UART1RX – UART1 Receiver	00001011	0x0226 (U1RXREG)	—
UART1TX – UART1 Transmitter	00001100	—	0x0224 (U1TXREG)
UART2RX – UART2 Receiver	00011110	0x0236 (U2RXREG)	
UART2TX – UART2 Transmitter	00011111	—	0x0234 (U2TXREG)
UART3RX – UART3 Receiver	01010010	0X0256(U3RXREG)	
UART3TX – UART3 Transmitter	01010011	_	0X0254(U3TXREG)
UART4RX – UART4 Receiver	01011000	0X02B6(U4RXREG)	
UART4TX – UART4 Transmitter	01011001		0X02B4(U4TXREG)

TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS

		•	•
Peripheral to DMA Association	DMAxREQ Register IRQSEL<7:0> Bits	DMAxPAD Register (Values to Read from Peripheral)	DMAxPAD Register (Values to Write to Peripheral)
CAN1 – RX Data Ready	00100010	0x0440 (C1RXD)	—
CAN1 – TX Data Request	01000110	—	0x0442 (C1TXD)
CAN2 – RX Data Ready	00110111	0X0540(C2RXD)	—
CAN2 – TX Data Request	01000111	—	0X0542(C2TXD)
DCI – Codec Transfer Done	00111100	0X0290(RXBUF0)	0X0298(TXBUF0)
ADC1 – ADC1 Convert Done	00001101	0x0300 (ADC1BUF0)	_
ADC2 – ADC2 Convert Done	00010101	0X0340(ADC2BUF0)	—
PMP – PMP Data Move	00101101	0X0608(PMPDAT1)	0X0608(PMPDAT1)

TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS (CONTINUED)

FIGURE 8-2: DMA CONTROLLER BLOCK DIAGRAM



8.1 DMA Controller Registers

Each DMA Controller Channel x (where x = 0 through 3) contains the following registers:

- 16-bit DMA Channel x Control Register (DMAxCON)
- 16-bit DMA Channel x IRQ Select Register (DMAxREQ)
- 32-bit DMA Channel x Start Address Register A (DMAxSTAL/H)
- 32-bit DMA Channel x Start Address Register B (DMAxSTBL/H)
- 16-bit DMA Channel x Peripheral Address Register (DMAxPAD)
- 14-bit DMA Channel x Transfer Count Register (DMAxCNT)

Additional status registers (DMAPWC, DMARQC, DMAPPS, DMALCA and DSADRL/H) are common to all DMA Controller channels. These status registers provide information on write and request collisions, as well as on last address and channel access information.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

REGISTER 8-1: DMAXCON: DMA CHANNEL X CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
—	—	AMODE1	AMODE0	—	_	MODE1	MODE0
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15	CHEN: Channel Enable bit
bit 15	1 = Channel is enabled
	0 = Channel is disabled
bit 14	SIZE: Data Transfer Size bit
DIL 14	1 = Byte
	0 = Word
bit 13	DIR: Transfer Direction bit (source/destination bus select)
DIC 15	1 = Reads from RAM address, writes to peripheral address
	0 = Reads from peripheral address, writes to RAM address
bit 12	HALF: Block Transfer Interrupt Select bit
DIL 12	· · · · · · · · · · · · · · · · · · ·
	 1 = Initiates interrupt when half of the data has been moved 0 = Initiates interrupt when all of the data has been moved
bit 11	NULLW: Null Data Peripheral Write Mode Select bit
	•
	 1 = Null data write to peripheral in addition to RAM write (DIR bit must also be clear) 0 = Normal operation
bit 10-6	Unimplemented: Read as '0'
	•
bit 5-4	AMODE<1:0>: DMA Channel Addressing Mode Select bits
	11 = Reserved 10 = Peripheral Indirect mode
	01 = Register Indirect without Post-Increment mode
	00 = Register Indirect with Post-Increment mode
bit 3-2	Unimplemented: Read as '0'
bit 1-0	MODE<1:0>: DMA Channel Operating Mode Select bits
bit 1-0	11 = One-Shot, Ping-Pong modes are enabled (one block transfer from/to each DMA buffer)
	10 = Continuous, Ping-Pong modes are enabled
	01 = One-Shot, Ping-Pong modes are disabled
	00 = Continuous, Ping-Pong modes are disabled

REGISTER 8-2: DMAXREQ: DMA CHANNEL x IRQ SELECT REGISTER

REGISTER 8-2:	DMAX	REQ: DMA C	HANNEL X I	IRQ SELECT	REGISTER		
R/S-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
FORCE ⁽¹⁾	_	—	—	—	—		_
bit 15							bit
	DANA	D 44/ 0	D111	DAALO	D 44/0	DANO	D 444.0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	RQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0
bit 7							bit
Legend:		S = Settable b	oit				
R = Readable bit		W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at POR	ł	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
1	Forces aAutomation	e DMA Transfe single DMA tra c DMA transfer ted: Read as '(nsfer (Manua initiation by D	,			
	•	-: DMA Periphe		her Select hits			
10 10 10 10 10 10 10 10 10 10	011000 010011 010010 000111 000110 010110 0101101 010010 010010 010010 010010 010010 010010 010010 010010 011011 001101 001101 001101 001101 0001001 0001001 0001001 0001001 0001001 0001001 0001001 0000101 0000101 0000101 0000101 0000101	UART4TX – U/ UART4RX – U/ UART3TX – U/ UART3TX – U/ UART3RX – U/ CAN2 – TX dat CAN1 – TX dat DCI – Codec tr CAN2 – RX da PMP – PMP da IC4 – Input Cap IC3 – Input Cap IC3 – Input Cap CAN1 – RX da SPI2 – SPI2 tra UART2TX – U/ UART2TX – U/ UART2TX – U/ UART2RX – U/ TMR5 – Timer5 TMR4 – Timer5 TMR4 – Timer5 ADC2 – ADC2 ADC1 – ADC1 UART1RX – U/ SPI1 – SPI1 tra TMR3 – Timer5 TMR2 – Timer5 OC2 – Output (IC2 – Input Cap OC1 – Output (ART4 receiver ART3 transmit ART3 receiver a request a request a request ansfer done ta ready ta move oture 4 oture 3 ta ready ansfer done ART2 transmit ART2 receiver Compare 4 Compare 4 Compare 3 convert done ART1 transmit ART1 receiver ansfer done ART1 receiver ansfer done Compare 2	r tter r tter r			

Note 1: The FORCE bit cannot be cleared by user software. The FORCE bit is cleared by hardware when the forced DMA transfer is complete or the channel is disabled (CHEN = 0).

© 2013-2014 Microchip Technology Inc.

REGISTER 8-3: DMAXSTAH: DMA CHANNEL X START ADDRESS REGISTER A (HIGH)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—			—	—	—
bit 15					•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA<	23:16>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value at F	= Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow				nown		

bit 15-8 Unimplemented: Read as '0'

bit 7-0 STA<23:16>: DMA Primary Start Address bits (source or destination)

REGISTER 8-4: DMAXSTAL: DMA CHANNEL x START ADDRESS REGISTER A (LOW)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		STA	<15:8>			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		STA	A<7:0>			
						bit 0
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is un		x = Bit is unkr	nown
	R/W-0	R/W-0 R/W-0	R/W-0 R/W-0 R/W-0 R/W-0 STA bit W = Writable bit	STA<15:8> R/W-0 R/W-0 R/W-0 STA<7:0> bit W = Writable bit U = Unimplen	STA < 15:8 > $R/W-0 R/W-0 R/W-0 R/W-0$ $STA < 7:0 >$ bit W = Writable bit U = Unimplemented bit, read	STA < 15:8 > $R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0$ $STA < 7:0 >$ bit W = Writable bit U = Unimplemented bit, read as '0'

bit 15-0 STA<15:0>: DMA Primary Start Address bits (source or destination)

REGISTER 8-5: DMAXSTBH: DMA CHANNEL X START ADDRESS REGISTER B (HIGH)

U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0
_	—	_	_	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB<	23:16>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 STB<23:16>: DMA Secondary Start Address bits (source or destination)

REGISTER 8-6: DMAXSTBL: DMA CHANNEL X START ADDRESS REGISTER B (LOW)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	-		STB	<15:8>	-	-	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STE	3<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable I	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 **STB<15:0>:** DMA Secondary Start Address bits (source or destination)

REGISTER 8-7: DMAXPAD: DMA CHANNEL X PERIPHERAL ADDRESS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAI)<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at P	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unk	nown

bit 15-0 PAD<15:0>: DMA Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-8: DMAXCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_			CNT<	13:8> ⁽²⁾		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT<	<7:0> ⁽²⁾			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-14 Unimplemented: Read as '0'

bit 13-0 CNT<13:0>: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: The number of DMA transfers = CNT<13:0> + 1.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—		_	—	_	—
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSADR	<23:16>			
bit 7							bit 0
Legend:							
P - Peadable bit	M = Writable bit $II = I$ implemented bit read as '0'						

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 DSADR<23:16>: Most Recent DMA Address Accessed by DMA bits

REGISTER 8-10: DSADRL: DMA MOST RECENT RAM LOW ADDRESS REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			DSAD	R<15:8>				
bit 15							bit 8	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			DSAD)R<7:0>				
bit 7							bit 0	
Legend:								
R = Readable b	= Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				

bit 15-0 DSADR<15:0>: Most Recent DMA Address Accessed by DMA bits

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		—	_	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
—		_	_	PWCOL3	PWCOL2	PWCOL1	PWCOL0
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			nown

REGISTER 8-11: DMAPWC: DMA PERIPHERAL WRITE COLLISION STATUS REGISTER

bit 15-4	Unimplemented: Read as '0'
bit 3	PWCOL3: Channel 3 Peripheral Write Collision Flag bit
	1 = Write collision is detected0 = No write collision is detected
bit 2	PWCOL2: Channel 2 Peripheral Write Collision Flag bit
	1 = Write collision is detected
	0 = No write collision is detected
bit 1	PWCOL1: Channel 1 Peripheral Write Collision Flag bit
	1 = Write collision is detected
	0 = No write collision is detected
bit 0	PWCOL0: Channel 0 Peripheral Write Collision Flag bit
	1 = Write collision is detected
	0 = No write collision is detected

REGISTER 8-12:	DMARQC: DMA REQUEST COLLISION STATUS REGISTER
----------------	---

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	—	—	—	—	—			
bit 15	•		•				bit 8			
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
—	—	—	—	RQCOL3	RQCOL2	RQCOL1	RQCOL0			
bit 7							bit C			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-4	Unimplemen	ted: Read as '	0'							
bit 3	RQCOL3: Channel 3 Transfer Request Collision Flag bit									
	1 = User FORCE and interrupt-based request collision are detected									
	0 = No request collision is detected									
bit 2	RQCOL2: Channel 2 Transfer Request Collision Flag bit									
		User FORCE and interrupt-based request collision are detected								
	•	st collision is d								
bit 1	RQCOL1: Channel 1 Transfer Request Collision Flag bit									
		RCE and interr st collision is d	•	uest collision a	are detected					
bit 0	RQCOL0: Ch	annel 0 Transf	er Request Co	ollision Flag bit						
	1 = User FORCE and interrunt-based request collision are detected									

- 1 = User FORCE and interrupt-based request collision are detected
- 0 = No request collision is detected

REGISTER 8-13: DMALCA: DMA LAST CHANNEL ACTIVE STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
	_	—	_	—	_	_					
bit 15	·						bit 8				
U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1				
_	—	—	—		LSTCH	<3:0>					
bit 7							bit 0				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown				
bit 15-4	Unimplemen	ted: Read as 'd	כי								
bit 3-0	LSTCH<3:0>	: Last DMA Co	ntroller Chanr	nel Active Statu	is bits						
	1111 = No DI 1110 = Rese	MA transfer has rved	s occurred sin	ice system Res	set						
	•										
	•										
	•	•									
	0010 = Last o 0001 = Last o	rved data transfer wa data transfer wa data transfer wa	as handled by as handled by	Channel 2 Channel 1							

0000 = Last data transfer was handled by Channel 0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—	—	—	—	—		—				
bit 15							bit 8				
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0				
—	—	—	—	PPST3	PPST2	PPST1	PPST0				
bit 7							bit C				
Legend:											
R = Readal	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unkn			nown				
bit 15-4	Unimplemen	ted: Read as '	כי								
bit 3	PPST3: Char	PPST3: Channel 3 Ping-Pong Mode Status Flag bit									
		1 = DMA3STB register is selected									
	0 = DMA3ST	0 = DMA3STA register is selected									
bit 2	PPST2: Char	nnel 2 Ping-Por	ig Mode Statu	is Flag bit							
		L = DMA2STB register is selected									
	0 = DMA2ST	0 = DMA2STA register is selected									
bit 1	PPST1: Char	PPST1: Channel 1 Ping-Pong Mode Status Flag bit									
		B register is se									
		A register is se									
bit 0	PPST0: Char	PPST0: Channel 0 Ping-Pong Mode Status Flag bit									

bit 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit

1 = DMA0STB register is selected

0 = DMA0STA register is selected

NOTES:

9.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Oscillator" (DS70580), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGM3XX/6XX/7XX oscillator system provides:

- On-chip Phase-Locked Loop (PLL) to boost internal operating frequency on select internal and external oscillator sources
- On-the-fly clock switching between various clock sources
- · Doze mode for system power savings
- Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Configuration bits for clock source selection

A simplified diagram of the oscillator system is shown in Figure 9-1.




FIGURE 9-1: OSCILLATOR SYSTEM DIAGRAM

Note 1: See Figure 9-2 for PLL and Fvco details.

If the oscillator is used with XT or HS modes, an external parallel resistor with the value of 1 MΩ must be connected.
 The term, FP, refers to the clock source for all peripherals, while FCY refers to the clock source for the CPU. Throughout this

document, FCY and FP are used interchangeably, except in the case of Doze mode. FP and FCY will be different when Doze mode is used with a doze ratio of 1:2 or lower.

9.1 CPU Clocking System

The dsPIC33EPXXXGM3XX/6XX/7XX family of devices provides seven system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase-Locked Loop (PLL)
- FRC Oscillator with Postscaler
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- · Low-Power RC (LPRC) Oscillator
- · Secondary (LP) Oscillator

Instruction execution speed or device operating frequency, FCY, is given by Equation 9-1.


EQUATION 9-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

Figure 9-2 is a block diagram of the PLL module.

Equation 9-2 provides the relationship between input frequency (FIN) and output frequency (FOSC).

Equation 9-3 provides the relationship between input frequency (FIN) and VCO frequency (FSYS).



EQUATION 9-2: Fosc CALCULATION

$$FOSC = FIN \times \left(\frac{M}{N1 \times N2}\right) = FIN \times \left(\frac{(PLLDIV < 8:0 > + 2)}{(PLLPRE < 4:0 > + 2) \times 2(PLLPOST < 1:0 > + 1)}\right)$$

Where:

N1 = PLLPRE<4:0> + 2 N2 = 2 x (PLLPOST<1:0> + 1) M = PLLDIV<8:0> + 2

EQUATION 9-3: Fvco CALCULATION

 $FSYS = FIN \times \left(\frac{M}{N1}\right) = FIN \times \left(\frac{(PLLDIV < 8:0 > + 2)}{(PLLPRE < 4:0 > + 2)}\right)$

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Notes
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	xx	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator (FRC) with Divide-by-N and PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
_	COSC2	COSC1	COSC0	_	NOSC2 ⁽²⁾	NOSC1 ⁽²⁾	NOSCO ⁽²⁾
bit 15							bit 8
R/W-0	R/W-0	R-0	U-0	R/W-0	U-0	R/W-0	R/W-0
CLKLOC	K IOLOCK	LOCK	—	CF ⁽⁵⁾	_	LPOSCEN	OSWEN
bit 7							bit (
Legend:		y = Value set	from Configura	ation bits on P	POR		
R = Reada	ble bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value	at POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as	'0'				
bit 14-12	COSC<2:0>:	Current Oscil	ator Selection	bits (read-only	/)		
			RC) with Divid				
			RC) with Divid	e-by-16			
		ower RC Oscil dary Oscillator					
		,	IS, HS, EC) wit	h PH			
		y Oscillator (N					
	001 = Fast RC Oscillator (FRC) Divided by N and PLL						
		C Oscillator (F					
bit 11		nted: Read as		(0)			
bit 10-8			or Selection bits				
			RC) with Divid				
		C Oscillator (F	RC) with Divid	e-by-16			
		dary Oscillator					
			IS, HS, EC) wit	h PLL			
	010 = Prima r	y Oscillator (N	IS, HS, EC)				
			RC) Divided by	y N and PLL			
		C Oscillator (F	,				
bit 7		Clock Lock En					
		ations may be		nfigurations a	re locked; if FCł	Sim = 0, then	CIOCK and PL
				ed, configurat	ions may be mo	odified	
bit 6	IOLOCK: I/O	Lock Enable I	oit	-	-		
	1 = I/O lock is	s active					
	0 = I/O lock is	s not active					
	Writes to this regis Manual", "Oscilla						erence
	Direct clock switch	-			-		not permitted
	This applies to clo	ck switches in	either direction	 In these inst 	ances, the appl		
	mode as a transition				des.		
	This register reset	-		-			
	Secondary Oscilla 44-pin devices.	itor (SOSC) se	lection is valid	on 64-pin and	100-pin device	s, and defaults	to FRC/N on
5:	Only '0' should be	written to the	CF bit in order t	o clear it. If a '	1' is written to C	F, it will have th	e same effec

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER^(1,3)

5: Only '0' should be written to the CF bit in order to clear it. If a '1' is written to CF, it will have the same effect as a detected clock failure, including an oscillator fail trap.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER^(1,3) (CONTINUED)

bit 5	LOCK: PLL Lock Status bit (read-only)
	 1 = Indicates that PLL is in lock or PLL start-up timer is satisfied 0 = Indicates that PLL is out of lock, start-up timer is in progress or PLL is disabled
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit (read/clear by application) ⁽⁵⁾
	1 = FSCM has detected clock failure0 = FSCM has not detected clock failure
bit 2	Unimplemented: Read as '0'
bit 1	LPOSCEN: Secondary (LP) Oscillator Enable bit
	1 = Enables Secondary Oscillator (SOSC)0 = Disables Secondary Oscillator
bit 0	OSWEN: Oscillator Switch Enable bit
	 1 = Requests oscillator switch to selection specified by the NOSC<2:0> bits 0 = Oscillator switch is complete

- **Note 1:** Writes to this register require an unlock sequence. Refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"Oscillator"** (DS70580), available from the Microchip web site for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.
 - **3:** This register resets only on a Power-on Reset (POR).
 - 4: Secondary Oscillator (SOSC) selection is valid on 64-pin and 100-pin devices, and defaults to FRC/N on 44-pin devices.
 - 5: Only '0' should be written to the CF bit in order to clear it. If a '1' is written to CF, it will have the same effect as a detected clock failure, including an oscillator fail trap.

R/W-0		R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0		
ROI	DOZE2 ⁽³⁾	DOZE1 ⁽³⁾	DOZE0 ⁽³⁾	DOZEN ^(1,4)	FRCDIV2	FRCDIV1	FRCDIV0		
bit 15				•			bit 8		
			DAMO	DAMA	DAMO	DAALO			
R/W-0		U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PLLPOS	T1 PLLPOST0		PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0		
bit 7							bit (
Legend:									
R = Reada	able bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15	ROI: Recover	on Interrupt b	it						
		will clear the D							
		will have no ef		DZEN bit					
bit 14-12	DOZE<2:0>:	Processor Clo	ck Reduction S	Select bits ⁽³⁾					
	111 = Fcy div	vided by 128							
	110 = Fcy div	•							
	101 = FCY div								
	100 = FCY div	vided by 16	ault)						
	010 = FCY div		aany						
	001 = FCY div								
	000 = Fcy div	•							
bit 11		e Mode Enable							
				tween the peripratio are forced		nd the process	or clocks		
bit 10-8	FRCDIV<2:0>	Internal Fast	RC Oscillator	Postscaler bits	3				
	111 = FRC d i	vided by 256							
	110 = FRC di	•							
	101 = FRC di								
	100 = FRC di 011 = FRC di								
	010 = FRC di								
		001 = FRC divided by 2							
	000 = FRC di	vided by 1 (de	fault)						
bit 7-6	PLLPOST<1:	0>: PLL VCO	Output Divider	r Select bits (als	so denoted as '	N2', PLL posts	caler)		
	11 = Output d								
	10 = Reserve		6 10						
	01 = Output d 00 = Output d	livided by 4 (de	etault)						
bit 5	-	ted: Read as '	0'						
Note 1:	This bit is cleared	when the ROI I	bit is set and a	an interrupt occi	urs.				
2:	This register resets			-					
3:	The DOZE<2:0> b DOZE<2:0> are ign	its can only be			bit is clear. If D	OZEN = 1, any	writes to		
4.			0.75 - 2.05 = 2						

REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER⁽²⁾

4: The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER⁽²⁾ (CONTINUED)

- **Note 1:** This bit is cleared when the ROI bit is set and an interrupt occurs.
 - 2: This register resets only on a Power-on Reset (POR).
 - **3:** The DOZE<2:0> bits can only be written to when the DOZEN bit is clear. If DOZEN = 1, any writes to DOZE<2:0> are ignored.
 - 4: The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.


U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	—	—	—	—	_	PLLDIV<8>
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
			PLLD	IV<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, rea		ad as 'O'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-9	Unimplemer	nted: Read as '	0'				
bit 8-0	PLLDIV<8:0	>: PLL Feedbac	ck Divisor bits	s (also denoted	as 'M', PLL mu	ltiplier)	
	111111111	= 513					
	•						
	•						
	• 000110000 = 50 (default)						
•							
•							
	•						
	00000010						
000000001 = 3 000000000 = 2							

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER⁽¹⁾

Note 1: This register is reset only on a Power-on Reset (POR).

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		—		—	_	—	—
pit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			TUN	\ <5:0>		
bit 7							bit (
_egend:							
R = Readable bit W = Writable bit				U = Unimpler	nented bit, read	as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				
bit 15-6	Unimplemen	ted: Read as 'o)'				
oit 5-0	TUN<5:0>: FI	RC Oscillator T	uning bits				
	111111 = Ce	nter frequency	- 0.047%				
	•						
	•						
	100001 = Ce	nter frequency	- 1.453%				
		nter frequency		5 MHz)			
		nter frequency		85 MHz)			
	011110 = Ce	nter frequency	+ 1.453%				
	•						
	•						
		nter frequency					
	000000 = Center frequency (7.3728 MHz nominal)						
	000000 = Ce	nter frequency	(7.3728 MHz	z nominal)			

REGISTER 9-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER⁽¹⁾



R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROON	_	ROSSLP	ROSEL	RODIV3 ⁽¹⁾	RODIV2 ⁽¹⁾	RODIV1 ⁽¹⁾	RODIV0 ⁽¹⁾
bit 15	•	•	•	•			bit a
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
 bit 7	_	_	_	—	—	_	— bit
Legend:							
R = Readable		W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15	ROON: Refer	ence Oscillato	⁻ Output Enat	ole bit			
	1 = Reference		out is enabled	on the REFCL	K pin ⁽²⁾		
bit 14		ted: Read as '					
bit 13	ROSSLP: Reference Oscillator Run in Sleep bit						
		e oscillator outr e oscillator outr		to run in Sleep d in Sleep			
bit 12	ROSEL: Refe	erence Oscillato	or Source Sel	ect bit			
		crystal is used lock is used as					
bit 11-8	RODIV<3:0>:	Reference Os	cillator Divide	er bits ⁽¹⁾			
		ence clock divi					
		ence clock divi					
		ence clock divi ence clock divi	-				
		ence clock divi					
	1010 = Refer	ence clock divi	ded by 1,024				
		ence clock divi					
		ence clock divi ence clock divi	•				
		ence clock divi					
		ence clock divi	•				
		ence clock divi	•				
		ence clock divi ence clock divi	•				
		ence clock divi					
	0000 = Refer	ence clock					

REGISTER 9-5: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

- **Note 1:** The reference oscillator output must be disabled (ROON = 0) before writing to these bits.
 - 2: This pin is remappable. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

10.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To _complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Watchdog Timer and Power-Saving Modes" (DS70615), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGM3XX/6XX/7XX devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of peripherals being clocked constitutes lower consumed power.

The dsPIC33EPXXXGM3XX/6XX/7XX devices can manage power consumption in four ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- · Software-Controlled Doze mode
- · Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE ; Put the device into Sleep mode
PWRSAV #IDLE_MODE ; Put the device into Idle mode

10.1 Clock Frequency and Clock Switching

The dsPIC33EPXXXGM3XX/6XX/7XX devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSCx bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 "Oscillator Configuration**".

10.2 Instruction-Based Power-Saving Modes

The dsPIC33EPXXXGM3XX/6XX/7XX devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the Assembler Include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

10.2.1 SLEEP MODE

The following occurs in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled
- The LPRC clock continues to run in Sleep mode if the WDT is enabled
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode
- Some device features or peripherals can continue to operate. This includes items such as the Input Change Notification (ICN) on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled

The device wakes up from Sleep mode on any of the these events:

- · Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

For optimal power savings, the internal regulator and the Flash regulator can be configured to go into Standby mode when Sleep mode is entered by clearing the VREGS (RCON<8>) and VREGSF (RCON<11>) bits (default configuration).

If the application requires a faster wake-up time, and can accept higher current requirements, the VREGS (RCON<8>) and VREGSF (RCON<11>) bits can be set to keep the internal regulator and the Flash regulator active during Sleep mode.

10.2.2 IDLE MODE

The following occurs in Idle mode:

- The CPU stops executing instructions
- · The WDT is automatically cleared
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- · Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction or the first instruction in the Interrupt Service Routine (ISR).

All peripherals also have the option to discontinue operation when Idle mode is entered to allow for increased power savings. This option is selectable in the control register of each peripheral; for example, the TSIDL bit in the Timer1 Control register (T1CON<13>).

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the powersaving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation. For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled, using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	DCIMD
bit 15							bit
R/W-0	R/W-0		R/W-0	R/W-0		R/W-0	R/W-0
	-	R/W-0	-	-	R/W-0 C2MD ⁽¹⁾	C1MD ⁽¹⁾	-
l2C1MD bit 7	U2MD	U1MD	SPI2MD	SPI1MD	C2MD(**	CIMDO	AD1MD bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	T5MD. Timer	5 Module Disal	ole hit				
DIL 10		odule is disable					
		odule is enable					
bit 14	T4MD: Timer	4 Module Disal	ole bit				
	1 = Timer4 m	odule is disabl	ed				
	0 = Timer4 m	odule is enable	ed				
bit 13	T3MD: Timer	3 Module Disal	ole bit				
		odule is disabl					
	0 = Timer3 m	odule is enable	ed				
bit 12	-	2 Module Disal					
	1 = Timer2 module is disabled						
L:1 44		odule is enable					
bit 11	-	1 Module Disal					
	-	odule is disable odule is enable					
bit 10		11 Module Disa					
		dule is disabled					
		dule is enabled					
bit 9	PWMMD: PW	VM Module Dis	able bit				
	1 = PWM mo	dule is disable	t				
	0 = PWM mo	dule is enabled	I				
bit 8	DCIMD: DCI	Module Disable	e bit				
	1 = DCI modu	ule is disabled					
	0 = DCI modu	ule is enabled					
bit 7	12C1MD: 12C	1 Module Disal	ole bit				
		lule is disabled lule is enabled					
L:1 0							
bit 6		2 Module Disa					
	-	nodule is disabl nodule is enabl					
bit 5		10 Module Disa					
		nodule is disabl					
	0 = UART1 m						

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

Note 1: These bits are available on dsPIC33EPXXXGM6XX/7XX devices only.

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

bit 4	SPI2MD: SPI2 Module Disable bit
	1 = SPI2 module is disabled
	0 = SPI2 module is enabled
bit 3	SPI1MD: SPI1 Module Disable bit
	1 = SPI1 module is disabled
	0 = SPI1 module is enabled
bit 2	C2MD: CAN2 Module Disable bit ⁽¹⁾
	1 = CAN2 module is disabled
	0 = CAN2 module is enabled
bit 1	C1MD: CAN1 Module Disable bit ⁽¹⁾
	1 = CAN1 module is disabled
	0 = CAN1 module is enabled
bit 0	AD1MD: ADC1 Module Disable bit
	1 = ADC1 module is disabled
	0 = ADC1 module is enabled

Note 1: These bits are available on dsPIC33EPXXXGM6XX/7XX devices only.

Legend: R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
bit 7							bit 0
OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

'0' = Bit is cleared

REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2

bit 15-8 **IC8MD:IC1MD:** Input Capture x (x = 1-8) Module Disable bits

'1' = Bit is set

1 = Input Capture x module is disabled

-n = Value at POR

0 = Input Capture x module is enabled

bit 7-0 OC8MD:OC1MD: Output Compare x (x = 1-8) Module Disable bits

1 = Output Compare x module is disabled

0 = Output Compare x module is enabled

x = Bit is unknown

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0		
T9MD	T8MD	T7MD	T6MD	—	CMPMD	RTCCMD ⁽¹⁾	PMPMD		
bit 15			•				bit a		
DAALO	D/// 0	DAMO	DAVA	DAMA	DAMA	DANO	DAMA		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CRCMD bit 7	DACMD	QEI2MD	PWM2MD	U3MD	I2C3MD	I2C2MD	ADC2MD bit (
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own		
bit 15	T9MD: Timer	9 Module Disat	ole bit						
		odule is disable odule is enable							
bit 13		8 Module Disat	-						
51115	1 = Timer8 m	odule is disable	ed						
bit 14		7 Module Disat							
	1 = Timer7 m	odule is disable	ed						
bit 12	T6MD: Timer	6 Module Disat	ole bit						
		odule is disable odule is enable							
bit 11	Unimplemen	ted: Read as ')'						
bit 10	CMPMD: Cor	mparator Modul	e Disable bit						
		tor module is di tor module is e							
bit 9	RTCCMD: R	FCC Module Di	sable bit <mark>(1)</mark>						
		odule is disable odule is enable							
bit 8	PMPMD: PM	P Module Disal	ole bit						
		lule is disabled lule is enabled							
bit 7	CRCMD: CR	C Module Disal	ole bit						
		lule is disabled lule is enabled							
bit 6	DACMD: DAG	C Module Disat	ole bit						
	1 = DAC module is disabled 0 = DAC module is enabled								
bit 5	QEI2MD: QEI2 Module Disable bit								
		dule is disabled dule is enabled							
bit 4	PWM2MD: P	WM2 Module D	isable bit						
			PWM2MD: PWM2 Module Disable bit 1 = PWM2 module is disabled 0 = PWM2 module is enabled						

REGISTER 10-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3

Note 1: The RTCCMD bit is not available on 44-pin devices.

REGISTER 10-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3

bit 3	U3MD: UART3 Module Disable bit 1 = UART3 module is disabled 0 = UART3 module is enabled
bit 2	I2C3MD: I2C3 Module Disable bit
	1 = I2C3 module is disabled 0 = I2C3 module is enabled
bit 1	I2C2MD: I2C2 Module Disable bit
	1 = I2C2 module is disabled 0 = I2C2 module is enabled
bit 0	ADC2MD: ADC2 Module Disable bit
	1 = ADC2 module is disabled 0 = ADC2 module is enabled

Note 1: The RTCCMD bit is not available on 44-pin devices.

REGISTER 10-4:	PMD4: PERIPHERAL	MODULE DISABLE	CONTROL REGISTER 4
----------------	-------------------------	----------------	--------------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	
—	—	U4MD	—	REFOMD	CTMUMD	—	_	
bit 7							bit 0	
Logondi								
Legend: R = Readal	bla bit	W = Writable	hit	LI – Unimplon	contod hit rook	1 00 '0'		
		'1' = Bit is set		U = Unimplemented bit, read as '0'				
-n = Value a	alpur			'0' = Bit is cleared x = Bit is unknown			IOWII	
bit 15-6	Unimplemen	ted: Read as 'd)'					
bit 5	-	4 Module Disa						
	1 = UART4 m	odule is disable	ed					
	0 = UART4 m	odule is enable	ed					
bit 4	Unimplemen	ted: Read as 'd)'					
bit 3	REFOMD: Reference Clock Module Disable bit							
	1 = Reference	e clock module	is disabled					
	0 = Reference	e clock module	is enabled					
bit 2	CTMUMD: C	TMU Module Di	isable bit					
		odule is disable						
	0 = CTMU mo	odule is enable	d					
11110			- 1					

bit 1-0 Unimplemented: Read as '0'

REGISTER 10-5: PMD6: PERIPHERAL MODULE DISABLE CONTROL REGISTER 6

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	PWM6MD	PWM5MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	SPI3MD
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set '0' = Bit is cleared x = Bit is unknown			iown		

bit 15-14	Unimplemented: Read as '0'
bit 13-8	PWM6MD:PWM1MD: PWMx (x = 1-6) Module Disable bit
	1 = PWMx module is disabled
	0 = PWMx module is enabled
bit 7-1	Unimplemented: Read as '0'
bit 0	SPI3MD: SPI3 Module Disable bit
	1 = SPI3 module is disabled
	0 = SPI3 module is enabled

© 2013-2014 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—		—	—	—		—	
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	
_	_	_	DMA0MD ⁽¹⁾ DMA1MD ⁽¹⁾ DMA2MD ⁽¹⁾ DMA3MD ⁽¹⁾	PTGMD	_		_	
bit 7							bit C	
Legend: R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkn	own	
bit 4	Unimplemented: Read as '0' DMA0MD: DMA0 Module Disable bit ⁽¹⁾ 1 = DMA0 module is disabled 0 = DMA0 module is enabled DMA1MD: DMA1 Module Disable bit ⁽¹⁾ 1 = DMA1 module is disabled 0 = DMA1 module is enabled DMA2MD: DMA2 Module Disable bit ⁽¹⁾ 1 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is enabled DMA3MD: DMA3 Module Disable bit ⁽¹⁾							
bit 3 bit 2-0	1 = DMA3 mo 0 = DMA3 mo PTGMD: PTG 1 = PTG mode 0 = PTG mode	dule is disable dule is enable Module Disal ule is disabled ule is enabled	ed d ble bit					

REGISTER 10-6: PMD7: PERIPHERAL MODULE DISABLE CONTROL REGISTER 7

Note 1: This single bit enables and disables all four DMA channels.

11.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "I/O Ports" (DS70000598) which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Many of the device pins are shared among the peripherals and the Parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

Generally, a Parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of

the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected.

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have eight registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the Data Direction register bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device are disabled. This means the corresponding LATx and TRISx registers, and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.




FIGURE 11-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE

11.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx and TRISx registers for data control, port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control x register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs other than VDD by using external pull-up resistors. The maximum open-drain voltage allowed on any pin is the same as the maximum VIH specification for that particular pin.

See the **"Pin Diagrams"** section for the available 5V tolerant pins and Table 33-10 for the maximum VIH specification for each pin.

11.2 Configuring Analog and Digital Port Pins

The ANSELx registers control the operation of the analog port pins. The port pins that are to function as analog inputs or outputs must have their corresponding ANSELx and TRISx bits set. In order to use port pins for I/O functionality with digital modules, such as timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

Pins with analog functions affected by the ANSELx registers are listed with a buffer type of analog in the Pinout I/O Descriptions (see Table 1-1 in Section 1.0 "Device Overview").

If the TRISx bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADCx module or comparator module.

When the PORTx register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

11.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be a NOP, as shown in Example 11-1.

11.3 Input Change Notification (ICN)

The Input Change Notification function of the I/O ports allows devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature can detect input Change-of-States (COS), even in Sleep mode when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a Change-of-State.

Three control registers are associated with the ICN functionality of each I/O port. The CNENx registers contain the ICN interrupt enable control bits for each of the input pins. Setting any of these bits enables an ICN interrupt for the corresponding pins.

Each I/O pin also has a weak pull-up and a weak pulldown connected to it. The pull-ups and pull-downs act as a current source or sink source connected to the pin, and eliminate the need for external resistors when pushbutton or keypad devices are connected. The pull-ups and pull-downs are enabled separately using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

Note:	Pull-ups and pull-downs on Input Change						
	Notification pins should always be dis-						
	abled when the port pin is configured as a digital output.						

EXAMPLE 11-1: PORTB WRITE/READ EXAMPLE

MC	V	0xFF00, W0	;	Configure PORTB<15:8>
			;	as inputs
MC	V	W0, TRISB	;	and PORTB<7:0>
			;	as outputs
NC)P		;	Delay 1 cycle
BJ	rss	PORTB, #13	;	Next Instruction

11.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient work arounds in application code or a complete redesign may be the only option.

Peripheral Pin Select configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to any one of these I/O pins. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

11.4.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation, "RPn" or "RPIn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.

11.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the Peripheral Pin Select are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs. In comparison, some digital only peripheral modules are never included in the Peripheral Pin Select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I^2C^{TM} and the PWM. A similar requirement excludes all modules with analog inputs, such as the A/D Converter.

A key difference between remappable and nonremappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

11.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral Pin Select features are controlled through two sets of SFRs: one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.


The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

11.4.4 INPUT MAPPING

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-29). Each register contains sets of 7-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 7-bit value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of Peripheral Pin Selections supported by the device.

For example, Figure 11-2 illustrates remappable pin selection for the U1RX input.

FIGURE 11-2: REMAPPABLE INPUT FOR U1RX



11.4.4.1 Virtual Connections

dsPIC33EPXXXGM3XX/6XX/7XX devices support virtual (internal) connections to the output of the op amp/comparator module (see Figure 26-1 in Section 26.0 "Op Amp/Comparator Module") and the PTG module (see Section 25.0 "Peripheral Trigger Generator (PTG) Module").

In addition, dsPIC33EPXXXGM3XX/6XX/7XX devices support virtual connections to the filtered QEIx module inputs: FINDX1, FHOME1, FINDX2 and FHOME2 (see Figure 17-1 in Section 17.0 "Quadrature Encoder Interface (QEI) Module").

Virtual connections provide a simple way of interperipheral connection without utilizing a physical pin. For example, by setting the FLT1R<6:0> bits of the RPINR12 register to the value of `b0000001, the output of the analog comparator, C1OUT, will be connected to the PWM Fault 1 input, which allows the analog comparator to trigger PWM Faults without the use of an actual physical pin on the device.

Virtual connection to the QEIx module allows peripherals to be connected to the QEIx digital filter input. To utilize this filter, the QEIx module must be enabled and its inputs must be connected to a physical RPn pin. Example 11-2 illustrates how the input capture module can be connected to the QEIx digital filter.

EXAMPLE 11-2: CONNECTING IC1 TO THE HOME1 QEI1 DIGITAL FILTER INPUT ON PIN 43

RPINR15 = 0x2500; RPINR7 = 0x009;	/* Connect the QEI1 HOME1 input to RP37 (pin 43) */ /* Connect the IC1 input to the digital filter on the FHOME1 input */
QEI1IOC = 0x4000;	/* Enable the QEI digital filter */
QEI1CON = 0x8000;	/* Enable the QEI module */

Input Name ⁽¹⁾	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<6:0>
External Interrupt 2	INT2	RPINR1	INT2R<6:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<6:0>
Input Capture 1	IC1	RPINR7	IC1R<6:0>
Input Capture 2	IC2	RPINR7	IC2R<6:0>
Input Capture 3	IC3	RPINR8	IC3R<6:0>
Input Capture 4	IC4	RPINR8	IC4R<6:0>
Input Capture 5	IC5	RPINR9	IC5R<6:0>
Input Capture 6	IC6	RPINR9	IC6R<6:0>
Input Capture 7	IC7	RPINR10	IC7R<6:0>
Input Capture 8	IC8	RPINR10	IC8R<6:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<6:0>
PWM Fault 1	FLT1	RPINR12	FLT1R<6:0>
PWM Fault 2	FLT2	RPINR12	FLT2R<6:0>
QEI1 Phase A	QEA1	RPINR14	QEA1R<6:0>
QEI1 Phase B	QEB1	RPINR14	QEB1R<6:0>
QEI1 Index	INDX1	RPINR 15	INDX1R<6:0>
QEI1 Home	HOME1	RPINR15	HOM1R<6:0>
QEI2 Phase A	QEA2	RPINR16	QEA2R<6:0>
QEI2 Phase B	QEB2	RPINR16	QEB2R<6:0>
QEI2 Index	INDX2	RPINR17	INDX2R<6:0>
QEI2 Home	HOME2	RPINR17	HOM2R<6:0>
UART1 Receive	U1RX	RPINR18	U1RXR<6:0>
UART2 Receive	U2RX	RPINR19	U2RXR<6:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<6:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<6:0>
SPI2 Slave Select	SS2	RPINR23	SS2R<6:0>
DCI Data Input	CSDI	RPINR24	CSDIR>6:0>
DCI Clock Input	CSCK	RPINR24	CSCKR<6:0>
DCI Frame Synchronization Input	COFS	RPINR25	COFSR<6:0>
CAN1 Receive ⁽²⁾	C1RX	RPINR26	C1RXR<6:0>
CAN2 Receive ⁽²⁾	C2RX	RPINR26	C2RXR<6:0>
UART3 Receive	U3RX	RPINR27	U3RXR<6:0>
UART3 Clear-to-Send	U3CTS	RPINR27	U3CTSR<6:0>
UART4 Receive	U4RX	RPINR28	U4RXR<6:0>
UART4 Clear-to-Send	U4CTS	RPINR28	U4CTSR<6:0>
SPI3 Data Input	SDI3	RPINR29	SDI3R<6:0>
SPI3 Clock Input	SCK3	RPINR29	SCK3R<6:0>
SPI3 Slave Select	SS3	RPINR 30	SS3R<6:0>

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

2: This input is available on dsPIC33EPXXXGM6XX/7XX devices only.

			· /
Input Name ⁽¹⁾	Function Name	Register	Configuration Bits
PWM Sync Input 1	SYNCI1	RPINR37	SYNCI1R<6:0>
PWM Dead-Time Compensation 1	DTCMP1	RPINR38	DTCMP1R<6:0>
PWM Dead-Time Compensation 2	DTCMP2	RPINR39	DTCMP2R<6:0>
PWM Dead-Time Compensation 3	DTCMP3	RPINR39	DTCMP3R<6:0>
PWM Dead-Time Compensation 4	DTCMP4	RPINR40	DTCMP4R<6:0>
PWM Dead-Time Compensation 5	DTCMP5	RPINR40	DTCMP5R<6:0>
PWM Dead-Time Compensation 6	DTCMP6	RPINR41	DTCMP6R<6:0>

TABLE 11-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION) (CONTINUED)

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

2: This input is available on dsPIC33EPXXXGM6XX/7XX devices only.

Peripheral Pin Select Input Register Value	Input/ Output	Pin Assignment	Peripheral Pin Select Input Register Value	Input/ Output	Pin Assignment
000 0000	I	Vss	010 1100	I	RPI44
000 0001	I	CMP1 ⁽¹⁾	010 1101	Ι	RPI45
000 0010	I	CMP2 ⁽¹⁾	010 1110	Ι	RPI46
000 0011	I	CMP3 ⁽¹⁾	010 1111	Ι	RPI47
000 0100	I	CMP4 ⁽¹⁾	011 0000	I/O	RP48
000 0101	—	_	011 0001	I/O	RP49
000 0110	I	PTGO30 ⁽¹⁾	011 0010	Ι	RPI50
000 0111	I	PTGO31 ⁽¹⁾	011 0011	Ι	RPI51
000 1000	I	INDX1 ⁽¹⁾	011 0100	I	RPI52
000 1001	I	HOME1 ⁽¹⁾	011 0101	I	RPI53
000 1010	I	INDX2 ⁽¹⁾	011 0110	I/O	RP54
000 1011	I	HOME2 ⁽¹⁾	011 0111	I/O	RP55
000 1100	I	CMP5 ⁽¹⁾	011 1000	I/O	RP56
000 1101		—	011 1001	I/O	RP57
000 1110		—	011 1010	I	RPI58
000 1111		—	011 1011		—
001 0000	I	RPI16	011 1100	I	RPI60
001 0001	I	RPI17	011 1101	I	RPI61
001 0010	I	RPI18	011 1110		
001 0011	1	RPI19	011 1111	1	RPI 63
001 0100	I/O	RP20	100 0000	_	
001 0101			100 0001	_	
001 0110			100 0010		
001 0111			100 0011		
001 1000	1	RPI24	100 0100		
001 1001		RPI25	100 0101	I/O	RP69
001 1010			100 0110	I/O	RP70
001 1011	1	RPI27	100 0111	_	_
001 1100	-	RPI28	100 1000	1	RPI72
001 1101			100 1001		_
001 1110	_		100 1010	_	
001 1111		_	100 1011	_	
010 0000	1	RPI32	100 1100	1	RPI76
010 0001		RPI33	100 1101		RPI77
010 0010		RPI34	100 1110	·	
010 0011	I/O	RP35	100 1111		_
010 0100	I/O	RP36	101 0000	1	RPI80
010 0101	1/O	RP37	101 0001	1/0	RP81
010 0101	1/O	RP38	101 0010		
010 0110	1/O	RP39	101 0011		
010 1000	1/O	RP40	101 0100		

TABLE 11-2: INPUT PIN SELECTION FOR SELECTABLE INPUT SOURCES

Legend: Shaded rows indicate PPS Input register values that are unimplemented.

Note 1: See Section 11.4.4.1 "Virtual Connections" for more information on selecting this pin assignment.

Selec	eral Pin t Input er Value	Input/ Output	Pin Assignment	Peripheral Pin Select Input Register Value	Input/ Output	Pin Assignment
010	1001	I/O	RP41	101 0101	—	
010	1010	I/O	RP42	101 0110	—	—
010	1011	I/O	RP43	101 0111	—	—
101	1000	—	—	110 1100	—	—
101	1001	—	—	110 1101	—	—
101	1010	—	_	110 1110	—	_
101	1011		—	110 1111	—	_
101	1100		—	111 0000	I	RPI112
101	1101	—	_	111 0001	I/O	RP113
101	1110	I	RPI94	111 0010	—	_
101	1111	I	RPI95	111 0011	—	_
110	0000	I	RPI96	111 0100	—	_
110	0001	I/O	RP97	111 0101	—	_
110	0010	—	—	111 0110	I/O	RP118
110	0011	—	_	111 0111	I	RPI119
110	0100		_	111 1000	I/O	RP120
110	0101		—	111 1001	I	RPI121
110	0110	—	_	111 1010	—	
110	0111	—	—	111 1011	—	
110	1000	—	—	111 1100	I	RPI124
110	1001	—	—	111 1101	I/O	RP125
110	1010	—		111 1110	I/O	RP126
110	1011	—		111 1111	I/O	RP127

TABLE 11-2: INPUT PIN SELECTION FOR SELECTABLE INPUT SOURCES (CONTINUED)

Legend: Shaded rows indicate PPS Input register values that are unimplemented.


Note 1: See Section 11.4.4.1 "Virtual Connections" for more information on selecting this pin assignment.

11.4.5 OUTPUT MAPPING

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 6-bit fields, with each set associated with one RPn pin (see Register 11-30 through Register 11-42). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 11-3 and Figure 11-3).

A null output is associated with the output register Reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

FIGURE 11-3: MULTIPLEXING REMAPPABLE OUTPUT FOR RPn





The control schema of the peripheral select pins is not limited to a small range of fixed peripheral configurations. There are no mutual or hardware-enforced lockouts between any of the peripheral mapping SFRs. Literally any combination of peripheral mappings across any or all of the RPn pins is possible. This includes both many-to-one and one-to-many mappings of peripheral inputs and outputs to pins. While such mappings may be technically possible from a configuration point of view, they may not be supportable from an electrical point of view.

TABLE 11-3: OUTPUT SELECTION FOR REMAPPABLE PINS (F	₹Pn)
---	------

Function	RPnR<5:0>	Output Name				
Default Port	000000	RPn tied to Default Pin				
U1TX	000001	RPn tied to UART1 Transmit				
U2TX	000011	RPn tied to UART2 Transmit				
SDO2	001000	RPn tied to SPI2 Data Output				
SCK2	001001	RPn tied to SPI2 Clock Output				
SS2	001010	RPn tied to SPI2 Slave Select				
CSDO	001011	RPn tied to DCI Data Output				
CSCK	001100	RPn tied to DCI Clock Output				
COFS	001101	RPn tied to DCI Frame Sync				
C1TX	001110	RPn tied to CAN1 Transmit				
C2TX	001111	RPn tied to CAN2 Transmit				
OC1	010000	RPn tied to Output Compare 1 Output				
OC2	010001	RPn tied to Output Compare 2 Output				
OC3	010010	RPn tied to Output Compare 3 Output				
OC4	010011	RPn tied to Output Compare 4 Output				
OC5	010100	RPn tied to Output Compare 5 Output				
OC6	010101	RPn tied to Output Compare 6 Output				
OC7	010110	RPn tied to Output Compare 7 Output				
OC8	010111	RPn tied to Output Compare 8 Output				
C1OUT	011000	RPn tied to Comparator Output 1				
C2OUT	011001	RPn tied to Comparator Output 2				
C3OUT	011010	RPn tied to Comparator Output 3				
U3TX	011011	RPn tied to UART3 Transmit				
U3RTS	011100	RPn tied to UART3 Ready-to-Send				
U4TX	011101	RPn tied to UART4 Transmit				
U4RTS	011110	RPn tied to UART4 Ready-to-Send				
SDO3	011111	RPn tied to SPI3 Slave Output				
SCK3	100000	RPn tied to SPI3 Clock Output				
SS3	100001	RPn tied to SPI3 Slave Select				
SYNCO1	101101	RPn tied to PWM Primary Time Base Sync Output				
SYNCO2	101110	RPn tied to PWM Secondary Time Base Sync Output				
QEI1CCMP	101111	RPn tied to QEI1 Counter Comparator Output				
QEI2CCMP	110000	RPn tied to QEI2 Counter Comparator Output				
REFCLKO	110001	RPn tied to Reference Clock Output				
C4OUT	110010	RPn tied to Comparator Output 4				
C5OUT	110011	RPn tied to Comparator Output 5				

11.5 High-Voltage Detect

The dsPIC33EPXXXGM3XX/6XX/7XX devices contain High-Voltage Detection (HVD) which monitors the VCAP voltage. The HVD is used to monitor the VCAP supply voltage to ensure that an external connection does not raise the value above a safe level (~2.4V). If high core voltage is detected, all I/Os are disabled and put in a tri-state condition. The device remains in this I/O tristate condition as long as the high-voltage condition is present.

11.6 I/O Helpful Tips

- In some cases, certain pins, as defined in Table 33-10 under "Injection Current", have internal protection diodes to VDD and Vss. The term, "Injection Current", is also referred to as "Clamp Current". On designated pins with sufficient external current-limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings, with respect to the Vss and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and Vss power rails, may affect the ADC accuracy by four to six counts.
- 2. I/O pins that are shared with any analog input pin (i.e., ANx) are always analog pins by default after any Reset. Consequently, configuring a pin as an analog input pin automatically disables the digital input pin buffer and any attempt to read the digital input level by reading PORTx or LATx will always return a '0', regardless of the digital logic level on the pin. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the Analog Pin Configuration registers in the I/O ports module (i.e., ANSELx) by setting the appropriate bit that corresponds to that I/O port pin to a '0'.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.

- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in this data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-to-right. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.
- 4. Each pin has an internal weak pull-up resistor and pull-down resistor that can be configured using the CNPUx and CNPDx registers, respectively. These resistors eliminate the need for external resistors in certain applications. The internal pull-up is up to ~(VDD – 0.8), not VDD. This value is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specifications. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH and at or below the VOL levels. However, for LEDs, unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the absolute maximum rating section of this data sheet. For example:

VOH = 2.4V @ IOH = -8 mA and VDD = 3.3V

The maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted. Refer to the VOH/IOH graphs in Section 33.0 "Electrical Characteristics" for additional information.

- 6. The Peripheral Pin Select (PPS) pin mapping rules are as follows:
 - a) Only one "output" function can be active on a given pin at any time, regardless if it is a dedicated or remappable function (one pin, one output).
 - b) It is possible to assign a "remappable output" function to multiple pins and externally short or tie them together for increased current drive.
 - c) If any "dedicated output" function is enabled on a pin, it will take precedence over any remappable "output" function.
 - d) If any "dedicated digital" (input or output) function is enabled on a pin, any number of "input" remappable functions can be mapped to the same pin.
 - e) If any "dedicated analog" function(s) are enabled on a given pin, "digital input(s)" of any kind will all be disabled, although a single "digital output", at the user's cautionary discretion, can be enabled and active as long as there is no signal contention with an external analog input signal. For example, it is possible for the ADCx to convert the digital output logic level or to toggle a digital output on a comparator or ADCx input provided there is no external analog input, such as for a built-in self-test.

- f) Any number of "input" remappable functions can be mapped to the same pin(s) at the same time, including to any pin with a single output from either a dedicated or remappable "output".
- g) The TRIS registers control only the digital I/O output buffer. Any other dedicated or remappable active "output" will automatically override the TRIS setting. The TRIS register does not control the digital logic "input" buffer. Remappable digital "inputs" do not automatically override TRIS settings, which means that the TRIS bit must be set to input for pins with only remappable input function(s) assigned.
- h) All analog pins are enabled by default after any Reset and the corresponding digital input buffer on the pin is disabled. Only the Analog Pin Select registers control the digital input buffer, *not* the TRIS register. The user must disable the analog function on a pin using the Analog Pin Select registers in order to use any "digital input(s)" on a corresponding pin, no exceptions.

11.7 Peripheral Pin Select Registers

REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				INT1R<6:0>			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 7						•	bit 0
Legend:							
$P = P_{aa}dabla bit$ $W = Writabla bit$ $U = U pimplemented bit road as '0'$						ac '0'	

Ŭ					
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	Unimplemented: Read as '0'
bit 14-8	INT1R<6:0>: Assign External Interrupt 1 (INT1) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)
	1111100 = Input tied to RPI124
	•
	•
	•
	0000001 = Input tied to CMP1
	0000000 = Input tied to Vss
bit 7-0	Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	_	—		—	_
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				INT2R<6:0>			
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15-7	Unimplemen	ted: Read as '	כ'				
bit 6-0					orresponding RI	Pn Pin bits	
	(see Table 11-	-2 for input pin	selection num	nbers)			
	1111100 = In	put tied to RPI	124				
	•						
	•						
	•						

REGISTER 11-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

0000001 = Input tied to CMP1 0000000 = Input tied to Vss

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	_	—	—	—	—		
bit 15		- -					bit 8		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_				T2CKR<6:0>	>				
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-7	Unimplemen	ted: Read as '	כ'						
bit 6-0		Unimplemented: Read as '0' T2CKR<6:0>: Assign Timer2 External Clock (T2CK) to the Corresponding RPn pin bits (see Table 11-2 for input pin selection numbers)							

1111100 = Input tied to RPI124

• • 0000001 = Input tied to CMP1 0000000 = Input tied to Vss

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_				IC2R<6:0>				
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—				IC1R<6:0>				
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 14-8 bit 7 bit 6-0	(see Table 1 1111100 = 1 0000001 = 1 0000000 = 1 Unimplement IC1R<6:0>: (see Table 1	Assign Input Ca 1-2 for input pin Input tied to RPI Input tied to Vss nted: Read as 'n Assign Input Ca 1-2 for input pin Input tied to RPI	selection nur 124 P1 0' pture 1 (IC1) selection nur	nbers) to the Correspo				
		Input tied to CM Input tied to Vss						

REGISTER 11-4: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				IC4R<6:0>			
bit 15							bit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				IC3R<6:0>			
bit 7							bit
Legend:							
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	
	(000.000.0	I-2 for input pin	selection nur	nbers)			
	1111100 = • • • • • • •	nput tied to CM nput tied to VSS	124 P1	nbers)			
bit 7	1111100 = • • • • • • • • • • • • • • • • • • •	nput tied to RPI	124 P1	nbers)			

REGISTER 11-5: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—				IC6R<6:0>				
bit 15	·						bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—				IC5R<6:0>				
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 7	1111100 = • • • • • • • • • • • • • • • • • • •	1-2 for input pin Input tied to RPI Input tied to CM Input tied to Vss nted: Read as '	124 P1					
bit 6-0	(see Table 1 1111100 = I • • • • 0000001 = I	Assign Input Ca 1-2 for input pin Input tied to RPI Input tied to CM Input tied to Vss	selection nur 124 P1		onding RPn P	in bits		

REGISTER 11-6: RPINR9: PERIPHERAL PIN SELECT INPUT REGISTER 9

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				IC8R<6:0>			
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				IC7R<6:0>			
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	oit	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
		-2 for input pin put tied to RPI					
		nput tied to CMI					
bit 7	0000000 = Ir	nput tied to CMI nput tied to Vss ted: Read as '(

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—	—	_	—	—	—	_				
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—				OCFAR<6:02	>						
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown							
bit 15-7	Unimplemen	ted: Read as '	כ'								
bit 6-0	OCFAR<6:0>: Assign Output Compare Fault A (OCFA) to the Corresponding RPn Pin bits										

REGISTER 11-8: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

bit 6-0 OCFAR<6:0>: Assign Output Compare Fault A (OCFA) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111100 = Input tied to RPI124

-

0000001 = Input tied to CMP1 0000000 = Input tied to Vss

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				FLT2R<6:0>			
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				FLT1R<6:0>			
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
	1111100 = lr • • • • • •	-2 for input pin aput tied to RPI aput tied to CM aput tied to Vss	124 P1	,			
bit 7		ited: Read as '					
bit 6-0	FLT1R<6:0>:		Fault 1 (FLT1)) to the Corresp nbers)	onding RPn F	Pin bits	

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—				QEB1R<6:0>	,						
bit 15							bit 8				
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
U-0	R/W-0	R/W-0	R/W-U	QEA1R<6:0>		R/W-0	R/W-0				
				QEATR<0.02			hit 0				
bit 7							bit 0				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
	• • • 0000001 =	nput tied to CM	P1								
		0000000 = Input tied to Vss									
bit 7	Unimpleme	nted: Read as '	0'								
bit 6-0	(see Table 1	Second Strategy Assign QEI1 1-2 for input pin nput tied to RPI	selection nun		esponding RF	Pn Pin bits					
		nput tied to CM nput tied to Vss									

REGISTER 11-10: RPINR14: PERIPHERAL PIN SELECT INPUT REGISTER 14

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		1011 0	10110	HOME1R<6:0		1011 0	
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				INDX1R<6:0>	•		
bit 7							bit 0
Legend: R = Readab	la hit	W = Writable	hit.	II – Unimplom	opted bit rea	ad aa '0'	
				U = Unimplem			
-n = Value a	IT POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
		-2 for input pin nput tied to RPI		nbers)			
		nput tied to CM					
bit 7	0000000 = Ir	nput tied to CM nput tied to Vss n ted: Read as '					

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		QEB2R<6:0>					
bit 15	·						bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				QEA2R<6:0>			
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	
	1111111 = • • • • • •	1-2 for input pin Input tied to RP Input tied to CM Input tied to Vss	127 P1				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-0	(see Table 1 1111111 = 0000001 =	Assign A QE 1-2 for input pin Input tied to RP Input tied to CM Input tied to Vss	selection nun 127 P1		rresponding F	RPn/RPIn Pin bit	S

REGISTER 11-12: RPINR16: PERIPHERAL PIN SELECT INPUT REGISTER 16

REGISTER 11-13: RPINR17: PERIPHERAL PIN SELECT INPUT REGISTER 17									
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				HOME2R<6:0	>			
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
0-0	R/W-0	R/W-0	R/W-U	INDX2R<6:0>		R/W-U	K/W-0	
 bit 7							bit 0	
bit i							bit 0	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	known	
bit 15	Unimpleme	nted: Read as '	0'					
bit 14-8		:0>: Assign QE 1-2 for input pin	•	,	orresponding I	RPn Pin bits		
	1111100 = •	Input tied to RP	1124					
	•							
	•	Input tied to CM	D1					
		Input tied to Vss						
bit 7	Unimpleme	nted: Read as '	0'					
bit 6-0)>: Assign QEI2 1-2 for input pin	•	,	esponding RP	n Pin bits		
	1111100 =	Input tied to RP	1124					
	•							
	•							
		Input tied to CM						
	000000 -	Input tipd to Vcc						

0000000 = Input tied to Vss

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				U1RXR<6:0>	>		
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-7	Unimpleme	nted: Read as '	0'				
bit 6-0		 >: Assign UART 1-2 for input pin 			rresponding R	Pn Pin bits	
	1111100 =	Input tied to RPI	124				
	•						
	•						
	•						

REGISTER 11-14: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

REGISTER 11-15: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	_
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				U2RXR<6:0	>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-7 Unimplemented: Read as '0'

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_				SCK2R<6:0>	1			
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_				SDI2R<6:0>				
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	is unknown	
	(see Table 11	-2 for input pin	selection nun	SCK2) to the Co nbers)	rresponding I	RPn Pin bits		
	(see Table 11	•	selection nun	,	rresponding I	RPn Pin bits		
	(see Table 11 1111100 = Ir • •	-2 for input pin nput tied to RPI	selection nun 124	,	rresponding I	RPn Pin bits		
	(see Table 11 1111100 = Ir • • • 0000001 = Ir	-2 for input pin	selection nun 124 P1	,	rresponding I	RPn Pin bits		
bit 7	(see Table 11 1111100 = Ir • • 0000001 = Ir 0000000 = Ir	-2 for input pin nput tied to RPI nput tied to CM	selection num 124 P1	,	rresponding I	RPn Pin bits		

REGISTER 11-17: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	—	—	—	
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				SS2R<6:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15-7	Unimplemen	ted: Read as ')'					
bit 6-0		Assign SPI2 Sla - <mark>2</mark> for input pin			esponding RPn	Pin bits		
	1111100 = I r	put tied to RPI	124					
	•							
	•							
		put tied to CMI						

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—				CSCK2R<6:0	>					
pit 15							bit 8			
	5444.0	54440	D AN A	Dates	D 444 0	D 444 A	D 444 0			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
				CSDIR<6:0>						
oit 7							bit 0			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	nd as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	Unimpleme	nted: Read as '	0'							
oit 14-8		0>: Assign DCI 1-2 for input pin			orresponding	RPn Pin bits				
	1111100 = 	nput tied to RPI	124							
	•									
	•									
	0000001 = 	nput tied to CM	P1							
		nput tied to Vss								
bit 7	Unimpleme	nted: Read as '	0'							
bit 6-0	CSDIR<6:0>	: Assign DCI D	ata Input (CSI	DI) to the Corre	sponding RPr	n Pin bits				
	-	(see Table 11-2 for input pin selection numbers)								
	1111100 = 	nput tied to RPI	124							
	•									
	•									
		nput tied to CM								
	0000000 = I	nput tied to Vss	6							

REGISTER 11-18: RPINR24: PERIPHERAL PIN SELECT INPUT REGISTER 24

REGISTER 11-19: RPINR25: PERIPHERAL PIN SELECT INPUT REGISTER 25

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_	—	—	_	_
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				COFSR<6:0>	>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable I	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15-7	Unimplemen	ted: Read as 'd)'				
bit 6-0		: Assign DCI F 2 for input pin			the Correspond	ing RPn Pin bi	ts
	1111100 = In	put tied to RPI	124				
	•						
	•						
	•						

0000001 = Input tied to CMP1 0000000 = Input tied to Vss

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	10000	10000	1000 0	C2RXR<6:0>	-	1000 0	1000 0		
bit 15							bit 8		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—				C1RXR<6:0>	•				
bit 7							bit (
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'			
-n = Value at	POR	'1' = Bit is set				x = Bit is unkr	x = Bit is unknown		
bit 15	Unimpleme	nted: Read as '	0'						
bit 14-8		Sector Strategy			responding R	Pn Pin bits			
	1111100 = 	nput tied to RPI	124						
	•								
	•								
	0000001 = 	nput tied to CM	P1						
	0000000 = 	nput tied to Vss	5						
bit 7	Unimpleme	nted: Read as '	0'						
bit 6-0	C1RXR<6:0	>: Assign CAN1	RX Input (C1	RX) to the Cor	responding R	Pn Pin bits			
	(see Table 11-2 for input pin selection numbers)								
	1111100 = Input tied to RPI124								
	•								
	•								
		Input tied to CM							

REGISTER 11-20: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26⁽¹⁾

Note 1: This register is not available on dsPIC33EPXXXGM3XX devices.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				U3CTSR<6:0	>		
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				U3RXR<6:0>	•		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unki	nown
	• • 0000001 =	Input tied to RP	P1				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-0	(see Table 1 1111111 = • •	Assign UART 1-2 for input pin Input tied to RP ² Input tied to CM	selection nur 124		rresponding F	Pn/RPIn Pin bit	S

REGISTER 11-21: RPINR27: PERIPHERAL PIN SELECT INPUT REGISTER 27

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				U4CTSR<6:02	>		
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				U4RXR<6:0>	1		
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	id as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
	(see Table 11	-2 for input pin	selection num		o the Corresp	onding RPn/RPI	n Pin bits
	(see Table 11		selection num		o the Corresp	onding RPn/RPI	n Pin bits
	(see Table 11 1111111 = In • • • • • • • • •	-2 for input pin	selection num I24 P1		o the Corresp	onding RPn/RPI	n Pin bits
bit 7	(see Table 11 1111111 = In • • • • • • • • • • • • • • • • • • •	-2 for input pin aput tied to RP1	selection num I24 P1		o the Corresp	onding RPn/RPI	n Pin bits

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				SCK3R<6:0>			
pit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				SDI3R<6:0>			
oit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
	•	Input tied to RP	121				
		Input tied to CM					
bit 7	0000000 =	Input tied to CM Input tied to Vss nted: Read as '	;				

REGISTER 11-23: RPINR29: PERIPHERAL PIN SELECT INPUT REGISTER 29

REGISTER 11-24: RPINR30: PERIPHERAL PIN SELECT INPUT REGISTER 30

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15					•		bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				SS3R<6:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at F	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is un			nown
bit 15-7	Unimplemen	ted: Read as ')'				
bit 6-0	SS3R<6:0>: /	Assign SPI3 Sla	ave Select Inp	out (SS3) to the	e Corresponding	g RPn/RPIn Pi	n bits

(see Table 11-2 for input pin selection numbers) 1111111 = Input tied to RP124

00001 = I

0000001 = Input tied to CMP1 0000000 = Input tied to Vss

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_				SYNCI1R<6:0>				
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—		—			_	_	
bit 7						bit 0		
Legend:								
R = Readab	ole bit	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15	Unimpleme	nted: Read as '	0'					
bit 14-8		:0>: Assign PW 1-2 for input pin			o the Correspor	nding RPn Pin b	its	
	1111100 =	Input tied to RPI	124					
	•							
	•							
	•	Input tied to CM	P1					
		Input tied to Vss						
bit 7-0		nted: Read as '						
	-							

REGISTER 11-25: RPINR37: PERIPHERAL PIN SELECT INPUT REGISTER 37

REGISTER 11-26: RPINR38: PERIPHERAL PIN SELECT INPUT REGISTER 38

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_		[DTCMP1R<6:0>					
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—	—	_		—		_			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15	Unimplemen	ted: Read as '	0'							
bit 14-8		: 0>: Assign PV -2 for input pin			on Input 1 to the	Corresponding	g RPn Pin bits			
	1111100 = lr •	nput tied to RPI	124							
	•									
	•									
		nput tied to CMI								
		nput tied to Vss								
bit 7-0	Unimplemen	ted: Read as '	0′							

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				DTCMP3R<6:0)>		
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				DTCMP2R<6:0)>		
bit 7							bit (
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
	•						
		nput tied to CM					
bit 7	0000000 =	Input tied to CMI Input tied to Vss nted: Read as 'i					

REGISTER 11-27: RPINR39: PERIPHERAL PIN SELECT INPUT REGISTER 39

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				DTCMP5R<6:0)>		
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				DTCMP4R<6:0)>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	nd as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 14-8		:0>: Assign PV -2 for input pin			n Input 5 to th	e Corresponding	g RPn Pin bits
Dit 14-0	(see Table 11		selection num		n Input 5 to th	e Correspondin	g RPn Pin bits
Dit 14-0	(see Table 11 1111100 = In • • • • 0000001 = In	-2 for input pin	selection num 124 P1		n Input 5 to th	e Correspondin	g RPn Pin bits
bit 7	(see Table 11 1111100 = In • • 0000001 = In 0000000 = In	-2 for input pin aput tied to RPI	selection num 124 P1		n Input 5 to th	e Correspondin	g RPn Pin bits

REGISTER 11-29: RPINR41: PERIPHERAL PIN SELECT INPUT REGISTER 41

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15	·						bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				DTCMP6R<6:	0>		
bit 7	·						bit 0
Legend:							
R = Readab	ole bit	W = Writable I	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-7	Unimplemen	ted: Read as 'd)'				
bit 6-0		: 0>: Assign PW -2 for input pin			on Input 6 to the	Corresponding	g RPn Pin bits
	1111100 = Ir	nput tied to RPI	124				

•

0000001 = Input tied to CMP1 0000000 = Input tied to Vss

REGISTER 11-30: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			RP35	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			RP20	R<5:0>		
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimpleme	nted: Read as '	0'				
bit 13-8		Peripheral Out 1-3 for peripheral		n is Assigned to Imbers)	RP35 Output	Pin bits	
				•			

bit 7-6	Unimplemented: Read as '0'
---------	----------------------------

bit 5-0	RP20R<5:0>: Peripheral Output Function is Assigned to RP20 Output Pin bits
	(see Table 11-3 for peripheral function numbers)

REGISTER 11-31: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				RP37R	<5:0>		
bit 15	•						bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			RP36R	<5:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	t	U = Unimpleme	ented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unkr	nown

bit 13-8 **RP37R<5:0>:** Peripheral Output Function is Assigned to RP37 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP36R<5:0>:** Peripheral Output Function is Assigned to RP36 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-32: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			RP39	R<5:0>		
bit 15	·						bit 8
		DAMA		DAMO	DAVA	DAMA	DAMO
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—			RP38	R<5:0>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8		: Peripheral Ou -3 for periphera		i is Assigned to mbers)	RP39 Output F	Pin bits	
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5-0	RP38R<5:0>	: Peripheral Ou	utput Functior	is Assigned to	RP38 Output F	Pin bits	
				•	•		

(see Table 11-3 for peripheral function numbers)

REGISTER 11-33: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0							
- •	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_			RP41R<	<5:0>		
bit 15		·					bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	-			RP40R<	<5:0>		
bit 7		·					bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpleme	nted bit, rea	ıd as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleare	he	x = Bit is unkr	าดพท

bit 13-8 **RP41R<5:0>:** Peripheral Output Function is Assigned to RP41 Output Pin bits (see Table 11-3 for peripheral function numbers)

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP40R<5:0>:** Peripheral Output Function is Assigned to RP40 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-34: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	_			RP43	R<5:0>			
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—			RP42	R<5:0>			
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkı	nown		
bit 15-14	Unimpleme	nted: Read as '	0'					
bit 13-8		•	eripheral Output Function is Assigned to RP43 Output Pin bits for peripheral function numbers)					
				-				

bit 7-6	Unimplemented: Read as '0'
---------	----------------------------

bit 5-0	RP42R<5:0>: Peripheral Output Function is Assigned to RP42 Output Pin bits
	(see Table 11-3 for peripheral function numbers)

REGISTER 11-35: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			RP49R	<5:0>		
bit 15		·					bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			RP48R	<5:0>		
bit 7		·					bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimpleme	nted bit, rea	ad as '0'		
-n = Value at POR '1' = Bit is se			'0' = Bit is clear	ed	x = Bit is unki	nown	

bit 13-8 **RP49R<5:0>:** Peripheral Output Function is Assigned to RP49 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP48R<5:0>:** Peripheral Output Function is Assigned to RP48 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-36: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—			RP55	R<5:0>			
bit 15							bit 8	
		DAMA		DAMO	DAVA	DAMA	DAMO	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	— RP54R<5:0>						
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable	bit	U = Unimplen	J = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15-14	Unimplemen	ted: Read as '	0'					
bit 13-8	RP55R<5:0>: Peripheral Output Function is Assigned to RP55 Output Pin bits (see Table 11-3 for peripheral function numbers)							
bit 7-6	Unimplemen	ted: Read as '	0'					
bit 5-0	RP54R<5:0>	RP54R<5:0>: Peripheral Output Function is Assigned to RP54 Output Pin bits						

(see Table 11-3 for peripheral function numbers)

REGISTER 11-37: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			RP57R	<5:0>		
bit 15	÷						bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			RP56R	<5:0>		
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is clear	ed	x = Bit is unkr	nown	
bit 15-14	Unimpleme	nted: Read as '	0'				
hit 13-8	RP57R<5·0 >• Perinheral Output Function is Assigned to RP57 Output Pin hits						

bit 13-8 **RP57R<5:0>:** Peripheral Output Function is Assigned to RP57 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP56R<5:0>:** Peripheral Output Function is Assigned to RP56 Output Pin bits (see Table 11-3 for peripheral function numbers)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_			RP70	R<5:0>		
						bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—			RP69	R<5:0>		
						bit 0
R = Readable bit W = Writable bit		U = Unimplem	nented bit, read	d as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkr	nown
	— U-0 —	U-0 R/W-0 — Dit W = Writable		— RP701 U-0 R/W-0 R/W-0 — RP691 Dit W = Writable bit U = Unimplem	— RP70R<5:0> U-0 R/W-0 R/W-0 R/W-0 — RP69R<5:0> RP69R<5:0>	RP70R<5:0> U-0 R/W-0 R/W-0 R/W-0 — RP69R<5:0> RP69R<5:0>

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP70R<5:0>: Peripheral Output Function is Assigned to RP70 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP69R<5:0>: Peripheral Output Function is Assigned to RP69 Output Pin bits (see Table 11-3 for peripheral function numbers)

Note 1: This register is not available on dsPIC33EPXXXGM304/604 devices.

REGISTER 11-39: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9⁽¹⁾

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP97	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				RP81F	<5:0> ⁽²⁾		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
	•
bit 13-8	RP97R<5:0>: Peripheral Output Function is Assigned to RP97 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP81R<5:0>: Peripheral Output Function is Assigned to RP81 Output Pin bits ⁽²⁾ (see Table 11-3 for peripheral function numbers)
Nata di	This register is not evoluble on deDIC22EDXXXCM204/604 devices

Note 1: This register is not available on dsPIC33EPXXXGM304/604 devices.

2: These bits are not available on dsPIC33EPXXXGM306/706 devices.

bit 7

bit 0

REGISTER 11-40: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10⁽¹⁾

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	—		RP118R<5:0>						
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	—		RP113R<5:0>						
bit 7							bit 0		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'			
-n = Value at POR		'1' = Bit is set	:	'0' = Bit is cleared x = Bit i			s unknown		
bit 15-14	Unimplemer	nted: Read as '	0'						
bit 13-8		 >: Peripheral C I-3 for peripheral 	•	n is Assigned to mbers)	o RP118 Outpu	ut Pin bits			
bit 7-6	Unimplemented: Read as '0'								

bit 5-0 **RP113R<5:0>:** Peripheral Output Function is Assigned to RP113 Output Pin bits (see Table 11-3 for peripheral function numbers)

Note 1: This register is not available on dsPIC33EPXXXGM30X/604/706 devices.

REGISTER 11-41:	RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11 ⁽¹⁾
-----------------	---

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—			RP12	5R<5:0>			
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—			RP120)R<5:0>			
bit 7		-					bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'		
-n = Value at POR '1' = Bit is				'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-14	Unimplemer	nted: Read as '	0'					
bit 13-8	RP125R<5:0>: Peripheral Output Function is Assigned to RP125 Output Pin bits (see Table 11-3 for peripheral function numbers)							

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP120R<5:0>:** Peripheral Output Function is Assigned to RP120 Output Pin bits (see Table 11-3 for peripheral function numbers)

Note 1: This register is not available on dsPIC33EPXXXGM30X/604/706 devices.

....

REGISTER 11-42:	RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12 ⁽¹⁾

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	_		RP127R<5:0>						
bit 15							bit 8		
U-0	U-0								
		R/W-U	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 RP126R<5:0>						
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	Writable bit U = Unimplemented bit, read as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown		
bit 15-14	Unimplemer	nted: Read as '	0'						
bit 13-8		>: Peripheral C I-3 for periphera	•	on is Assigned to mbers)	o RP127 Outp	out Pin bits			
bit 7-6	Unimplemer	nted: Read as '	0'						
bit 5-0		 >: Peripheral C I-3 for periphera 	•	on is Assigned to mbers)	o RP126 Outp	out Pin bits			

Note 1: This register is not available on dsPIC33EPXXXGM30X/604/706 devices.

NOTES:

12.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Timers" (DS70362), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer that can operate as a free-running, interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated in Asynchronous Counter mode from an external clock source
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler
- A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- Gated Timer mode
- Synchronous Counter mode
- · Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit settings for different operating modes are given in the Table 12-1.

TABLE 12-1:	TIMER MOD	E SETTINGS
-------------	-----------	------------

Mode	TCS	TGATE	TSYNC
Timer	0	0	x
Gated Timer	0	1	х
Synchronous Counter	1	x	1
Asynchronous Counter	1	x	0

FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



12.1 Timer1 Control Register

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON ⁽¹⁾	—	TSIDL	-	—	—	—	_				
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
—	TGATE	TCKPS1	TCKPS1	—	TSYNC ⁽¹⁾	TCS ⁽¹⁾	—				
bit 7							bit 0				
Legend:											
R = Readable		W = Writable	bit	•	nented bit, read						
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own				
L:1 4 F	TON: Timer1	O., h::(1)									
bit 15	1 = Starts 16-										
	0 = Stops 16-										
bit 14	Unimplemen	ted: Read as ')'								
bit 13	TSIDL: Timer	1 Stop in Idle N	lode bit								
	1 = Discontinues module operation when device enters Idle mode										
		s module opera		ode							
bit 12-7	-	ted: Read as '									
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit										
	$\frac{\text{When } \text{TCS} = 1}{\text{This bit is ignored.}}$										
	When TCS = 0 :										
	1 = Gated time accumulation is enabled										
		e accumulatior									
bit 5-4	TCKPS<1:0>: Timer1 Input Clock Prescale Select bits										
	11 = 1:256 10 = 1:64										
	01 = 1.04 01 = 1.8										
	00 = 1:1										
bit 3	-	ted: Read as '									
bit 2		r1 External Clo	ock Input Synd	chronization Se	elect bit ⁽¹⁾						
	$\frac{\text{When TCS} = 1}{1 - S \text{where strengt electric input}}$										
	 Synchronizes external clock input Does not synchronize external clock input 										
	When TCS = 0 :										
	This bit is ignored.										
bit 1		Clock Source S									
		lock is from pir	n, T1CK (on th	ne rising edge)							
hit 0	0 = Internal cl	ted: Read as '	۰,								
bit 0	Jumplemen	ieu. Nedu as (J								

13.0 TIMER2/3, TIMER4/5, TIMER6/7 AND TIMER8/9

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Timers" (DS70362), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer2/3, Timer4/5, Timer6/7 and Timer8/9 modules are 32-bit timers, which can also be configured as eight independent 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3, Timer4/5, Timer6/7 and Timer8/9 operate in three modes:

- Two Independent 16-Bit Timers (e.g., Timer2 and Timer3) with All 16-Bit Operating modes (except Asynchronous Counter mode)
- Single 32-Bit Timer
- Single 32-Bit Synchronous Counter
- They also support these features:
- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-Bit Period Register Match
- Time Base for Input Capture and Output Compare modules
- ADC1 Event Trigger (Timer2/3 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed previously, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON, T5CON, T6CON, T7CON, T8CON and T9CON registers. T2CON, T4CON, T6CON and T8CON are shown in generic form in Register 13-1. T3CON, T5CON, T7CON and T9CON are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2, Timer4, Timer6 and Timer8 are the least significant word (Isw); Timer3, Timer5, Timer7 and Timer9 are the most significant word (msw) of the 32-bit timers.

Note: For 32-bit operation, T3CON, T5CON, T7CON and T9CON register control bits are ignored. Only T2CON, T4CON, T6CON and T8CON register control bits are used for setup and control. Timer2, Timer4, Timer6 and Timer8 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3, Timer5, Timer7 and Timer9 interrupt flags.

A block diagram for an example of a 32-bit timer pair (Timer2/3 and Timer4/5) is shown in Figure 13-3.

Note: Only Timer2, 3, 4 and 5 can trigger a DMA data transfer.

dsPIC33EPXXXGM3XX/6XX/7XX






FIGURE 13-1: TYPE B TIMER BLOCK DIAGRAM (x = 2, 4, 6 AND 8)









13.1 Timer Control Registers

REGISTER 13-1: TxCON (T2CON, T4CON, T6CON AND T8CON) CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON		TSIDL	—	—	_	—					
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0				
—	TGATE	TCKPS1	TCKPS0	T32	—	TCS ⁽¹⁾	_				
bit 7							bit 0				
Legend:											
R = Readable b		W = Writable			mented bit, rea						
-n = Value at PO	DR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown				
		0.1.1									
	TON: Timerx										
	When T32 = $\frac{1}{1}$ = Starts 32-										
	1 = Starts 32-bit Timerx/y 0 = Stops 32-bit Timerx/y										
	When T32 = 0										
	1 = Starts 16-bit Timerx 0 = Stops 16-bit Timerx										
	-	ted: Read as '	٦ ³								
	-										
	TSIDL: Timerx Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode										
		s module opera									
bit 12-7	Unimplemented: Read as '0'										
bit 6	TGATE: Timerx Gated Time Accumulation Enable bit										
	When TCS = 1 :										
	This bit is ignored.										
	<u>When TCS = 0:</u> 1 = Gated time accumulation is enabled										
	0 = Gated time accumulation is disabled										
bit 5-4	TCKPS<1:0>	: Timerx Input	Clock Prescal	e Select bits							
	11 = 1:256										
	10 = 1:64 01 = 1:8										
	01 = 1.0 00 = 1.1										
bit 3	T32: 32-Bit Ti	mer Mode Sele	ect bit								
	1 = Timerx and Timery form a single 32-bit timer										
		nd Timery act a		mers							
		ted: Read as '									
		Clock Source S									
		clock is from pir	n, TxCK (on th	ne rising edge)							
	0 = Internal clock (FP) Unimplemented: Read as '0'										
	Unimplement	tod. Dood on W	`								

REGISTER 13-2: TyCON (T3CON, T5CON, T7CON AND T9CON) CONTROL REGIST

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽¹⁾	_	TSIDL ⁽²⁾	_	_	—	—	
bit 15				·		•	bit 8
	DAVA	DAMA	DAMO				
U-0	R/W-0 TGATE ⁽¹⁾	R/W-0 TCKPS1 ⁽¹⁾	R/W-0 TCKPS0 ⁽¹⁾	U-0	U-0	R/W-0 TCS ^(1,3)	U-0
	IGAIE	TCKPSIW	TCKPS0"	_	—	105(1,0)	—
bit 7							bit (
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15	TON: Timery 1 = Starts 16- 0 = Stops 16-	-bit Timery					
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	TSIDL: Time	ry Stop in Idle N	/lode bit ⁽²⁾				
		ues module op s module opera			dle mode		
bit 12-7	Unimplemen	ted: Read as '	0'				
bit 6	When TCS = This bit is ign When TCS = 1 = Gated tim	ored.	n is enabled	I Enable bit ⁽¹⁾			
bit 5-4	TCKPS<1:0>	: Timery Input	Clock Prescal	e Select bits ⁽¹⁾			
	11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1						
bit 3-2	Unimplemen	ted: Read as '	0'				
bit 1		Clock Source S clock from pin, lock (FP)		rising edge)			
bit 0	Unimplemen	ted: Read as '	0'				
	Vhen 32-bit opera Inctions are set t			= 1), these bits	have no effec	t on Timery opera	tion; all timer
	//	-		1) in the Time -			

2: When 32-bit timer operation is enabled (T32 = 1) in the Timerx Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

3: The TyCK pin is not available on all timers. See the "Pin Diagrams" section for the available pins.

NOTES:

14.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Input Capture" (DS70000352), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33EPXXXGM3XX/6XX/7XX devices support up to eight input capture channels.

Key features of the input capture module include:

- Hardware configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 31 user-selectable Trigger/Sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to six clock sources available for each module, driving a separate internal 16-bit counter




FIGURE 14-1: INPUT CAPTURE x MODULE BLOCK DIAGRAM

14.1 Input Capture Control Registers

REGISTER 14-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0		
_		ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_		
oit 15						I	bit 8		
U-0	R/W-0	R/W-0	R/HC/HS-0	R/HC/HS-0	R/W-0	R/W-0	R/W-0		
	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0		
bit 7	·	·	·				bit C		
Legend:		HC = Hardwar	e Clearable bit	HS = Hardwa	are Settable bi	t			
R = Readabl	e bit	W = Writable b	bit	U = Unimple	mented bit, rea	ad as '0'			
n = Value at	POR	'1' = Bit is set		ʻ0' = Bit is cle	eared	x = Bit is unl	known		
bit 15-14	Unimplemer	nted: Read as ')'						
bit 13		•	p in Idle Mode C	ontrol bit					
		pture x halts in							
-: 10 10		•	es to operate in (
bit 12-10	ICTSEL<2:0>: Input Capture x Timer Select bits								
	111 = Peripheral clock (FP) is the clock source of ICx 110 = Reserved								
	101 = Reserved								
	100 = T1CLK is the clock source of ICx (only the synchronous clock is supported)								
	011 = T5CLK is the clock source of ICx 010 = T4CLK is the clock source of ICx								
		<pre>< is the clock so</pre> <pre></pre>							
	000 = T3CL	< is the clock so	urce of ICx						
bit 9-7	Unimplemer	nted: Read as ')'						
bit 6-5	ICI<1:0>: Number of Captures per Interrupt Select bits (this field is not used if ICM<2:0> = 001 or 111)								
	11 = Interrupts on every fourth capture event								
	10 = Interrupts on every third capture event 01 = Interrupts on every second capture event								
		•	•	in the second seco					
bit 4	00 = Interrupts on every capture event ICOV: Input Capture x Overflow Status Flag bit (read-only)								
	1 = Input Ca	ipture x buffer o	verflow occurred						
	0 = No Input	t Capture x buffe	er overflow occur	red					
bit 3	ICBNE: Input Capture x Buffer Not Empty Status bit (read-only)								
	1 = Input Ca 0 = Input Ca	ipture x buffer is ipture x buffer is	not empty, at lea empty	ast one more ca	apture value ca	an be read			
oit 2-0	ICM<2:0>: Input Capture x Mode Select bits								
	 111 = Input Capture x functions as an interrupt pin only in CPU Sleep and Idle modes (rising edge detect only, all other control bits are not applicable) 								
			control bits are n						
	110 = Unuse	ed (module disa	control bits are no bled)	ot applicable)					
	110 = Unuse 101 = Captu	ed (module disa ire mode, every	control bits are n bled) 16th rising edge	ot applicable) e (Prescaler Ca					
	110 = Unuse 101 = Captu 100 = Captu	ed (module disa ure mode, every ure mode, every	control bits are no bled)	ot applicable) e (Prescaler Ca (Prescaler Cap	ure mode)				
	110 = Unuse 101 = Captu 100 = Captu 011 = Captu 010 = Captu	ed (module disa ire mode, every ire mode, every ire mode, every ire mode, every	control bits are no bled) 16th rising edge 4th rising edge (rising edge (Sim falling edge (Sin	ot applicable) (Prescaler Cap (Prescaler Cap ple Capture m nple Capture m	ure mode) ode) ode)				
	110 = Unuse 101 = Captu 100 = Captu 011 = Captu 010 = Captu	ed (module disa ire mode, every ire mode, every ire mode, every ire mode, every ire mode, every	control bits are n bled) 16th rising edge 4th rising edge (rising edge (Sim	ot applicable) (Prescaler Cap (Prescaler Cap ple Capture m nple Capture m	ure mode) ode) ode)	:I<1:0>), is not	t used in thi		

REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	IC32 ⁽¹⁾
bit 15							bit 8

R/W-0	R/W/HS-0	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
ICTRIG ⁽²⁾	TRIGSTAT ⁽³⁾		SYNCSEL4(4)	SYNCSEL3(4)	SYNCSEL2(4)	SYNCSEL1(4)	SYNCSEL0(4)
bit 7 bit							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9	Unimplemented: Read as '0'
----------	----------------------------

- bit 8 IC32: Input Capture x 32-Bit Timer Mode Select bit (Cascade mode)⁽¹⁾
 - 1 = Odd ICx and Even ICx form a single 32-bit input capture module
 0 = Cascade module operation is disabled
- bit 7 ICTRIG: Input Capture x Trigger Operation Select bit⁽²⁾
 - 1 = Input source is used to trigger the input capture timer (Trigger mode)
 - Input source is used to synchronize the input capture timer to the timer of another module (Synchronization mode)

bit 6 TRIGSTAT: Timer Trigger Status bit⁽³⁾

- 1 = ICxTMR has been triggered and is running
- 0 = ICxTMR has not been triggered and is being held clear
- bit 5 Unimplemented: Read as '0'
- **Note 1:** The IC32 bit in both the Odd and Even ICx must be set to enable Cascade mode.
 - 2: The input source is selected by the SYNCSEL<4:0> bits of the ICxCON2 register.
 - **3:** This bit is set by the selected input source (selected by SYNCSEL<4:0> bits); it can be read, set and cleared in software.
 - **4:** Do not use the ICx module as its own Sync or Trigger source.
 - 5: This option should only be selected as a trigger source and not as a synchronization source.
 - 6: Each Input Capture x module (ICx) has one PTG input source. See Section 25.0 "Peripheral Trigger Generator (PTG) Module" for more information.
 PTGO8 = IC1, IC5
 PTGO9 = IC2, IC6
 PTGO10 = IC3, IC7
 PTGO11 = IC4, IC8

REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Input Source Select for Synchronization and Trigger Operation bits⁽⁴⁾
 - 11111 = Capture timer is unsynchronized
 - 11110 = Capture timer is unsynchronized
 - 11101 = Capture timer is unsynchronized
 - 11100 = CTMU trigger is the source for the capture timer synchronization
 - 11011 = ADC1 interrupt is the source for the capture timer synchronization⁽⁵⁾
 - 11010 = Analog Comparator 3 is the source for the capture timer synchronization⁽⁵⁾
 - 11001 = Analog Comparator 2 is the source for the capture timer synchronization⁽⁵⁾
 - 11000 = Analog Comparator 1 is the source for the capture timer synchronization⁽⁵⁾
 - 10111 = Input Capture 8 interrupt is the source for the capture timer synchronization
 - 10110 = Input Capture 7 interrupt is the source for the capture timer synchronization 10101 = Input Capture 6 interrupt is the source for the capture timer synchronization
 - 10100 = Input Capture 5 interrupt is the source for the capture timer synchronization
 - 10011 = Input Capture 4 interrupt is the source for the capture timer synchronization
 - 10010 = Input Capture 3 interrupt is the source for the capture timer synchronization
 - 10001 = Input Capture 2 interrupt is the source for the capture timer synchronization
 - 10000 = Input Capture 1 interrupt is the source for the capture timer synchronization
 - 01111 = GP Timer5 is the source for the capture timer synchronization
 - 01110 = GP Timer4 is the source for the capture timer synchronization
 - 01101 = GP Timer3 is the source for the capture timer synchronization
 - 01100 = GP Timer2 is the source for the capture timer synchronization
 - 01011 = GP Timer1 is the source for the capture timer synchronization 01010 = PTGx trigger is the source for the capture timer synchronization⁽⁶⁾
 - 01001 = Capture timer is unsynchronized
 - 01000 = Output Compare 8 is the source for the capture timer synchronization
 - 00111 = Output Compare 7 is the source for the capture timer synchronization
 - 00110 = Output Compare 6 is the source for the capture timer synchronization
 - 00101 = Output Compare 5 is the source for the capture timer synchronization
 - 00100 = Output Compare 4 is the source for the capture timer synchronization
 - 00011 = Output Compare 3 is the source for the capture timer synchronization
 - 00010 = Output Compare 2 is the source for the capture timer synchronization
 - 00001 = Output Compare 1 is the source for the capture timer synchronization
 - 00000 = Capture timer is unsynchronized
- **Note 1:** The IC32 bit in both the Odd and Even ICx must be set to enable Cascade mode.
 - 2: The input source is selected by the SYNCSEL<4:0> bits of the ICxCON2 register.
 - **3:** This bit is set by the selected input source (selected by SYNCSEL<4:0> bits); it can be read, set and cleared in software.
 - 4: Do not use the ICx module as its own Sync or Trigger source.
 - 5: This option should only be selected as a trigger source and not as a synchronization source.
 - Each Input Capture x module (ICx) has one PTG input source. See Section 25.0 "Peripheral Trigger Generator (PTG) Module" for more information.
 PTGO8 = IC1, IC5
 PTGO9 = IC2, IC6
 PTGO10 = IC3, IC7
 PTGO11 = IC4, IC8


15.0 OUTPUT COMPARE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24EFamily Reference Manual", "Output Compare" (DS70005157), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The output compare module can select one of eight available clock sources for its time base. The module compares the value of the timer with the value of one or two Compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events and trigger DMA data transfers.

Note: See the "dsPIC33/PIC24 Family Reference Manual", "Output Compare" (DS70005157) for OCxR and OCxRS register restrictions.





15.1 Output Compare Control Registers

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
—	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	—	ENFLTB
bit 15							bit 8

R/W-0	U-0	R/W-0, HSC	R/W-0, HSC	R/W-0	R/W-0	R/W-0	R/W-0
ENFLTA	—	OCFLTB	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Output Compare x Stop in Idle Mode Control bit
	1 = Output Compare x halts in CPU Idle mode
	0 = Output Compare x continues to operate in CPU Idle mode
bit 12-10	OCTSEL<2:0>: Output Compare x Clock Select bits
	111 = Peripheral clock (FP)
	110 = Reserved 101 = PTGOx clock ⁽²⁾
	101 = PTGOX clock ^{ey} 100 = T1CLK is the clock source of OCx (only the synchronous clock is supported)
	011 = T5CLK is the clock source of OCx
	010 = T4CLK is the clock source of OCx
	001 = T3CLK is the clock source of OCx
	000 = T2CLK is the clock source of OCx
bit 9	Unimplemented: Read as '0'
bit 8	ENFLTB: Fault B Input Enable bit
	 1 = Output Compare x Fault B input (OCFB) is enabled 0 = Output Compare x Fault B input (OCFB) is disabled
bit 7	ENFLTA: Fault A Input Enable bit
	1 = Output Compare x Fault A input (OCFA) is enabled
	0 = Output Compare x Fault A input (OCFA) is disabled
bit 6	Unimplemented: Read as '0'
bit 5	OCFLTB: PWM Fault B Condition Status bit
	1 = PWM Fault B condition on OCFB pin has occurred
	0 = No PWM Fault B condition on OCFB pin has occurred
bit 4	OCFLTA: PWM Fault A Condition Status bit
	1 = PWM Fault A condition on OCFA pin has occurred
	0 = No PWM Fault A condition on OCFA pin has occurred
Note 1:	OCxR and OCxRS are double-buffered in PWM mode only.
2:	Each Output Compare x module (OCx) has one PTG clock source. See Section 25.0 "Peripheral Trigger
	Generator (PTG) Module" for more information.
	PTGO4 = OC1, OC5 PTGO5 = OC2, OC6
	PTG05 = 0C2, 0C8 PTG06 = 0C3, 0C7
	PTG07 = OC4, OC8

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED)

- bit 3 TRIGMODE: Trigger Status Mode Select bit
 - 1 = TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or in software
 - 0 = TRIGSTAT is cleared only by software

bit 2-0 OCM<2:0>: Output Compare x Mode Select bits

- 111 = Center-Aligned PWM mode: Output sets high when OCxTMR = OCxR and sets low when OCxTMR = OCxRS⁽¹⁾
- 110 = Edge-Aligned PWM mode: Output sets high when OCxTMR = 0 and sets low when OCxTMR = OCxR⁽¹⁾
- 101 = Double Compare Continuous Pulse mode: Initializes OCx pin low, toggles OCx state continuously on alternate matches of OCxR and OCxRS
- 100 = Double Compare Single-Shot mode: Initializes OCx pin low, toggles OCx state on matches of OCxR and OCxRS for one cycle
- 011 = Single Compare mode: Compare event with OCxR, continuously toggles OCx pin
- 010 = Single Compare Single-Shot mode: Initializes OCx pin high, compare event with OCxR, forces OCx pin low
- 001 = Single Compare Single-Shot mode: Initializes OCx pin low, compare event with OCxR, forces OCx pin high
- 000 = Output compare channel is disabled
- **Note 1:** OCxR and OCxRS are double-buffered in PWM mode only.
 - 2: Each Output Compare x module (OCx) has one PTG clock source. See Section 25.0 "Peripheral Trigger Generator (PTG) Module" for more information.
 - PTGO4 = OC1, OC5PTGO5 = OC2, OC6
 - PTGO6 = OC2, OC6PTGO6 = OC3, OC7
 - PTGO7 = OC4, OC8

R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 R/W-0 FLTMD **FLTOUT FLTTRIEN** OCINV ___ OC32 ____ ____ bit 15 bit 8 R/W-0 R/W-0, HS R/W-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-0 OCTRIG OCTRIS SYNCSEL4 SYNCSEL2 TRIGSTAT SYNCSEL3 SYNCSEL1 SYNCSEL0 bit 7 bit 0 Legend: HS = Hardware Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 FLTMD: Fault Mode Select bit 1 = Fault mode is maintained until the Fault source is removed; the corresponding OCFLTx bit is cleared in software and a new PWM period starts 0 = Fault mode is maintained until the Fault source is removed and a new PWM period starts bit 14 FLTOUT: Fault Out bit 1 = PWM output is driven high on a Fault 0 = PWM output is driven low on a Fault bit 13 FLTTRIEN: Fault Output State Select bit 1 = OCx pin is tri-stated on a Fault condition 0 = OCx pin I/O state is defined by the FLTOUT bit on a Fault condition bit 12 OCINV: OCx Invert bit 1 = OCx output is inverted 0 = OCx output is not inverted bit 11-9 Unimplemented: Read as '0' bit 8 OC32: Cascade Two OCx Modules Enable bit (32-bit operation) 1 = Cascade module operation is enabled 0 = Cascade module operation is disabled bit 7 OCTRIG: OCx Trigger/Sync Select bit 1 = Triggers OCx from source designated by the SYNCSELx bits 0 = Synchronizes OCx with source designated by the SYNCSELx bits bit 6 **TRIGSTAT:** Timer Trigger Status bit 1 = Timer source has been triggered and is running 0 = Timer source has not been triggered and is being held clear bit 5 OCTRIS: OCx Output Pin Direction Select bit 1 = Output Compare x is tri-stated 0 = Output Compare x module drives the OCx pin **Note 1:** Do not use the OCx module as its own synchronization or trigger source. 2: When the OCy module is turned off, it sends a trigger out signal. If the OCx module uses the OCy module as a trigger source, the OCy module must be unselected as a trigger source prior to disabling it. 3: Each Output Compare x module (OCx) has one PTG Trigger/Sync source. See Section 25.0 "Peripheral Trigger Generator (PTG) Module" for more information. PTGO4 = OC1, OC5PTGO5 = OC2, OC6PTGO6 = OC3, OC7 PTGO7 = OC4, OC8

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits 11111 = OCxRS compare event is used for synchronization 11110 = INT2 is the source for compare timer synchronization 11101 = INT1 is the source for compare timer synchronization 11100 = CTMU trigger is the source for compare timer synchronization 11011 = ADC1 interrupt is the source for compare timer synchronization 11010 = Analog Comparator 3 is the source for compare timer synchronization 11001 = Analog Comparator 2 is the source for compare timer synchronization 11000 = Analog Comparator 1 is the source for compare timer synchronization 10111 = Input Capture 8 interrupt is the source for compare timer synchronization 10110 = Input Capture 7 interrupt is the source for compare timer synchronization 10101 = Input Capture 6 interrupt is the source for compare timer synchronization 10100 = Input Capture 5 interrupt is the source for compare timer synchronization 10011 = Input Capture 4 interrupt is the source for compare timer synchronization 10010 = Input Capture 3 interrupt is the source for compare timer synchronization 10001 = Input Capture 2 interrupt is the source for compare timer synchronization 10000 = Input Capture 1 interrupt is the source for compare timer synchronization 01111 = GP Timer5 is the source for compare timer synchronization 01110 = GP Timer4 is the source for compare timer synchronization 01101 = GP Timer3 is the source for compare timer synchronization 01100 = GP Timer2 is the source for compare timer synchronization 01011 = GP Timer1 is the source for compare timer synchronization 01010 = PTGx trigger is the source for compare timer synchronization⁽³⁾ 01001 = Compare timer is unsynchronized 01000 =Output Compare 8 is the source for compare timer synchronization^(1,2) 00111 = Output Compare 7 is the source for compare timer synchronization^(1,2) 00110 = Output Compare 6 is the source for compare timer synchronization^(1,2) 00101 = Output Compare 5 is the source for compare timer synchronization^(1,2) 00100 = Output Compare 4 is the source for compare timer synchronization^(1,2) 00011 = Output Compare 3 is the source for compare timer synchronization^(1,2) 00010 = Output Compare 2 is the source for compare timer synchronization^(1,2) 00001 = Output Compare 1 is the source for compare timer synchronization^(1,2) 00000 = Compare timer is unsynchronized
- Note 1: Do not use the OCx module as its own synchronization or trigger source.
 - **2:** When the OCy module is turned off, it sends a trigger out signal. If the OCx module uses the OCy module as a trigger source, the OCy module must be unselected as a trigger source prior to disabling it.
 - 3: Each Output Compare x module (OCx) has one PTG Trigger/Sync source. See Section 25.0 "Peripheral Trigger Generator (PTG) Module" for more information.

PTGO4 = OC1, OC5 PTGO5 = OC2, OC6 PTGO6 = OC3, OC7 PTGO7 = OC4, OC8 NOTES:

16.0 HIGH-SPEED PWM MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "High-Speed PWM" (DS70645), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGM3XX/6XX/7XX devices support a dedicated Pulse-Width Modulation (PWM) module with up to 12 outputs.

The high-speed PWMx module consists of the following major features:

- · Six PWM generators
- Two PWM outputs per PWM generator
- Individual period and duty cycle for each PWM pair
- Duty cycle, dead time, phase shift and a frequency resolution of 7.14 ns
- Independent Fault and current-limit inputs for six PWM outputs
- · Redundant output
- Center-Aligned PWM mode
- Output override control
- Chop mode (also known as Gated mode)
- Special Event Trigger
- Prescaler for input clock
- · PWMxL and PWMxH output pin swapping
- Independent PWM frequency, duty cycle and phase-shift changes for each PWM generator
- Dead-time compensation
- Enhanced Leading-Edge Blanking (LEB) functionality
- Frequency resolution enhancement
- PWM capture functionality

Note: In Edge-Aligned PWM mode, the duty cycle, dead time, phase shift and frequency resolution are 7.14 ns.

The high-speed PWMx module contains up to six PWM generators. Each PWMx generator provides two PWM outputs: PWMxH and PWMxL. The master time base generator provides a synchronous signal as a common time base to synchronize the various PWM outputs. The individual PWM outputs are available on the output pins of the device. The input Fault signals and current-limit signals, when enabled, can monitor and protect the system by placing the PWM outputs into a known "safe" state.

Each PWMx can generate a trigger to the ADCx module to sample the analog signal at a specific instance during the PWM period. In addition, the high-speed PWMx module also generates a Special Event Trigger to the ADCx module, based on either of the two master time bases.

The high-speed PWMx module can synchronize itself with an external signal or can act as a synchronizing source to any external device. The SYNCI1 and SYNCI2 input pins that utilize PPS, can synchronize the high-speed PWMx module with an external signal. The SYNCO1 and SYNCO2 pins are output pins that provides a synchronous signal to an external device.

Figure 16-1 illustrates an architectural overview of the high-speed PWMx module and its interconnection with the CPU and other peripherals.

16.1 PWM Faults

The PWMx module incorporates multiple external Fault inputs, which include FLT1 and FLT2. The inputs are remappable using the PPS feature. FLT3 is available on 44-pin, 64-pin and 100-pin packages; FLT4 through FLT8 are available on specific pins on 64-pin and 100-pin packages, and FLT32, which has been implemented with Class B safety features, and is available on a fixed pin on all devices.

These Faults provide a safe and reliable way to safely shut down the PWM outputs when the Fault input is asserted.

16.1.1 PWM FAULTS AT RESET

During any Reset event, the PWMx module maintains ownership of the Class B Fault, FLT32. At Reset, this Fault is enabled in Latched mode to ensure the fail-safe power-up of the application. The application software must clear the PWM Fault before enabling the highspeed motor control PWMx module. To clear the Fault condition, the FLT32 pin must first be pulled high externally or the internal pull-up resistor in the CNPUx register can be enabled.

Note: The Fault mode may be changed using the FLTMOD<1:0> bits (FCLCONx<1:0>), regardless of the state of FLT32.

16.1.2 WRITE-PROTECTED REGISTERS


On dsPIC33EPXXXGM3XX/6XX/7XX devices, write protection is implemented for the IOCONx and FCLCONx registers. The write protection feature prevents any inadvertent writes to these registers. This protection feature can be controlled by the PWMLOCK Configuration bit (FOSCSEL<6>). The default state of the write protection feature is enabled (PWMLOCK = 1). The write protection feature can be disabled by configuring: PWMLOCK = 0.


To gain write access to these locked registers, the user application must write two consecutive values of 0xABCD and 0x4321 to the PWMKEY register to perform the unlock operation. The write access to the IOCONx or FCLCONx registers must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. To write to both the IOCONx and FCLCONx registers requires two unlock operations.

The correct unlocking sequence is described in Example 16-1.

EXAMPLE 16-1: PWM1 WRITE-PROTECTED REGISTER UNLOCK SEQUENCE

	pulled high externally in order to clear and disable the fault register requires unlock sequence	
<pre>mov #0xabcd, w10 mov #0x4321, w11 mov #0x0000, w0 mov w10, PWMKEY mov w11, PWMKEY</pre>	<pre>; Load first unlock key to w10 register ; Load second unlock key to w11 register ; Load desired value of FCLCON1 register in w0 ; Write first unlock key to PWMKEY register ; Write second unlock key to PWMKEY register</pre>	
mov w0, FCLCON1	; Write desired value to FCLCON1 register	
2	register requires unlock sequence	
<pre>mov #0xabcd, w10 mov #0x4321, w11</pre>	; Load first unlock key to w10 register ; Load second unlock key to w11 register	
mov #0xF000, w0 mov w10, PWMKEY	; Load desired value of IOCON1 register in w0 ; Write first unlock key to PWMKEY register	
mov w11, PWMKEY mov w0, IOCON1	; Write second unlock key to PWMKEY register ; Write desired value to IOCON1 register	







16.2 PWMx Control Registers

REGISTER 16-1: PTCON: PWMx TIME BASE CONTROL REGISTER

R/W-0	U-0	R/W-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU ⁽¹⁾	SYNCPOL ⁽¹⁾	SYNCOEN ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCEN ⁽¹⁾	SYNCSRC2 ⁽¹⁾	SYNCSRC1 ⁽¹⁾	SYNCSRC0 ⁽¹⁾	SEVTPS3 ⁽¹⁾	SEVTPS2 ⁽¹⁾	SEVTPS1 ⁽¹⁾	SEVTPS0 ⁽¹⁾
bit 7							bit 0

Legend:	HC = Hardware Clearable bit	HS = Hardware Settable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

bit 15	PTEN: PWMx Module Enable bit
	1 = PWMx module is enabled
	0 = PWMx module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	PTSIDL: PWMx Time Base Stop in Idle Mode bit
	1 = PWMx time base halts in CPU Idle mode
	0 = PWMx time base runs in CPU Idle mode
bit 12	SESTAT: Special Event Interrupt Status bit
	1 = Special event interrupt is pending
	0 = Special event interrupt is not pending
bit 11	SEIEN: Special Event Interrupt Enable bit
	1 = Special event interrupt is enabled
	0 = Special event interrupt is disabled
bit 10	EIPU: Enable Immediate Period Updates bit ⁽¹⁾
	 1 = Active Period register is updated immediately 0 = Active Period register updates occur on PWMx cycle boundaries
h:+ 0	
bit 9	SYNCPOL: Synchronize Input and Output Polarity bit ⁽¹⁾
	1 = SYNCI1/SYNCO1 polarity is inverted (active-low) 0 = SYNCI1/SYNCO1 is active-high
bit 8	SYNCOEN: Primary Time Base Sync Enable bit ⁽¹⁾
DILO	1 = SYNCO1 output is enabled
	0 = SYNCO1 output is disabled
bit 7	SYNCEN: External Time Base Synchronization Enable bit ⁽¹⁾
	1 = External synchronization of primary time base is enabled
	0 = External synchronization of primary time base is disabled
Note 1	: These bits should be changed only when PTEN = 0. In addition, when using the SYNCI1 feature, the user application must program the Period register with a value that is slightly larger than the expected period of
	the external synchronization input signal.
	Soo Section 25.0 "Designed Trigger Conceptor (DTC) Medule" for information on this collection

2: See Section 25.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.

REGISTER 16-1: PTCON: PWMx TIME BASE CONTROL REGISTER (CONTINUED)

- bit 6-4
 SYNCSRC<2:0>: Synchronous Source Selection bits⁽¹⁾

 111 = Reserved
 ...

 ...
 ...

 100 = Reserved
 011 = PTGO17⁽²⁾

 010 = PTGO16⁽²⁾
 001 = Reserved

 000 = SYNCI1
 SEVTPS<3:0>: PWMx Special Event Trigger Output Postscaler Select bits⁽¹⁾

 1111 = 1:16 Postscaler generates Special Event Trigger on every sixteenth compare match event

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...

 ...
 ...
- **Note 1:** These bits should be changed only when PTEN = 0. In addition, when using the SYNCI1 feature, the user application must program the Period register with a value that is slightly larger than the expected period of the external synchronization input signal.
 - 2: See Section 25.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.

REGISTER 16-2: PTCON2: PWMx PRIMARY MASTER CLOCK DIVIDER SELECT REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—		—	_	—	PCLKDIV<2:0> ⁽¹⁾		
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared x = Bit is unknown		

bit 15-3 Unimplemented: Read as '0'

bit 2-0 PCLKDIV<2:0>: PWMx Input Clock Prescaler (Divider) Select bits⁽¹⁾

- 111 = Reserved
- 110 = Divide-by-64
- 101 = Divide-by-32
- 100 = Divide-by-16
- 011 = Divide-by-8
- 010 = Divide-by-4
- 001 = Divide-by-2
- 000 = Divide-by-1, maximum PWMx timing resolution (power-on default)
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			PTPE	R<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
			PTPE	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown					nown		

REGISTER 16-3: PTPER: PWMx PRIMARY MASTER TIME BASE PERIOD REGISTER

bit 15-0 **PTPER<15:0>:** Primary Master Time Base (PMTMR) Period Value bits

REGISTER 16-4: SEVTCMP: PWMx PRIMARY SPECIAL EVENT COMPARE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVTC	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVTO	CMP<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 SEVTCMP<15:0>: Special Event Compare Count Value bits

REGISTER 16-5: STCON: PWMx SECONDARY TIME BASE CONTROL REGISTER

U-0	U-0	U-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	SESTAT	SEIEN	EIPU ⁽¹⁾	SYNCPOL ⁽¹⁾	SYNCOEN ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCEN ⁽¹⁾	SYNCSRC2 ⁽¹⁾	SYNCSRC1 ⁽¹⁾	SYNCSRC0 ⁽¹⁾	SEVTPS3 ⁽¹⁾	SEVTPS2 ⁽¹⁾	SEVTPS1 ⁽¹⁾	SEVTPS0 ⁽¹⁾
bit 7							bit 0

Legend:HC = Hardware Clearable bit		HS = Hardware Settable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown			

bit 15-13	Unimplemented: Read as '0'
bit 12	SESTAT: Special Event Interrupt Status bit
	 1 = Special event interrupt is pending 0 = Special event interrupt is not pending
bit 11	SEIEN: Special Event Interrupt Enable bit
	1 = Special event interrupt is enabled0 = Special event interrupt is disabled
bit 10	EIPU: Enable Immediate Period Updates bit ⁽¹⁾
	 1 = Active Period register is updated immediately 0 = Active Period register updates occur on PWM cycle boundaries
bit 9	SYNCPOL: Synchronize Input and Output Polarity bit ⁽¹⁾
	1 = SYNCI2/SYNCO2 polarity is inverted (active-low)0 = SYNCI2/SYNCO2 is active-high
bit 8	SYNCOEN: Primary Time Base Sync Enable bit ⁽¹⁾
	1 = SYNCO2 output is enabled0 = SYNCO2 output is disabled
bit 7	SYNCEN: External Time Base Synchronization Enable bit ⁽¹⁾
	 1 = External synchronization of primary time base is enabled 0 = External synchronization of primary time base is disabled
bit 6-4	SYNCSRC<2:0>: Synchronous Source Selection bits ⁽¹⁾
	111 = Reserved
	•
	•
	100 = Reserved
	$011 = PTGO17^{(2)}$
	$010 = PTGO16^{(2)}$ $001 = Reserved$
	001 = Reserved $000 = SYNCI1$
Note 1:	These bits should be changed only when PTEN = 0. In addition, when using the SYNCI1 feature, the user application must program the Period register with a value that is slightly larger than the expected period of

- application must program the Period register with a value that is slightly larger than the expected period of the external synchronization input signal.
 - 2: See Section 25.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.

REGISTER 16-5: STCON: PWMx SECONDARY TIME BASE CONTROL REGISTER (CONTINUED)

bit 3-0 SEVTPS<3:0>: PWMx Special Event Trigger Output Postscaler Select bits⁽¹⁾
1111 = 1:16 Postscaler generates the Special Event Trigger on every sixteenth compare match event
.
.
.

0001 = 1:2 Postscaler generates the Special Event Trigger on every second compare match event 0000 = 1:1 Postscaler generates the Special Event Trigger on every compare match event

- **Note 1:** These bits should be changed only when PTEN = 0. In addition, when using the SYNCI1 feature, the user application must program the Period register with a value that is slightly larger than the expected period of the external synchronization input signal.
 - 2: See Section 25.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.

x = Bit is unknown

REGISTER 16-6: STCON2: PWMx SECONDARY MASTER CLOCK DIVIDER SELECT REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—		—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	_	—	—	—	P	CLKDIV<2:0>(1)
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimp			U = Unimpler	nented bit, read	as '0'		

'0' = Bit is cleared

bit 15-3 **Unimplemented:** Read as '0'

bit 2-0 PCLKDIV<2:0>: PWMx Input Clock Prescaler (Divider) Select bits⁽¹⁾

'1' = Bit is set

111 = Reserved

-n = Value at POR

- 110 = Divide-by-64
- 101 = Divide-by-32
- 100 = Divide-by-16
- 011 = Divide-by-8
- 010 = Divide-by-4
- 001 = Divide-by-2
- 000 = Divide-by-1, maximum PWMx timing resolution (power-on default)
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

REGISTER 16-7: STPER: PWMx SECONDARY MASTER TIME BASE PERIOD REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
			STPE	R<15:8>				
bit 15							bit 8	
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	
			STPE	R<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			it	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is		x = Bit is unkr	nown					

bit 15-0 STPER<15:0>: PWMx Secondary Master Time Base (PMTMR) Period Value bits

REGISTER 16-8: SSEVTCMP: PWMx SECONDARY SPECIAL EVENT COMPARE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SSEVTO	CMP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SSEVT	CMP<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		t	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = B		x = Bit is unkr	nown				

bit 15-0 SSEVTCMP<15:0>: PWMx Secondary Special Event Compare Count Value bits

REGISTER 16-9: CHOP: PWMx CHOP CLOCK GENERATOR REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
CHPCLKEN	—	—	—	—	—	CHOPCLK9	CHOPCLK8
bit 15							bit 8

| R/W-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| CHOPCLK7 | CHOPCLK6 | CHOPCLK5 | CHOPCLK4 | CHOPCLK3 | CHOPCLK2 | CHOPCLK1 | CHOPCLK0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	CHPCLKEN: Enable Chop Clock Generator bit
	1 = Chop clock generator is enabled
	0 = Chop clock generator is disabled
bit 14-10	Unimplemented: Read as '0'
bit 9-0	CHOPCLK<9:0>: Chop Clock Divider bits
	The frequency of the chop clock signal is given by the following expression: Chop Frequency = (FP/PCLKDIV<2:0>)/(CHOP<9:0> + 1)

REGISTER 16-10: MDC: PWMx MASTER DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			MDC	C<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			MD	C<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	ble bit U = Unimplemented bit, read as '0'					
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		

bit 15-0 MDC<15:0>: PWMx Master Duty Cycle Value bits

HS/HC-0	HS/HC-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSTAT ⁽	¹⁾ CLSTAT ⁽¹⁾	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB ⁽²⁾	MDCS ⁽²⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
DTC1	DTC0	DTCP ⁽³⁾		MTBS	CAM ^(2,4)	XPRES ⁽⁵⁾	IUE ⁽²⁾
bit 7							bit (
Legend:		HC = Hardware	Clearable bit	HS = Hardwa	are Settable bit	:	
R = Readal	ole bit	W = Writable b	it	U = Unimple	mented bit, rea	ıd as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15		ault Interrupt Sta					
		errupt is pending interrupt is pend					
		ared by setting:					
bit 14	CLSTAT: Cu	rrent-Limit Interr	upt Status bit ⁽¹⁾)			
		imit interrupt is p					
		nt-limit interrupt ared by setting:					
bit 13		rigger Interrupt					
DIL 15		nterrupt is pendi					
		er interrupt is per					
		eared by setting:					
bit 12		It Interrupt Enat					
		errupt is enabled errupt is disabled		TAT bit is clea	red		
bit 11		ent-Limit Interru					
		imit interrupt is e					
		imit interrupt is o		e CLSTAT bit i	s cleared		
bit 10		gger Interrupt Ei					
		event generates event interrupts a			T hit is cleared	I	
bit 9		ident Time Base					
		register provide		e period for thi	s PWMx gener	ator	
		egister provides					
bit 8		ter Duty Cycle R					
	•	jister provides d gister provides d			•		
Note 1:	Software must cle				-		ot controller.
	These bits should				-		
	DTC<1:0> = 11 f	-					
	The Independent CAM bit is ignore		= 1) mode mu	st be enabled	to use Center-/	Aligned mode. I	If ITB = 0, the

REGISTER 16-11: PWMCONX: PWMx CONTROL REGISTER

5: To operate in External Period Reset mode, the ITB bit must be '1' and the CLMOD bit in the FCLCONx register must be '0'.

REGISTER 16-11: PWMCONx: PWMx CONTROL REGISTER (CONTINUED)

bit 7-6	6	DTC<1:0>: Dead-Time Control bits
		11 = Dead-Time Compensation mode
		10 = Dead-time function is disabled
		01 = Negative dead time is actively applied for Complementary Output mode
		00 = Positive dead time is actively applied for all Output modes
bit 5		DTCP: Dead-Time Compensation Polarity bit ⁽³⁾
		When Set to '1':
		If DTCMPx = 0, PWMxL is shortened and PWMxH is lengthened.
		If DTCMPx = 1, PWMxH is shortened and PWMxL is lengthened.
		When Set to '0':
		If DTCMPx = 0, PWMHx is shortened and PWMLx is lengthened. If DTCMPx = 1, PWMLx is shortened and PWMHx is lengthened.
1.11.4		
bit 4		Unimplemented: Read as '0'
bit 3		MTBS: Master Time Base Select bit
		1 = PWMx generator uses the secondary master time base for synchronization and as the clock
		source for the PWMx generation logic (if secondary time base is available) 0 = PWMx generator uses the primary master time base for synchronization and as the clock source
		for the PWMx generation logic
bit 2		CAM: Center-Aligned Mode Enable bit ^(2,4)
		1 = Center-Aligned mode is enabled
		0 = Edge-Aligned mode is enabled
bit 1		XPRES: External PWMx Reset Control bit ⁽⁵⁾
		1 = Current-limit source resets the time base for this PWMx generator if it is in Independent Time Base
		mode
		0 = External pins do not affect the PWMx time base
bit 0		IUE: Immediate Update Enable bit ⁽²⁾
		1 = Updates to the active MDC/PDCx/DTRx/ALTDTRx/PHASEx registers are immediate
		0 = Updates to the active MDC/PDCx/DTRx/ALTDTRx/PHASEx registers are synchronized to the
		PWMx period boundary
Note		Software must clear the interrupt status here and in the corresponding IFSx bit in the interrupt controller.
	2:	These bits should not be changed after the PWMx is enabled (PTEN = 1).
	3:	DTC<1:0> = 11 for DTCP to be effective; otherwise, DTCP is ignored.
	4:	The Independent Time Base (ITB = 1) mode must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.
	-	

5: To operate in External Period Reset mode, the ITB bit must be '1' and the CLMOD bit in the FCLCONx register must be '0'.

REGISTER 16-12: PDCx: PWMx GENERATOR DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	x<7:0>			
bit 7							bit 0
Legend:							
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'							
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-0 **PDCx<15:0>:** PWMx Generator # Duty Cycle Value bits

REGISTER 16-13: SDCx: PWMx SECONDARY DUTY CYCLE REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SDC	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SDC	x<7:0>			
bit 7							bit 0
Logondy							
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at P	Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit		x = Bit is unkr	nown			

bit 15-0 SDCx<15:0>: Secondary Duty Cycle bits for PWMxL Output Pin bits

Note 1: The SDCx register is used in Independent PWM mode only. When used in Independent PWM mode, the SDCx register controls the PWMxL duty cycle.

REGISTER 16-14: PHASEx: PWMx PRIMARY PHASE-SHIFT REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PHAS	Ex<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PHAS	Ex<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set	' = Bit is set '0' = Bit is cleared x = Bit is ur		x = Bit is unkr	nown	

bit 15-0 **PHASEx<15:0>:** Phase-Shift Value or Independent Time Base Period for the PWMx Generator bits

- Note 1: If ITB (PWMCONx<9>) = 0, the following applies based on the mode of operation: Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or 10), PHASEx<15:0> = Phase-shift value for PWMxH and PWMxL outputs.
 2: If ITB (PWMCONx<9>) = 1, the following applies based on the mode of operation:
 - Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or 10), PHASEx<15:0> = Independent Time Base Period Value for PWMxH and PWMxL.

REGISTER 16-15: SPHASEx: PWMx SECONDARY PHASE-SHIFT REGISTER^(1,2)

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SPHASEx<7:0> bit 7								
bit 15 bit R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SPHASEx<7:0> bit 7 bit Legend:	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 Image: Notes and the second secon				SPHAS	Ex<15:8>			
SPHASEx<7:0> bit 7 bit Legend:	bit 15							bit 8
SPHASEx<7:0> bit 7 bit Legend:								
bit 7 bit	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Legend:				SPHAS	SEx<7:0>			
-	bit 7							bit 0
-								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'	Legend:							
	R = Readable I	oit	W = Writable bi	t	U = Unimpler	mented bit, read	1 as '0'	

bit 15-0 **SPHASEx<15:0>:** Secondary Phase Offset for PWMxL Output Pin bits (used in Independent PWM mode only)

'1' = Bit is set

Note 1: If ITB (PWMCONx<9>) = 0, the following applies based on the mode of operation:

Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or 10), SPHASEx<15:0> = Not used.

'0' = Bit is cleared

- True Independent Output mode (PMOD<1:0> (IOCONx<11:10>) = 11), SPHASEx<15:0> = Phase-Shift Value for PWMxL only.
- 2: If ITB (PWMCONx<9>) = 1, the following applies based on the mode of operation:
 - Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or 10), SPHASEx<15:0> = Not used.
 - True Independent Output mode (PMOD<1:0> (IOCONx<11:10>) = 11), SPHASEx<15:0> = Independent Time Base Period Value for PWMxL only.

-n = Value at POR

x = Bit is unknown

REGISTER 16-16: DTRx: PWMx DEAD-TIME REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—		DTRx<13:8>							
bit 15	•						bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			DTR	x<7:0>						
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'						
-n = Value at POR '1		'1' = Bit is set	'1' = Bit is set		ared	x = Bit is unknown				

bit 15-14 Unimplemented: Read as '0'

bit 13-0 DTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

REGISTER 16-17: ALTDTRx: PWMx ALTERNATE DEAD-TIME REGISTER


U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_			ALTDT	Rx<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ALTD	TRx<7:0>			
bit 7							bit C
Legend:							
R = Readable bit W = W		W = Writable b	= Writable bit U = l		U = Unimplemented bit, read as '0'		
-n = Value at P	OR	'1' = Bit is set	'1' = Bit is set		'0' = Bit is cleared		nown

bit 15-14 Unimplemented: Read as '0'

bit 13-0 ALTDTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0				_				
bit 15			•				bit				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	—	TRGSTRT5 ⁽¹⁾	TRGSTRT5 ⁽¹								
bit 7							bit				
Legend:											
R = Readable	e bit	W = Writable	oit	U = Unimplem	nented bit, read	as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkno	own				
bit 15-12	TRGDIV<3:0	>: Trigger # Ou	Itput Divider bit	S							
	1111 = Trigger output for every 16th trigger event										
	1110 = Trigger output for every 15th trigger event										
	1101 = Trigger output for every 14th trigger event										
	1100 = Trigger output for every 13th trigger event										
	1011 = Trigger output for every 12th trigger event										
	1010 = Trigger output for every 11th trigger event 1001 = Trigger output for every 10th trigger event										
		er output for ev									
		er output for ev									
		er output for ev									
	0101 = Trigger output for every 6th trigger event 0100 = Trigger output for every 5th trigger event										
	0011 = Trigger output for every 4th trigger event										
	0011 - Trigger output for every 3rd trigger event										
	0001 = Trigger output for every 2nd trigger event										
	0000 = Trigger output for every trigger event										
bit 11-6	Unimplemer	ted: Read as '	0'								
bit 5-0	TRGSTRT<5	:0>: Trigger Po	stscaler Start E	Enable Select b	its ⁽¹⁾						
	111111 = Wa	ait 63 PWM cyc	les before gen	erating the first	trigger event a	fter the module	is enabled				
	•										
	•										
	•										
						er the module is					
						r the module is er the module is					

REGISTER 16-18: TRGCONx: PWMx TRIGGER CONTROL REGISTER



R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
PENH	PENL	POLH	POLL	PMOD1 ⁽¹⁾	PMOD0 ⁽¹⁾	OVRENH	OVRENL				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
-	-		-	-	-	-					
OVRDAT1 bit 7	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC bit (
							bit (
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	PENH: PWM	xH Output Pin	Ownershin bit								
	PENH: PWMxH Output Pin Ownership bit 1 = PWMx module controls the PWMxH pin 0 = GPIO module controls the PWMxH pin										
bit 14		L Output Pin (•	1							
		•	•	n							
	1 = PWMx module controls the PWMxL pin0 = GPIO module controls the PWMxL pin										
bit 13	POLH: PWMxH Output Pin Polarity bit										
		oin is active-lov oin is active-hig									
bit 12	POLL: PWMxL Output Pin Polarity bit										
	1 = PWMxL pin is active-low										
	0 = PWMxL pin is active-high										
bit 11-10	PMOD<1:0>: PWMx # I/O Pin Mode bits ⁽¹⁾										
	11 = PWMx I/O pin pair is in the True Independent Output mode										
	10 = PWMx I/O pin pair is in Push-Pull Output mode 01 = PWMx I/O pin pair is in Redundant Output mode										
	00 = PWMx I/O pin pair is in Complementary Output mode										
bit 9	OVRENH: Override Enable for PWMxH Pin bit										
	1 = OVRDAT<1> controls the output on the PWMxH pin 0 = PWMx generator controls the PWMxH pin										
bit 8	OVRENL: Override Enable for PWMxL Pin bit										
	1 = OVRDAT<0> controls the output on the PWMxL pin										
	0 = PWMx generator controls the PWMxL pin										
bit 7-6	OVRDAT<1:0>: Data for PWMxH, PWMxL Pins if Override is Enabled bits										
	If OVERENH = 1, PWMxH is driven to the state specified by OVRDAT<1>. If OVERENL = 1, PWMxL is driven to the state specified by OVRDAT<0>.										
bit 5-4	FLTDAT<1:0>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits										
					by FLTDAT<1> by FLTDAT<0>.						
bit 3-2					IOD is Enabled						
	If current limit	is active, PW	AxH is driven	to the state spe	ecified by CLDA	.T<1>.					
Note 1: The	ese bits should				-						
		Configuration b			-						

REGISTER 16-19: IOCONx: PWMx I/O CONTROL REGISTER⁽²⁾

2: If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

REGISTER 16-19: IOCONx: PWMx I/O CONTROL REGISTER⁽²⁾ (CONTINUED)

- bit 1 SWAP: SWAP PWMxH and PWMxL Pins bit
 - 1 = PWMxH output signal is connected to the PWMxL pins; PWMxL output signal is connected to the PWMxH pins
 - 0 = PWMxH and PWMxL pins are mapped to their respective pins
- bit 0 OSYNC: Output Override Synchronization bit
 - 1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWM time base
 - 0 = Output overrides via the OVDDAT<1:0> bits occur on the next CPU clock boundary
- **Note 1:** These bits should not be changed after the PWMx module is enabled (PTEN = 1).
 - 2: If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

REGISTER 16-20: TRIGX: PWMx PRIMARY TRIGGER COMPARE VALUE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TRGCI	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TRGC	MP<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		it	U = Unimplemented bit, read as '0'				
-n = Value at F	-n = Value at POR			'0' = Bit is clea	ared	x = Bit is unki	nown

bit 15-0 TRGCMP<15:0>: Trigger Control Value bits

When the primary PWMx functions in the local time base, this register contains the compare values that can trigger the ADCx module.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL ⁽¹⁾	CLMOD				
bit 15							bit 8				
	DAA/ A	D 44/ 4	D 444	D 444 4	DMU O	DAMA	D /// 0				
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0 FLTPOL ⁽¹⁾	R/W-0	R/W-0				
FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLIPOL	FLTMOD1	FLTMOD0				
bit 7							bit (
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown				
bit 15 bit 14-10	1 = Independ 0 = Independ	dependent Fau dent Fault mode dent Fault mode :: Current-I imit	e is enabled e is disabled		ct for the PWM	Generator # b	its				
	CLSRC<4:0>: Current-Limit Control Signal Source Select for the PWMx Generator # bits 11111 = Fault 32 11110 = Reserved										
	01011 = Com 01010 = Op / 01001 = Op / 01000 = Op / 00111 = Faul 00110 = Faul 00101 = Faul 00100 = Faul 00011 = Faul 00010 = Faul 00001 = Faul	Amp/Comparat Amp/Comparat Amp/Comparat It 8 It 7 It 6 It 5 It 5 It 4 It 3 It 2 It 1	or 3 or 2 or 1		(1)						
bit 9	1 = The selec	ent-Limit Polari sted current-lim sted current-lim	it source is ac	tive-low	(1)						
bit 8	CLMOD: Current-Limit Mode Enable for PWMx Generator # bit 1 = Current-Limit mode is enabled 0 = Current-Limit mode is disabled										

REGISTER 16-21: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER

Note 1: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

REGISTER 16-21: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER (CONTINUED)

bit 7-3	FLTSRC<4:0>: Fault Control Signal Source Select for PWMx Generator # bits 11111 = Fault 32 (default) 11110 = Reserved • • • • • • • • • • • • •
	00010 = Fault 3 00001 = Fault 2 00000 = Fault 1
bit 2	 FLTPOL: Fault Polarity for PWMx Generator # bit⁽¹⁾ 1 = The selected Fault source is active-low 0 = The selected Fault source is active-high
bit 1-0	FLTMOD<1:0>: Fault Mode for PWMx Generator # bits 11 = Fault input is disabled 10 = Reserved 01 = The selected Fault source forces the PWMxH, PWMxL pins to FLTDATx values (cycle) 00 = The selected Fault source forces the PWMxH, PWMxL pins to FLTDATx values (latched condition)

Note 1: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0					
PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	_					
bit 15	•	•	•	•	•	•	bit					
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
		BCH ⁽¹⁾	BCL ⁽¹⁾	BPHH	BPHL	BPLH	BPLL					
bit 7		Don	DOL	Diriii	Diffe		bit					
Legend:												
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'						
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkr	nown					
L:4 1 F		Dising Edge	Trianar Frah	le hit								
bit 15		H Rising Edge			Blanking count	tor						
		 Rising edge of PWMxH will trigger the Leading-Edge Blanking counter Leading-Edge Blanking ignores the rising edge of PWMxH 										
bit 14	PHF: PWMxH	H Falling Edge	Trigger Enab	le bit								
		PHF: PWMxH Falling Edge Trigger Enable bit Falling edge of PWMxH will trigger the Leading-Edge Blanking counter 										
	0 = Leading-Edge Blanking ignores the falling edge of PWMxH											
bit 13	PLR: PWMxL Rising Edge Trigger Enable bit											
	 = Rising edge of PWMxL will trigger the Leading-Edge Blanking counter = Leading-Edge Blanking ignores the rising edge of PWMxL 											
bit 12		PLF: PWMxL Falling Edge Trigger Enable bit										
	1 = Falling edge of PWMxL will trigger the Leading-Edge Blanking counter											
	0 = Leading-E	Edge Blanking	ignores the fa	alling edge of P	WMxL							
bit 11	FLTLEBEN: Fault Input Leading-Edge Blanking Enable bit											
	 1 = Leading-Edge Blanking is applied to the selected Fault input 0 = Leading-Edge Blanking is not applied to the selected Fault input 											
bit 10	CLLEBEN: Current-Limit Leading-Edge Blanking Enable bit											
					rrent-limit input I current-limit inj	out						
bit 9-6	-	ted: Read as '				put						
bit 5	-			al High Enable	bit ⁽¹⁾							
	1 = State blar	0	nt-limit and/or	Fault input sigr	nals) when seled	cted blanking s	ignal is high					
bit 4	BCL: Blanking in Selected Blanking Signal Low Enable bit ⁽¹⁾											
	 1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low 0 = No blanking when selected blanking signal is low 											
bit 3	BPHH: Blanking in PWMxH High Enable bit											
		 1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is high 0 = No blanking when PWMxH output is high 										
bit 2	BPHL: Blanking in PWMxH Low Enable bit											
		nking (of currer ng when PWM			nals) when PWN	/IxH output is lo	W					
bit 1		ing in PWMxL										
		nking (of currer ng when PWM			nals) when PWN	/lxL output is hi	gh					
bit 0	BPLL: Blanki	ing in PWMxL	Low Enable b	it								
	1 = State blar	-	nt-limit and/or	Fault input sigr	nals) when PWN	/IxL output is lo	W					
		•				vietor						

REGISTER 16-22: LEBCONX: LEADING-EDGE BLANKING CONTROL REGISTER x

Note 1: The blanking signal is selected via the BLANKSELx bits in the AUXCONx register.

REGISTER 16-23: LEBDLYx: LEADING-EDGE BLANKING DELAY REGISTER x

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—	—		LEB	<11:8>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			LEE	<7:0>			
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			

bit 15-12 Unimplemented: Read as '0'

bit 11-0 LEB<11:0>: Leading-Edge Blanking Delay for Current-Limit and Fault Inputs bits

U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 ____ ____ **BLANKSEL3 BLANKSEL2** BLANKSEL1 **BLANKSEL0** ____ ____ bit 15 bit 8 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CHOPSEL2 CHOPSEL1 CHOPHEN CHOPSEL3 CHOPSEL0 CHOPLEN _ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared '1' = Bit is set x = Bit is unknown bit 15-12 Unimplemented: Read as '0' bit 11-8 BLANKSEL<3:0>: PWMx State Blank Source Select bits The selected state blank signal will block the current-limit and/or Fault input signals (if enabled via the BCH and BCL bits in the LEBCONx register). 1001 = Reserved 0110 = PWM6H is selected as state blank source 0101 = PWM5H is selected as state blank source 0100 = PWM4H is selected as state blank source 0011 = PWM3H is selected as state blank source 0010 = PWM2H is selected as state blank source 0001 = PWM1H is selected as state blank source 0000 = No state blanking bit 7-6 Unimplemented: Read as '0' bit 5-2 CHOPSEL<3:0>: PWMx Chop Clock Source Select bits The selected signal will enable and disable (CHOP) the selected PWMx outputs. 1001 = Reserved 0110 = PWM6H is selected as state blank source 0101 = PWM5H is selected as state blank source 0100 = PWM4H is selected as state blank source 0011 = PWM3H is selected as CHOP clock source 0010 = PWM2H is selected as CHOP clock source 0001 = PWM1H is selected as CHOP clock source 0000 = Chop clock generator is selected as CHOP clock source bit 1 CHOPHEN: PWMxH Output Chopping Enable bit 1 = PWMxH chopping function is enabled 0 = PWMxH chopping function is disabled bit 0 CHOPLEN: PWMxL Output Chopping Enable bit 1 = PWMxL chopping function is enabled 0 = PWMxL chopping function is disabled

REGISTER 16-24: AUXCONx: PWMx AUXILIARY CONTROL REGISTER

REGISTER 16-25: PWMCAPx: PWMx PRIMARY TIME BASE CAPTURE REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			PWMCA	Px<15:8> ^(1,2)				
bit 15							bit 8	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			PWMCA	\Px<7:0>(1,2)				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
-n = Value at POF	२	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown	

bit 15-0 **PWMCAPx<15:0>:** PWMx Captured Time Base Value bits^(1,2)

The value in this register represents the captured PWMx time base value when a leading edge is detected on the current-limit input.

Note 1: The capture feature is only available on a primary output (PWMxH).

2: This feature is active only after LEB processing on the current-limit input signal is complete.

NOTES:

17.0 QUADRATURE ENCODER INTERFACE (QEI) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Quadrature Encoder Interface (QEI)" (DS70601) which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


This chapter describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data.

The operational features of the QEI module include:

- · 32-Bit Position Counter
- 32-Bit Index Pulse Counter
- 32-Bit Interval Timer
- 16-Bit Velocity Counter
- 32-Bit Position Initialization/Capture/Compare High Register
- 32-Bit Position Compare Low Register
- x4 Quadrature Count mode
- External Up/Down Count mode
- External Gated Count mode
- · External Gated Timer mode
- Internal Timer mode

Figure 17-1 illustrates the QEIx block diagram.

FIGURE 17-1: QEIX BLOCK DIAGRAM



JSPIC33EPXXXGM3XX/6XX/7XX

17.1 QEI Control Registers

REGISTER 17-1: QEIxCON: QEIx CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
QEIEN	—	QEISIDL	PIMOD2 ⁽¹⁾	PIMOD1 ⁽¹⁾	PIMOD0 ⁽¹⁾	IMV1 ^(2,4)	IMV0 ^(2,4)
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	INTDIV2 ⁽³⁾	INTDIV1 ⁽³⁾	INTDIV0 ⁽³⁾	CNTPOL	GATEN	CCM1	CCM0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	QEIEN: QEIx Module Counter Enable bit
	1 = Module counters are enabled
	0 = Module counters are disabled, but SFRs can be read or written to
bit 14	Unimplemented: Read as '0'
bit 13	QEISIDL: QEIx Stop in Idle Mode bit
	 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode
bit 12-10	PIMOD<2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾
	111 = Reserved
	110 = Modulo Count mode for position counter
	101 = Resets the position counter when the position counter equals the QEIxGEC register
	100 = Second index event after home event initializes the position counter with contents of the QEIxIC register
	011 = First index event after home event initializes the position counter with contents of the QEIxIC register
	010 = Next index input event initializes the position counter with contents of the QEIxIC register
	001 = Every index input event resets the position counter
	000 = Index input event does not affect position counter
bit 9-8	IMV<1:0>: Index Match Value bits ^(2,4)
	1 = Required state of Phase B input signal for match on index pulse
	0 = Required state of Phase A input signal for match on index pulse
bit 7	Unimplemented: Read as '0'
Note 1:	When CCM<1:0> = 10 or CCM<1:0> = 11, all of the QEI counters operate as timers and the PIMOD<2:0> bits are ignored.
э.	When COM(10) = 00, and OEAX and OEBX values match the Index Match Value (IMV), the DOSCNTH

- 2: When CCM<1:0> = 00, and QEAx and QEBx values match the Index Match Value (IMV), the POSCNTH and POSCNTL registers are reset.
- 3: The selected clock rate should be at least twice the expected maximum quadrature count rate.
- 4: The match value applies to the A and B inputs after the swap and polarity bits have been applied.

REGISTER 17-1: QEIXCON: QEIX CONTROL REGISTER (CONTINUED)

bit 6-4	INTDIV<2:0>: Timer Input Clock Prescale Select bits (interval timer, main timer (position counter), velocity counter and index counter internal clock divider select) ⁽³⁾
	111 = 1:128 prescale value 110 = 1:64 prescale value
	101 = 1:32 prescale value
	100 = 1.16 prescale value
	011 = 1:8 prescale value 010 = 1:4 prescale value
	001 = 1.2 prescale value
	000 = 1:1 prescale value
bit 3	CNTPOL: Position and Index Counter/Timer Direction Select bit
	 1 = Counter direction is negative unless modified by external up/down signal 0 = Counter direction is positive unless modified by external up/down signal
bit 2	GATEN: External Count Gate Enable bit
	 1 = External gate signal controls position counter operation 0 = External gate signal does not affect position counter/timer operation
bit 1-0	CCM<1:0>: Counter Control Mode Selection bits
	 11 = Internal Timer mode with optional external count is selected 10 = External clock count with optional external count is selected 01 = External clock count with external up/down direction is selected 00 = Quadrature Encoder Interface (x4 mode) Count mode is selected
Note 1:	When CCM<1:0> = 10 or CCM<1:0> = 11, all of the QEI counters operate as timers and the PIMOD<2:0> bits are ignored.

- 2: When CCM<1:0> = 00, and QEAx and QEBx values match the Index Match Value (IMV), the POSCNTH and POSCNTL registers are reset.
- 3: The selected clock rate should be at least twice the expected maximum quadrature count rate.
- 4: The match value applies to the A and B inputs after the swap and polarity bits have been applied.

dsPIC33EPXXXGM3XX/6XX/7XX

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
QCAPEN	FLTREN	QFDIV2	QFDIV1	QFDIV0	OUTFNC1	OUTFNC0	SWPAB					
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R-x	R-x	R-x	R-x					
HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	INDEX	QEB	QEA					
bit 7		4				~	bit C					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own					
bit 15	QCAPEN: Q	Elx Position Co	ounter Input Ca	apture Enable	bit							
	1 = Index ma	atch event of ho	ome input trigg	ers a position	capture event							
			•		position capture	e event						
bit 14		EAx/QEBx/IND	-	ital Filter Enal	ole bit							
		digital filter is a digital filter is a		ssed)								
bit 13-11		-		-	Filter Clock Divid	le Select hits						
	QFDIV<2:0>: QEAx/QEBx/INDXx/HOMEx Digital Input Filter Clock Divide Select bits 111 = 1:128 clock divide											
	110 = 1:64 clock divide											
	101 = 1:32 clock divide											
	100 = 1:16 clock divide											
	011 = 1:8 clock divide 010 = 1:4 clock divide											
	010 = 1.4 clock divide 001 = 1.2 clock divide											
	000 = 1:1 clo	ock divide										
bit 10-9		0>: QEIx Modu	-									
					$SxCNT \ge QEIx$	GEC						
	10 = The CNTCMPx pin goes high when POSxCNT ≤ QEIxLEC 01 = The CNTCMPx pin goes high when POSxCNT ≥ QEIxGEC											
	00 = Output											
bit 8	SWPAB: Sw	ap QEAx and (QEBx Inputs bi	t								
	SWPAB: Swap QEAx and QEBx Inputs bit 1 = QEAx and QEBx are swapped prior to quadrature decoder logic											
	0 = QEAx an	d QEBx are no	t swapped									
1.11.7												
bit 7		OMEx Input Po	plarity Select b	it								
DIT /	1 = Input is ir	nverted	plarity Select b	it								
	1 = Input is ir 0 = Input is n	nverted lot inverted	-	it								
bit 6	1 = Input is ir 0 = Input is n IDXPOL: INE	nverted not inverted DXx Input Pola	-	it								
	1 = Input is ir 0 = Input is n	nverted not inverted DXx Input Pola nverted	-	it								
bit 6	1 = Input is ir 0 = Input is n IDXPOL: INE 1 = Input is ir 0 = Input is n	nverted lot inverted DXx Input Pola nverted lot inverted	ity Select bit	it								
	1 = Input is ir 0 = Input is n IDXPOL: INE 1 = Input is ir 0 = Input is n	nverted not inverted DXx Input Pola nverted not inverted EBx Input Pola	ity Select bit	it								
bit 6	1 = Input is ir 0 = Input is n IDXPOL: INE 1 = Input is ir 0 = Input is n QEBPOL: Q	nverted not inverted DXx Input Pola nverted not inverted EBx Input Pola inverted	ity Select bit	it								
bit 6	1 = Input is in 0 = Input is in IDXPOL: INE 1 = Input is in 0 = Input is in QEBPOL: Q 1 = Input is in 0 = Input is in	nverted not inverted DXx Input Pola nverted not inverted EBx Input Pola inverted	ity Select bit rity Select bit	it								
bit 6 bit 5	1 = Input is in 0 = Input is in IDXPOL: INE 1 = Input is in 0 = Input is in QEBPOL: Q 1 = Input is i 0 = Input is i QEAPOL: Q 1 = Input is i	nverted not inverted DXx Input Pola nverted not inverted EBx Input Pola not inverted EAx Input Pola inverted	ity Select bit rity Select bit	it								
bit 6 bit 5 bit 4	1 = Input is in 0 = Input is in IDXPOL: INE 1 = Input is in 0 = Input is in QEBPOL: Q 1 = Input is in QEAPOL: Q 1 = Input is in 0 = Input is in	nverted not inverted DXx Input Pola nverted EBx Input Pola inverted not inverted EAx Input Pola inverted not inverted not inverted	rity Select bit rity Select bit rity Select bit									
bit 6 bit 5	1 = Input is in 0 = Input is in IDXPOL: INE 1 = Input is in 0 = Input is in QEBPOL: Q 1 = Input is in QEAPOL: Q 1 = Input is in 0 = Input is in	nverted not inverted DXx Input Pola not inverted EBx Input Pola inverted not inverted EAx Input Pola inverted not inverted not inverted us of HOMEx Ir	rity Select bit rity Select bit rity Select bit		l bit							

REGISTER 17-2: QEIxIOC: QEIx I/O CONTROL REGISTER

© 2013-2014 Microchip Technology Inc.

REGISTER 17-2: QEIXIOC: QEIX I/O CONTROL REGISTER (CONTINUED)

- bit 2 INDEX: Status of INDXx Input Pin After Polarity Control bit
 - 1 = Pin is at logic '1'
 - 0 = Pin is at logic '0'
- bit 1 QEB: Status of QEBx Input Pin After Polarity Control and SWPAB Pin Swapping bit
 - 1 = Pin is at logic '1'
 - 0 = Pin is at logic '0'
- bit 0 QEA: Status of QEAx Input Pin After Polarity Control and SWPAB Pin Swapping bit
 - 1 = Pin is at logic '1'
 - 0 = Pin is at logic '0'

U-0	U-0	HS, R/C-0	R/W-0	HS, R/C-0	R/W-0	HS, R/C-0	R/W-0
—	—	PCHEQIRQ	PCHEQIEN	PCLEQIRQ	PCLEQIEN	POSOVIRQ	POSOVIEN
bit 15							bit 8
HS, R/C-0	R/W-0	HS, R/C-0	R/W-0	HS, R/C-0	R/W-0	HS, R/C-0	R/W-0
PCIIRQ ⁽¹⁾	PCIIEN	VELOVIRQ	VELOVIEN	HOMIRQ	HOMIEN	IDXIRQ	IDXIEN
bit 7							bit 0
Legend:		HS = Hardware	Settable hit	C = Clearable	> hit		
R = Readable	e bit	W = Writable b			nented bit, read	d as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown
bit 15-14	Unimplemer	nted: Read as ')'				
bit 13	PCHEQIRQ:	Position Counter	er Greater Tha	n or Equal Cor	npare Status bi	t	
		IT ≥ QEIxGEC IT < QEIxGEC					
bit 12		Position Counte	er Greater Tha	n or Equal Con	nnare Interrunt	Enable bit	
	1 = Interrupt				inpute interrupt		
	0 = Interrupt						
bit 11	PCLEQIRQ:	Position Counter	er Less Than o	r Equal Compa	are Status bit		
		IT ≤ QEIxLEC IT > QEIxLEC					
bit 10		Position Counte	er Less Than o	r Foual Compa	re Interrupt En	able bit	
	1 = Interrupt						
	0 = Interrupt						
bit 9		Position Counter	er Overflow Sta	atus bit			
		has occurred	d				
bit 8	POSOVIEN:	Position Counter	er Overflow Inte	errupt Enable b	pit		
	1 = Interrupt 0 = Interrupt						
bit 7	PCIIRQ: Pos	sition Counter (H	loming) Initializ	ation Process	Complete Statu	us bit ⁽¹⁾	
		IT was reinitializ					
h # 0		IT was not reinit		otion Drasas	Complete inter	unt Enchle bit	
bit 6	1 = Interrupt	ition Counter (H	oming) initializ	ation Process		rupt Enable bit	
	0 = Interrupt						
bit 5	VELOVIRQ:	Velocity Counte	r Overflow Sta	tus bit			
		has occurred	d				
bit 4	VELOVIEN:	Velocity Counte	r Overflow Inte	errupt Enable b	it		
	1 = Interrupt			·			
	0 = Interrupt						
bit 3		atus Flag for Ho		us bit			
		ent has occurre e event has occu					
		event nas occu					

REGISTER 17-3: QEIxSTAT: QEIx STATUS REGISTER

Note 1: This status bit is only applicable to PIMOD<2:0> = 011 and 100 modes.

REGISTER 17-3: QEIxSTAT: QEIx STATUS REGISTER (CONTINUED)

bit 2	HOMIEN: Home Input Event Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 1	IDXIRQ: Status Flag for Index Event Status bit
	1 = Index event has occurred
	0 = No index event has occurred
bit 0	IDXIEN: Index Input Event Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled

Note 1: This status bit is only applicable to PIMOD<2:0> = 011 and 100 modes.

REGISTER 17-4: POSxCNTH: POSITION COUNTER x HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		POSC	NT<31:24>			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		POSC	NT<23:16>			
						bit 0
bit	W = Writable I	bit	U = Unimplen	nented bit, rea	d as '0'	
OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
	R/W-0	R/W-0 R/W-0	R/W-0 R/W-0 R/W-0 R/W-0 POSCN Dit W = Writable bit	POSCNT<31:24> R/W-0 R/W-0 R/W-0 POSCNT<23:16> Dit U = Unimpler	POSCNT<31:24> R/W-0 R/W-0 R/W-0 POSCNT<23:16> bit W = Writable bit U = Unimplemented bit, real	POSCNT<31:24> R/W-0 R/W-0 R/W-0 R/W-0 POSCNT<23:16> Dit W = Writable bit U = Unimplemented bit, read as '0'

bit 15-0 POSCNT<31:16>: High Word Used to Form 32-Bit Position Counter x Register (POSxCNT) bits

REGISTER 17-5: POSxCNTL: POSITION COUNTER x LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSC	NT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSC	NT<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 **POSCNT<15:0>:** Low Word Used to Form 32-Bit Position Counter x Register (POSxCNT) bits

REGISTER 17-6: POSxHLD: POSITION COUNTER x HOLD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSH	LD<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSH	ILD<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 **POSHLD<15:0>:** Holding Register for Reading and Writing POSxCNT bits

REGISTER 17-7: VELxCNT: VELOCITY COUNTER x REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			VELC	NT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			VELC	NT<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
L							

bit 15-0 VELCNT<15:0>: Velocity Counter x bits

REGISTER 17-8: INDXxCNTH: INDEX COUNTER x HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXC	NT<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXC	IT<23:16>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	oit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						nown	

bit 15-0 INDXCNT<31:16>: High Word Used to Form 32-Bit Index Counter x Register (INDXxCNT) bits

REGISTER 17-9: INDXxCNTL: INDEX COUNTER x LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXC	NT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXC	NT<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						nown	

bit 15-0 INDXCNT<15:0>: Low Word Used to Form 32-Bit Index Counter x Register (INDXxCNT) bits

REGISTER 17-10: INDXxHLD: INDEX COUNTER x HOLD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXH	LD<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXH	ILD<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 INDXHLD<15:0>: Holding Register for Reading and Writing INDXxCNT bits

REGISTER 17-11: QEIXICH: QEIX INITIALIZATION/CAPTURE HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIIC	<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIIC	23:16>			
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unki	nown

bit 15-0 QEIIC<31:16>: High Word Used to Form 32-Bit Initialization/Capture Register (QEIxIC) bits

REGISTER 17-12: QEIxICL: QEIx INITIALIZATION/CAPTURE LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIIC	C<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEII	C<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
L							

bit 15-0 QEIIC<15:0>: Low Word Used to Form 32-Bit Initialization/Capture Register (QEIxIC) bits

REGISTER 17-13: QEIXLECH: QEIX LESS THAN OR EQUAL COMPARE HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEILE	C<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEILE	C<23:16>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	oit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						nown	

bit 15-0 **QEILEC<31:16>:** High Word Used to Form 32-Bit Less Than or Equal Compare Register (QEIxLEC) bits

REGISTER 17-14: QEIxLECL: QEIx LESS THAN OR EQUAL COMPARE LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEILE	C<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIL	EC<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 **QEILEC<15:0>:** Low Word Used to Form 32-Bit Less Than or Equal Compare Register (QEIxLEC) bits

REGISTER 17-15: QEIXGECH: QEIX GREATER THAN OR EQUAL COMPARE HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIGI	EC<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIGI	EC<23:16>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	sit	II – Unimplen	nented hit read	l as '0'	
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown							nown

bit 15-0 QEIGEC<31:16>: High Word Used to Form 32-Bit Greater Than or Equal Compare Register (QEIxGEC) bits

REGISTER 17-16: QEIXGECL: QEIX GREATER THAN OR EQUAL COMPARE LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIGE	C<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIGI	EC<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 **QEIGEC<15:0>:** Low Word Used to Form 32-Bit Greater Than or Equal Compare Register (QEIxGEC) bits

REGISTER 17-17: INTxTMRH: INTERVAL TIMERx HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTTM	R<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTTM	R<23:16>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared		ared	x = Bit is unkr	nown			

bit 15-0 INTTMR<31:16>: High Word Used to Form 32-Bit Interval Timerx Register (INTxTMR) bits

REGISTER 17-18: INTxTMRL: INTERVAL TIMERx LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		INTTM	IR<15:8>			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		INTT	/IR<7:0>			
						bit 0
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown
	R/W-0	R/W-0 R/W-0	INTTM R/W-0 R/W-0 R/W-0 INTTM Dit W = Writable bit	INTTMR<15:8> R/W-0 R/W-0 R/W-0 INTTMR<7:0> INTTMR<7:0>	INTTMR<15:8> R/W-0 R/W-0 R/W-0 INTTMR<7:0>	INTTMR<15:8> R/W-0 R/W-0 INTTMR<7:0>

bit 15-0 INTTMR<15:0>: Low Word Used to Form 32-Bit Interval Timerx Register (INTxTMR) bits

REGISTER 17-19: INTxHLDH: INTERVAL TIMERX HOLD HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTHL	D<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTHL	D<23:16>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	
•							

bit 15-0 INTHLD<31:16>: Holding Register for Reading and Writing INTxTMRH bits

REGISTER 17-20: INTxHLDL: INTERVAL TIMERx HOLD LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTHL	.D<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTH	LD<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-0 INTHLD<15:0>: Holding Register for Reading and Writing INTxTMRL bits

18.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Serial Peripheral Interface (SPI)" (DS70005185), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The SPI module is a synchronous serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with the Motorola[®] SPI and SIOP interfaces. The dsPIC33EPXXXGM3XX/6XX/7XX device family offers three SPI modules on a single device. These modules, which are designated as SPI1, SPI2 and SPI3, are functionally identical. Each SPI module includes an eight-word FIFO buffer and allows DMA bus connections. When using the SPI module with DMA, FIFO operation can be disabled.

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1, SPI2 and SPI3. Special Function Registers follow a similar notation. For example, SPIxCON refers to the control register for the SPI1, SPI2 and SPI3 modules.

The SPI1 module uses dedicated pins which allow for a higher speed when using SPI1. The SPI2 and SPI3 modules take advantage of the Peripheral Pin Select (PPS) feature to allow for greater flexibility in pin configuration of these modules, but results in a lower maximum speed. See **Section 33.0** "**Electrical Characteristics**" for more information.

The SPIx serial interface consists of four pins, as follows:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx/FSYNCx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPIx module can be configured to operate with two, three or four pins. In 3-pin mode, SSx is not used. In 2-pin mode, neither SDOx nor SSx is used.

Figure 18-1 illustrates the block diagram of the SPIx module in Standard and Enhanced modes.




FIGURE 18-1: SPIX MODULE BLOCK DIAGRAM

18.1 SPI Helpful Tips

- 1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
 - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
 - b) If FRMPOL = 0, use a pull-up resistor on $\frac{1}{SSx}$.

Note: This insures that the first frame transmission after initialization is not shifted or corrupted.

- 2. In Non-Framed 3-Wire mode (i.e., not using SSx from a master):
 - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
 - b) If CKP = 0, always place a pull-down resistor on \overline{SSx} .
- **Note:** This will insure that during power-up and initialization, the master/slave will not lose sync due to an errant SCK transition that would cause the slave to accumulate data shift errors, for both transmit and receive, appearing as corrupted data.

- 3. FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame Sync pulse is active on the SSx pin, which indicates the start of a data frame.
- Note: Not all third-party devices support Frame mode timing. Refer to the SPIx specifications in Section 33.0 "Electrical Characteristics" for details.
- In Master mode only, set the SMP bit (SPIxCON1<9>) to a '1' for the fastest SPI data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.

To avoid invalid slave read data to the master, the user's master software must ensure enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF Transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPIx Shift register and is empty once the data transmission begins.

18.2 SPI Control Registers

REGISTER 18-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
SPIEN	_	SPISIDL			SPIBEC2	SPIBEC1	SPIBEC0			
bit 15							bit 8			
R/W-0	R/C-0, HS	R/W-0	R/W-0	R/W-0	R/W-0	R-0, HS, HC	R-0, HS, HC			
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF			
bit 7							bit (
Legend:										
R = Readable	bit	W = Writable b	nit	C = Clearabl	e hit					
-n = Value at I		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr				
	re Settable bit	HC = Hardwar	o Cloarablo bit	U = Unimple			IOWIT			
	e Sellable bil	nc – naruwar								
bit 15	SPIEN: SPIX	Enable bit								
bit 15		the module and	configures SCK		$and \overline{SSx}$ as	serial port pins	1			
	0 = Disables			х, овох, ови						
bit 14	Unimplemen	ted: Read as '0	3							
bit 13	SPISIDL: SP	Ix Stop in Idle M	lode bit							
	1 = Discontin	ues the module	operation when	device enters	Idle mode					
	0 = Continue	s the module op	eration in Idle m	node						
bit 12-11	Unimplemented: Read as '0'									
bit 10-8	SPIBEC<2:0	>: SPIx Buffer E	lement Count b	its (valid in En	hanced Buffe	r mode)				
	Master mode Number of SI	<u>:</u> Plx transfers are	pending.							
	Slave mode: Number of SI	Plx transfers are	unread.							
bit 7	SRMPT: SPD	k Shift Register	(SPIxSR) Empty	v bit (valid in E	nhanced Buff	er mode)				
		t register is emp t register is not		send or receiv	ve the data					
bit 6	SPIROV: SPI	Ix Receive Over	flow Flag bit							
		yte/word is com data in the SPI		d and discard	ed; the user	application has	s not read the			
	0 = No overf	low has occurre	d							
bit 5	SRXMPT: SF	Plx Receive FIFO	D Empty bit (vali	d in Enhanced	Buffer mode	e)				
	1 = RX FIFO is empty 0 = RX FIFO is not empty									
h:+ 4 0		. ,								
bit 4-2		SPIx Buffer Inte	-	-		node)				
	111 = Interrupt when the SPIx transmit buffer is full (SPITBF bit is set)									
	 110 = Interrupt when the last bit is shifted into SPIxSR, and as a result, the TX FIFO is empty 101 = Interrupt when the last bit is shifted out of SPIxSR and the transmit is complete 100 = Interrupt when one data is shifted into SPIxSR, and as a result, the TX FIFO has one open 									
		ry location	ly reasive buffe		(F bit is set)					
		ipt when the SP ipt when the SP		•	,					
		ipt when data is				T bit is set)				
	000 = Interru									

REGISTER 18-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

bit 1 SPITBF: SPIx Transmit Buffer Full Status bit

1 = Transmit has not yet started, SPIxTXB is full

0 = Transmit has started, SPIxTXB is empty

Standard Buffer Mode:

Automatically set in hardware when the core writes to the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when the SPIx module transfers data from SPIxTXB to SPIxSR.

Enhanced Buffer Mode:

Automatically set in hardware when the CPU writes to the SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write operation.

bit 0 SPIRBF: SPIx Receive Buffer Full Status bit

1 = Receive is complete, SPIxRXB is full

0 = Receive is incomplete, SPIxRXB is empty

Standard Buffer Mode:

Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when the core reads the SPIxBUF location, reading SPIxRXB.

Enhanced Buffer Mode:

Automatically set in hardware when SPIx transfers data from SPIxSR to the buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_		DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽²⁾	CKP	MSTEN	SPRE2 ⁽³⁾	SPRE1 ⁽³⁾	SPRE0 ⁽³⁾	PPRE1 ⁽³⁾	PPRE0 ⁽³⁾
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
bit 15-13	Unimplemer	nted: Read as '	0'				
bit 12	DISSCK: Dis	able SCKx Pin	bit (SPI Maste	er modes only)			
	1 = Internal S	SPI clock is disa	abled, pin func	tions as I/O			
	0 = Internal S	SPI clock is ena	bled				
bit 11		able SDOx Pin					
		n is not used by n is controlled b		oin functions as	I/O		
bit 10	•	ord/Byte Comm	-	aat hit			
		ication is word-					
		ication is byte-					
bit 9	SMP: SPIx D	ata Input Sam	ole Phase bit				
	Master mode						
		a is sampled at a is sampled at			e		
	<u>Slave mode:</u> SMP must be	e cleared when	SPIx is used i	n Slave mode.			
bit 8		lock Edge Sele					
	1 = Serial ou	tput data chang	jes on transitio	on from active on from Idle clo	clock state to Id	le clock state (r ve clock state (r	refer to bit 6) refer to bit 6)
bit 7		Select Enable				· ·	,
	$1 = \overline{SSx}$ pin is	s used for Slav	e mode				
	$0 = \overline{SSx}$ pin is	s not used by tl	ne module; pir	n is controlled b	y port function		
bit 6	CKP: Clock Polarity Select bit						
		for clock is a h for clock is a lo					
bit 5	MSTEN: Mas	ster Mode Enab	ole bit				
	1 = Master m 0 = Slave mo						
	he CKE bit is not his bit must be cl			Program this bit	to '0' for Fram	ed SPI modes (FRMEN = 1

REGISTER 18-2: SPIxCON1: SPIx CONTROL REGISTER 1

- - 3: Do not set both primary and secondary prescalers to the value of 1:1.

REGISTER 18-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)⁽³⁾ 111 = Secondary prescale 1:1
 - 110 = Secondary prescale 2:1

 - 000 = Secondary prescale 8:1
- bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)⁽³⁾
 - 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- Note 1: The CKE bit is not used in Framed SPI modes. Program this bit to '0' for Framed SPI modes (FRMEN = 1).
 - 2: This bit must be cleared when FRMEN = 1.
 - **3:** Do not set both primary and secondary prescalers to the value of 1:1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL	—	_	_	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	<u> </u>	—			_	FRMDLY	SPIBEN
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15		med SPIx Suppo		_			
			•	cpin is used as	the Frame Sy	nc pulse input/or	utput)
1.11.4.4		SPIx support is o					
bit 14		x Frame Sync F		on Control bit			
		/nc pulse input (/nc pulse output					
bit 13	-	ame Sync Pulse	. ,				
		/nc pulse is activ	,				
		/nc pulse is activ	U U				
bit 12-2	Unimplemen	ted: Read as '0	,				
bit 1	FRMDLY: Fra	ame Sync Pulse	Edge Select	t bit			
		/nc pulse coinci					
	-	/nc pulse preced					
bit 0		x Enhanced Bu		bit			
		d Buffer is enabl		d modo)			
		d Buffer is disab	ieu (Standan	u moue)			

REGISTER 18-3: SPIxCON2: SPIx CONTROL REGISTER 2

19.0 INTER-INTEGRATED CIRCUIT[™] (I²C[™])

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Inter-Integrated Circuit™ (I²C™)" (DS70000195), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGM3XX/6XX/7XX family of devices contains two Inter-Integrated Circuit (I^2C) modules: I2C1 and I2C2.

The I^2C module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface. The I²C module has a 2-pin interface:


- The SCLx pin is clock.
- The SDAx pin is data.

The I^2C module offers the following key features:

- I²C Interface Supporting both Master and Slave modes of Operation.
- I²C Slave mode Supports 7 and 10-Bit Addressing.
- I²C Master mode Supports 7 and 10-Bit Addressing.
- I²C Port Allows Bidirectional Transfers Between Master and Slaves.
- Serial Clock Synchronization for I²C Port can be used as a Handshake Mechanism to Suspend and Resume Serial Transfer (SCLREL control).
- I²C Supports Multi-Master Operation, Detects Bus Collision and Arbitrates Accordingly.
- Intelligent Platform Management Interface (IPMI)
 Support
- System Management Bus (SMBus) Support

dsPIC33EPXXXGM3XX/6XX/7XX

FIGURE 19-1: I2Cx BLOCK DIAGRAM (X = 1 OR 2)



19.1 I²C Control Registers

REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER

REGISTER	19-1: I2CxC	ON: I2Cx CC	ONTROL REG	SISTER						
R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0			
I2CEN	—	I2CSIDL	SCLREL	IPMIEN ⁽¹⁾	A10M	DISSLW	SMEN			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC			
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
bit 7		l					bit			
Legend:		HC = Hardwa	are Clearable bi	t						
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set	:	'0' = Bit is cle		x = Bit is unkr	iown			
bit 15	12CEN: 12Cx	Enable bit								
					and SCLx pins a ed by port funct		ns			
bit 14	Unimplemen	ted: Read as	'0'							
bit 13		x Stop in Idle I								
			peration when o ation in Idle mo		an Idle mode					
bit 12	SCLREL: SC	Lx Release Co	ontrol bit (when	operating as	l ² C™ slave)					
	1 = Releases									
		Lx clock low (clock stretch)							
	If STREN = 1 Bit is R/W (i e		write '∩' to init	iate stretch an	nd write '1' to rel	ease clock) Ha	ardware clea			
	at the beginn	ing of every s	lave data byte	transmission.	Hardware clea	ars at the end	of every slav			
	If STREN = 0				-					
					k). Hardware cl					
L:1 1 1	-				d of every slave		eception.			
bit 11		PMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit ⁽¹⁾ L = IPMI mode is enabled; all addresses are Acknowledged								
	$0 = IPMI \mod$		an addresses a		geu					
bit 10	A10M: 10-Bit	Slave Addres	s bit							
		is a 10-bit slat is a 7-bit slav								
bit 9	DISSLW: Disa	DISSLW: Disable Slew Rate Control bit								
		control is disa control is ena								
bit 8	SMEN: SMBL	us Input Levels	s bit							
	1 = Enables I	-	lds compliant v	vith the SMBu	s specification					
bit 7			e bit (when ope	rating as I ² C s	slave)					
	1 = Enables i reception	interrupt when	a general call	-	eived in the I2C	xRSR (module	is enabled fo			
	0 = General	call address is	disabled							

Note 1: When performing master operations, ensure that the IPMIEN bit is set to '0'.

REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 6	STREN: SCLx Clock Stretch Enable bit (when operating as I ² C slave) Used in conjunction with the SCLREL bit. 1 = Enables software or receives clock stretching 0 = Disables software or receives clock stretching
bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive)
	Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit; hardware clears at the end of the master Acknowledge sequence 0 = Acknowledge sequence is not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	 1 = Enables Receive mode for I²C; hardware clears at the end of the eighth bit of a master receive data byte
	0 = Receive sequence is not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	1 = Initiates Stop condition on SDAx and SCLx pins; hardware clears at the end of a master Stop sequence
	0 = Stop condition is not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	1 = Initiates Repeated Start condition on SDAx and SCLx pins; hardware clears at the end of a master Repeated Start sequence
	0 = Repeated Start condition is not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	1 = Initiates Start condition on SDAx and SCLx pins; hardware clears at the end of a master Start sequence
	0 = Start condition is not in progress

Note 1: When performing master operations, ensure that the IPMIEN bit is set to '0'.

REGISTER 19-2:	I2CxSTAT: I2Cx STATUS REGISTER
----------------	--------------------------------

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
ACKSTAT	TRSTAT	_	—	—	BCL	GCSTAT	ADD10
bit 15							bit 8

R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF
bit 7	<u>.</u>	•					bit 0

Legend:	C = Clearable bit	U = Unimplemented bit, read as '0'		
R = Readable bit	W = Writable bit	HS = Hardware Settable bit	HSC = Hardware Settable/Clearable bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	ACKSTAT: Acknowledge Status bit (when operating as I ² C [™] master, applicable to master transmit operation)
	1 = NACK received from slave
	0 = ACK received from slave
	Hardware sets or clears at the end of a slave Acknowledge.
bit 14	TRSTAT: Transmit Status bit (when operating as I ² C master, applicable to master transmit operation)
	1 = Master transmit is in progress (8 bits + ACK)
	0 = Master transmit is not in progress
	Hardware sets at the beginning of a master transmission. Hardware clears at the end of a slave Acknowledge.
bit 13-11	Unimplemented: Read as '0'
bit 10	BCL: Master Bus Collision Detect bit
	1 = A bus collision has been detected during a master operation0 = No collision
	Hardware sets at detection of a bus collision.
bit 9	GCSTAT: General Call Status bit
	1 = General call address was received
	 0 = General call address was not received Hardware sets when address matches the general call address. Hardware clears at Stop detection.
hit 0	
bit 8	ADD10: 10-Bit Address Status bit 1 = 10-bit address was matched
	0 = 10-bit address was not matched
	Hardware sets at a match of the 2nd byte of a matched 10-bit address. Hardware clears at Stop detection.
bit 7	IWCOL: I2Cx Write Collision Detect bit
	 1 = An attempt to write to the I2CxTRN register failed because the I²C module is busy 0 = No collision
	Hardware sets at an occurrence of a write to I2CxTRN while busy (cleared by software).
bit 6	I2COV: I2Cx Receive Overflow Flag bit
	1 = A byte was received while the I2CxRCV register was still holding the previous byte
	 0 = No overflow Hardware sets at an attempt to transfer I2CxRSR to I2CxRCV (cleared by software).
bit 5	D_A: Data/Address bit (when operating as l^2C slave)
bit 0	1 = Indicates that the last byte received was data
	0 = Indicates that the last byte received was a device address
	Hardware clears at a device address match. Hardware sets by reception of a slave byte.
bit 4	P: Stop bit
	1 = Indicates that a Stop bit has been detected last
	0 = Stop bit was not detected last
	Hardware sets or clears when Start, Repeated Start or Stop is detected.

REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit					
	1 = Indicates that a Start (or Repeated Start) bit has been detected last					
	0 = Start bit was not detected last					
	Hardware sets or clears when Start, Repeated Start or Stop is detected.					
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)					
	1 = Read – indicates data transfer is output from slave					
	0 = Write – indicates data transfer is input to slave					
	Hardware sets or clears after reception of an I ² C device address byte.					
bit 1	RBF: Receive Buffer Full Status bit					
	1 = Receive is complete, I2CxRCV is full					
	0 = Receive is not complete, I2CxRCV is empty					
	Hardware sets when I2CxRCV is written with a received byte. Hardware clears when software reads I2CxRCV.					
bit 0	TBF: Transmit Buffer Full Status bit					
	1 = Transmit is in progress, I2CxTRN is full					
	0 = Transmit is complete, I2CxTRN is empty					
	Hardware sets when software writes to I2CxTRN. Hardware clears at completion of data transmission.					

REGISTER 19-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
—	—	—	_	—	—	AMSK<9:8>		
bit 15					•		bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			AMS	K<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSK<9:0>: Address Mask Select bits

For 10-Bit Address:

1 = Enables masking for bit, Ax, of incoming message address; bit match is not required in this position

0 = Disables masking for bit, Ax; bit match is required in this position

For 7-Bit Address (I2CxMSK<6:0> only):

1 = Enables masking for bit, Ax + 1, of incoming message address; bit match is not required in this position

0 = Disables masking for bit, Ax + 1; bit match is required in this position

NOTES:

20.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGM3XX/6XX/7XX family of devices contains four UART modules.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33EPXXXGM3XX/6XX/7XX device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins, and also includes an IrDA[®] encoder and decoder.

Note: Hardware flow control using UxRTS and UxCTS is not available on all pin count devices. See the "Pin Diagrams" section for availability.


The primary features of the UART module are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or Two Stop Bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 4.375 Mbps to 67 bps at 16x mode at 70 MIPS
- Baud Rates Ranging from 17.5 Mbps to 267 bps at 4x mode at 70 MIPS
- 4-Deep First-In First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-Bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- A Separate Interrupt for All UART Error Conditions
- · Loopback mode for Diagnostic Support
- · Support for Sync and Break Characters
- Support for Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA[®] Support

A simplified block diagram of the UART module is shown in Figure 20-1. The UART module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 20-1: UARTx SIMPLIFIED BLOCK DIAGRAM



© 2013-2014 Microchip Technology Inc.

20.1 UART Helpful Tips

- In multi-node direct connect UART networks, UART receive inputs react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the Idle state, the default of which is logic high (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a Start bit detection and will cause the first byte received, after the device has been initialized, to be invalid. To avoid this situation, the user should use a pullup or pull-down resistor on the RX pin, depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.

2. The first character received on wake-up from Sleep mode, caused by activity on the UxRX pin of the UART module, will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock, relative to the incoming UxRX bit timing, is no longer synchronized, resulting in the first character being invalid. This is to be expected.

20.2 UART Control Registers

REGISTER 20-1: UxMODE: UARTx MODE REGISTER

REGISTER 2		DE: UARTX N					
R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN ⁽¹⁾	—	USIDL	IREN ⁽²⁾	RTSMD	—	UEN1	UEN0
bit 15							bit 8
R/W-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7		10100	O I U U U	Bitteri	. DOLLI	1 DOLLO	bit
Legend:		HC = Hardwa	e Clearable bit	İ			
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15		ARTx Enable bit	(1)				
DIL 15		s enabled; all U		controlled by L	IARTx as defir	ned by UEN<1.	0>
	0 = UARTx is	s disabled; all L					
	is minima						
bit 14	-	ted: Read as '					
bit 13		Tx Stop in Idle I			1		
		nues module op es module opera			le mode		
bit 12		Encoder and De					
		oder and decod					
	0 = IrDA enc	oder and decod	ler are disabled	ł			
bit 11	RTSMD: Mod	le Selection for	UxRTS Pin bit				
		oin is in Simplex oin is in Flow Co					
bit 10	•	ited: Read as '					
bit 9-8	-	JARTx Pin Enat					
	11 = UxTX, U	JxRX and BCLK	x pins are enat	oled and used;	UxCTS pin is o	controlled by P	ORT latches
		JxRX, <u>UxCTS</u> a					
		JxRX and UxRT nd UxRX pins a					
	PORT la		ire enabled and	u usea, uxu ra		SOLKX pins are	
bit 7	WAKE: Wake	e-up on Start bit	Detect During	Sleep Mode E	nable bit		
		ontinues to san			generated on	the falling edge	; bit is cleare
		are on the follow	ving rising edge	e			
1.1.0		-up is enabled		••			
bit 6		ARTx Loopback		IT			
		Loopback mode k mode is disab					
Note 1: Re	fer to the "dsPIC	C33/PIC24 Fam	ilv Reference M	lanual", " Unive	rsal Asvnchro	onous Receive	er Transmitte
	ART) " (DS7000						
2: Th	is feature is only	y available for t	he 16x BRG m	ode (BRGH = 0	D).		
	is feature is only	-		in devices.			
1. Th	ia faatura ja ank	y available on 6	1 nin daviaga				

4: This feature is only available on 64-pin devices.

REGISTER 20-1: UxMODE: UARTx MODE REGISTER (CONTINUED)

bit 5	ABAUD: Auto-Baud Enable bit
	 1 = Enables baud rate measurement on the next character – requires reception of a Sync field (55h) before other data; cleared in hardware upon completion 0 = Baud rate measurement is disabled or has completed
bit 4	URXINV: UARTx Receive Polarity Inversion bit
	1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit
	1 = Two Stop bits 0 = One Stop bit

- Note 1: Refer to the "dsPIC33/PIC24 Family Reference Manual", "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) for information on enabling the UART module for receive or transmit operation.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).
 - **3:** This feature is only available on 44-pin and 64-pin devices.
 - 4: This feature is only available on 64-pin devices.

REGISTER 20-2:	UxSTA: UARTx STATUS AND CONTROL REGISTER	

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7					•		bit 0

Legend:	C = Clearable bit	HC = Hardware Clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15,13 UTXISEL<1:0>: UARTx Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR), and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)
- bit 14 UTXINV: UARTx Transmit Polarity Inversion bit

If IREN = 0:
1 = UxTX Idle state is '0'

0 = UxTX Idle state is '1'

- If IREN = 1:

 1 = IrDA encoded UxTX Idle state is '1'

 0 = IrDA encoded UxTX Idle state is '0'

 bit 12
 Unimplemented: Read as '0'

 bit 11
 UTXBRK: UARTx Transmit Break bit

 1 = Sends Sync Break on next transmission Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion

 0 = Sync Break transmission is disabled or has completed

 bit 10
 UTXEN: UARTx Transmit Enable bit⁽¹⁾

 1 = Transmit is enabled, UxTX pin is controlled by UARTx
 - 0 = Transmit is disabled, any pending transmission is aborted and the buffer is reset; UxTX pin is controlled by the PORT
- bit 9 UTXBF: UARTx Transmit Buffer Full Status bit (read-only)
 - 1 = Transmit buffer is full
 - 0 = Transmit buffer is not full, at least one more character can be written
- bit 8 **TRMT:** Transmit Shift Register Empty bit (read-only)
 - 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)
 - 0 = Transmit Shift Register is not empty, a transmission is in progress or queued
- bit 7-6 URXISEL<1:0>: UARTx Receive Interrupt Mode Selection bits
 - 11 = Interrupt is set on UxRSR transfer, making the receive buffer full (i.e., has 4 data characters)
 - 10 = Interrupt is set on UxRSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters)
 - 0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer; receive buffer has one or more characters
- Note 1: Refer to the "dsPIC33/PIC24 Family Reference Manual", "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) for information on enabling the UART module for transmit operation.

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect 0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed; clearing a previously set OERR bit (1 → 0 transition) resets the receive buffer and the UxRSR to the empty state
bit 0	URXDA: UARTx Receive Buffer Data Available bit (read-only)
	1 = Receive buffer has data, at least one more character can be read0 = Receive buffer is empty

Note 1: Refer to the "dsPIC33/PIC24 Family Reference Manual", "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) for information on enabling the UART module for transmit operation.

21.0 CONTROLLER AREA NETWORK (CAN) MODULE (dsPIC33EPXXXGM6XX/7XX DEVICES ONLY)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Enhanced Controller Area Network (ECAN™)" (DS70353), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

21.1 Overview

The Controller Area Network (CAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/ protocol was designed to allow communications within noisy environments. The dsPIC33EPXXXGM6XX/7XX devices contain two CAN modules.


The CAN module is a communication controller, implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details. The CAN module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and Extended Data Frames
- 0-8 Bytes of Data Length
- Programmable Bit Rate, up to 1 Mbit/sec
- Automatic Response to Remote Transmission Requests
- Up to 8 Transmit Buffers with Application Specified Prioritization and Abort Capability (each buffer can contain up to 8 bytes of data)
- Up to 32 Receive Buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 Full (Standard/Extended Identifier) Acceptance Filters
- Three Full Acceptance Filter Masks
- DeviceNet[™] Addressing Support
- Programmable Wake-up Functionality with Integrated Low-Pass Filter
- Programmable Loopback mode supports Self-Test Operation
- Signaling via Interrupt Capabilities for all CAN Receiver and Transmitter Error States
- · Programmable Clock Source
- Programmable Link to Input Capture 2 (IC2) module for Timestamping and Network Synchronization
- · Low-Power Sleep and Idle modes

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

dsPIC33EPXXXGM3XX/6XX/7XX

FIGURE 21-1: CANX MODULE BLOCK DIAGRAM



21.2 Modes of Operation

The CANx module can operate in one of several operation modes selected by the user. These modes include:

- · Initialization mode
- · Disable mode
- Normal Operation mode
- · Listen Only mode
- Listen All Messages mode
- · Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CxCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CxCTRL1<7:5>). The module does not change the mode and the OPMODEx bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

21.3 CAN Control Registers

REGISTER 21-1: CxCTRL1: CANx CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	
—	—	CSIDL	ABAT	CANCKS	REQOP2	REQOP1	REQOP0	
bit 15							bit 8	
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0	
OPMODE2	OPMODE1	OPMODE0	_	CANCAP	—		WIN	
bit 7	•			•			bit 0	
Legend:								
R = Readable I	bit	W = Writable b	pit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown		
bit 15-14	Unimplemen	ted: Read as '0)'					

	I
bit 13	CSIDL: CANx Stop in Idle Mode bit
	1 = Discontinues module operation when device enters Idle mode
	0 = Continues module operation in Idle mode
bit 12	ABAT: Abort All Pending Transmissions bit
	1 = Signals all transmit buffers to abort transmission
	0 = Module will clear this bit when all transmissions are aborted
bit 11	CANCKS: CANx Module Clock (FCAN) Source Select bit
	1 = FCAN is equal to 2 * FP
	0 = FCAN is equal to FP
bit 10-8	REQOP<2:0>: Request Operation Mode bits
	111 = Set Listen All Messages mode
	110 = Reserved 101 = Reserved
	100 = Set Configuration mode
	011 = Set Listen Only mode
	010 = Set Loopback mode
	001 = Set Disable mode
	000 = Set Normal Operation mode
bit 7-5	OPMODE<2:0>: Operation Mode bits
	111 = Module is in Listen All Messages mode
	110 = Reserved 101 = Reserved
	100 = Module is in Configuration mode
	011 = Module is in Listen Only mode
	010 = Module is in Loopback mode
	001 = Module is in Disable mode
	000 = Module is in Normal Operation mode
bit 4	Unimplemented: Read as '0'
bit 3	CANCAP: CANx Message Receive Timer Capture Event Enable bit
	1 = Enables input capture based on CAN message receive
	0 = Disables CAN capture
bit 2-1	Unimplemented: Read as '0'
bit 0	WIN: SFR Map Window Select bit
	1 = Uses filter window
	0 = Uses buffer window

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	_	_	_	_		_
bit 15					ı		bit 8
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
—	—	—			DNCNT<4:0>		
bit 7	bi						bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set	'1' = Bit is set		'0' = Bit is cleared		iown
bit 15-5	Unimplemen	ted: Read as 'o	כ'				
bit 4-0	DNCNT<4:0>	: DeviceNet™	Filter Bit Num	iber bits			
	10010-11111	L = Invalid sele	ction				
	10001 = Com	npare up to Dat	a Byte 3, bit 6	with EID<17>	•		
•							
	•						
	•						
	00001 = Compare up to Data Byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes						

REGISTER 21-2: CxCTRL2: CANx CONTROL REGISTER 2

						D 0				
U-0	U-0	U-0	R-0		R-0		R-0			
	_	—	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0			
bit 15							bit 8			
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0			
_	ICODE6	ICODE5	ICODE4	ICODE3	ICODE2	ICODE1	ICODE0			
bit 7						1	bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-13	Unimplemen	ted: Read as '	0'							
bit 12-8	FILHIT<4:0>:	Filter Hit Num	ber bits							
	10000-11111	= Reserved								
	01111 = Filte	r 15								
	•									
		00001 = Filter 1 00000 = Filter 0								
bit 7	Unimplemen	ted: Read as '	0'							
bit 6-0	ICODE<6:0>: Interrupt Flag Code bits									
	1000101-1111111 = Reserved 1000100 = FIFO almost full interrupt 1000011 = Receiver overflow interrupt 1000010 = Wake-up interrupt									
	1000010 = W 1000001 = E 1000000 = N	rror interrupt	ρι							
	•									
	•									
	• 0010000-0111111 = Reserved 0001111 = RB15 buffer interrupt									
	•									
	0001000 = R 0000111 = T 0000110 = T	B9 buffer inter B8 buffer inter RB7 buffer inte RB6 buffer inte	rupt errupt errupt							
	0000100 = T 0000011 = T 0000010 = T	RB5 buffer inte RB4 buffer inte RB3 buffer inte RB2 buffer inte RB1 buffer inte	errupt errupt errupt							
		RB0 buffer inte								

REGISTER 21-3: CxVEC: CANx INTERRUPT CODE REGISTER

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
DMABS2	DMABS1	DMABS0				_	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			FSA4	FSA3	FSA2	FSA1	FSA0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at POR (1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 12-5 bit 4-0	FSA<4:0>: FI 11111 = Rec 11110 = Rec • • • • 00001 = Tran	ers in RAM ers in RAM ers in RAM ers in RAM rs in RAM rs in RAM	with Buffer b 1 0 uffer TRB1	its			

REGISTER 21-4: CxFCTRL: CANx FIFO CONTROL REGISTER

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—		FBP5	FBP4	FBP3	FBP2	FBP1	FBP0
oit 15	•					•	bit 8
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	—	FNRB5	FNRB4	FNRB3	FNRB2	FNRB1	FNRB0
bit 7							bit (
Legend: P = Peadabl	e hit	\// = \//ritable	hit	U = Unimplen	nented hit rea	d as '0'	
R = Readable bitW = Writable bit-n = Value at POR'1' = Bit is set				'0' = Bit is clea		x = Bit is unkr	
	I = Value at POR I = Bit is set				areu		IOWIT
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8	-	IFO Buffer Poir					
	011111 = RE						
	011110 = RE	330 buffer					
	•						
	•						
	•						
	000001 = TR 000000 = TR						
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5-0	FNRB<5:0>:	FIFO Next Rea	ad Buffer Poir	nter bits			
	011111 = RE	331 buffer					
	011110 = RE	330 buffer					
	•						
	•						
	• 000001 = TR						

REGISTER 21-5: CxFIFO: CANx FIFO STATUS REGISTER

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_		ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN
bit 15							bit 8
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
IVRIF	WAKIF	ERRIF	—	FIFOIF	RBOVIF	RBIF	TBIF
bit 7							bit 0
		0		1			
Legend: R = Readable	b :4		-		n to clear the bit		
-n = Value at F		W = Writable '1' = Bit is set		0 = Unimple 0' = Bit is cle	mented bit, read	x = Bit is unki	
	-OK	I – DILIS SEL			areu	x – Dit is uliki	IOWIT
bit 15-14	Unimplemen	ted: Read as '	י)				
bit 13	-	mitter in Error S		bit			
		er is in Bus Off					
	0 = Transmitte	er is not in Bus	Off state				
bit 12	TXBP: Transr	mitter in Error S	State Bus Pas	sive bit			
		er is in Bus Pa					
L:1 44		er is not in Bus					
bit 11		ver in Error Sta is in Bus Passi		/e dit			
		is not in Bus Passi					
bit 10		nsmitter in Erro		na bit			
		er is in Error W		5			
	0 = Transmitte	er is not in Erro	or Warning sta	ite			
bit 9	RXWAR: Rec	eiver in Error S	State Warning	bit			
		is in Error War					
h # 0		is not in Error \	•	Ctata Manaina	b :4		
bit 8		nsmitter or Rec er or receiver is		•	DIT		
		er or receiver is					
bit 7		Message Inter		5			
		request has occ					
	•	request has not					
bit 6		Wake-up Activi	, ,	ag bit			
		request has occ					
hit E	-	request has not		ouroop in CvIN	TE<12.95 ragio	tor)	
bit 5		request has occ		Jurces in Cxin	TF<13:8> regis	ler)	
		request has not					
bit 4	•	ted: Read as '					
bit 3	-	Almost Full In		it			
	1 = Interrupt r	equest has occ	curred				
		request has not					
bit 2		Buffer Overflow	•	ig bit			
		request has occ					
	0 = interrupt r	request has not	occurred				

REGISTER 21-6: CXINTF: CANX INTERRUPT FLAG REGISTER

REGISTER 21-6: CxINTF: CANx INTERRUPT FLAG REGISTER (CONTINUED)

bit 1	RBIF: RX Buffer Interrupt Flag bit
	 Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	TBIF: TX Buffer Interrupt Flag bit
	 I = Interrupt request has occurred
	O = Interrupt request has not accurred.

0 = Interrupt request has not occurred

REGISTER 21-7: CxINTE: CANx INTERRUPT ENABLE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	IVRIE: Invalid Message Interrupt Enable bit
	 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 6	WAKIE: Bus Wake-up Activity Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 5	ERRIE: Error Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 4	Unimplemented: Read as '0'
bit 3	FIFOIE: FIFO Almost Full Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 2	RBOVIE: RX Buffer Overflow Interrupt Enable bit
	 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 1	RBIE: RX Buffer Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 0	TBIE: TX Buffer Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled

REGISTER 21-8: CxEC: CANx TRANSMIT/RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
TERRCNT7	TERRCNT6	TERRCNT5	TERRCNT4	TERRCNT3	TERRCNT2	TERRCNT1	TERRCNT0
bit 15							bit 8

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
RERRCNT7	RERRCNT6	RERRCNT5	RERRCNT4	RERRCNT3	RERRCNT2	RERRCNT1	RERRCNT0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 TERRCNT<7:0>: Transmit Error Count bits

bit 7-0 **RERRCNT<7:0>:** Receive Error Count bits

REGISTER 21-9: CxCFG1: CANx BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
			<u> </u>			<u> </u>	0-0
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 15-8	Unimplemer	ted: Read as '	0'				
bit 7-6	SJW<1:0>: S	Synchronization	Jump Width	bits			
	11 = Length	is 4 x Tq					
	10 = Length	is 3 x Tq					
	01 = Length						
	00 = Length	is 1 x Tq					
bit 5-0	BRP<5:0>: E	Baud Rate Pres	caler bits				
	11 1111 = T	⁻ Q = 2 x 64 x 1/l	FCAN				
	•						
	•						
	•						
		$Q = 2 \times 3 \times 1/F_0$					
	00 0001 = T	⁻ Q = 2 x 3 x 1/F(⁻ Q = 2 x 2 x 1/F(⁻ Q = 2 x 1 x 1/F(CAN				

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x					
	WAKFIL	_	_		SEG2PH2	SEG2PH1	SEG2PH0					
bit 15							bit 8					
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x					
SEG2PHTS	S SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0					
bit 7							bit (
Legend:												
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15	Unimplemer	nted: Read as ')'									
bit 14	WAKFIL: Se	lect CAN Bus L	ne Filter for V	/ake-up bit								
		N bus line filter										
		line filter is not		e-up								
bit 13-11	Unimplemer	nted: Read as ')'									
bit 10-8	SEG2PH<2:0>: Phase Segment 2 bits											
	111 = Length is 8 x Tq											
	•											
	•											
	000 = Lengt ł	h is 1 x Tq										
bit 7		Phase Segmer	nt 2 Time Sele	ct bit								
	1 = Freely pr 0 = Maximun		oits or Informa	tion Processin	g Time (IPT), w	/hichever is gre	ater					
bit 6	SAM: Sampl	0 = Maximum of SEG1PHx bits or Information Processing Time (IPT), whichever is greater SAM: Sample of the CAN Bus Line bit										
	 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 											
		-	-	e point								
bit 5-3		0>: Phase Segr	nent 1 bits									
	•	111 = Length is 8 x TQ										
	•											
	•											
	000 = Length											
bit 2-0		>: Propagation	Time Segmen	t bits								
	111 = Lengt	n IS 8 X I Q										
	•											
	•											
	• • • 000 = Lengtł											

REGISTER 21-11: CxFEN1: CANx ACCEPTANCE FILTER ENABLE REGISTER 1

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
			FLTE	N<15:8>				
bit 15							bit 8	
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
			FLTE	N<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				d as '0'			
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		

bit 15-0

FLTEN<15:0>: Enable Filter n to Accept Messages bits

1 = Enables Filter n

0 = Disables Filter n

REGISTER 21-12: CxBUFPNT1: CANx FILTERS 0-3 BUFFER POINTER REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3BP3	F3BP2	F3BP1	F3BP0	F2BP3	F2BP2	F2BP1	F2BP0
bit 15	•	•	•		•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F1BP3	F1BP2	F1BP1	F1BP0	F0BP3	F0BP2	F0BP1	F0BP0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
R = Readabl	e bit	W = Writable	bit	U = Unimplei	mented bit, read	1 as '0'	
R = Readabl -n = Value at		W = Writable '1' = Bit is set		U = Unimpler '0' = Bit is cle	,	l as '0' x = Bit is unkr	nown
-n = Value at	POR	'1' = Bit is set	t	ʻ0' = Bit is cle	,		nown
	F3BP<3:0>:	'1' = Bit is set RX Buffer Mas	t k for Filter 3 b	ʻ0' = Bit is cle	,		nown
-n = Value at	F3BP<3:0>: 1111 = Filter	'1' = Bit is set RX Buffer Mas hits received in	t k for Filter 3 b n RX FIFO bu	ʻ0' = Bit is cle its ffer	,		nown
-n = Value at	F3BP<3:0>: 1111 = Filter	'1' = Bit is set RX Buffer Mas	t k for Filter 3 b n RX FIFO bu	ʻ0' = Bit is cle its ffer	,		nown
-n = Value at	F3BP<3:0>: 1111 = Filter	'1' = Bit is set RX Buffer Mas hits received in	t k for Filter 3 b n RX FIFO bu	ʻ0' = Bit is cle its ffer	,		iown
-n = Value at	F3BP<3:0>: 1111 = Filter	'1' = Bit is set RX Buffer Mas hits received in	t k for Filter 3 b n RX FIFO bu	ʻ0' = Bit is cle its ffer	,		nown
-n = Value at	F3BP<3:0>: 1111 = Filter 1110 = Filter 0001 = Filter	'1' = Bit is set RX Buffer Mas hits received in hits received in hits received in	k for Filter 3 b n RX FIFO bu n RX Buffer 14 n RX Buffer 1	ʻ0' = Bit is cle its ffer	,		nown
-n = Value at bit 15-12	F3BP<3:0>: 1111 = Filter 1110 = Filter	'1' = Bit is set RX Buffer Mas hits received in hits received in hits received in hits received in	k for Filter 3 b n RX FIFO bur n RX Buffer 14 n RX Buffer 1 n RX Buffer 0	'0' = Bit is cle its ffer ↓	ared	x = Bit is unkr	nown
-n = Value at	F3BP<3:0>: 1111 = Filter 1110 = Filter	'1' = Bit is set RX Buffer Mas hits received in hits received in hits received in hits received in	k for Filter 3 b n RX FIFO bur n RX Buffer 14 n RX Buffer 1 n RX Buffer 0	'0' = Bit is cle its ffer ↓	,	x = Bit is unkr	nown
-n = Value at bit 15-12	F3BP<3:0>: 1111 = Filter 1110 = Filter 0001 = Filter 0000 = Filter F2BP<3:0>:	'1' = Bit is set RX Buffer Mas hits received in hits received in hits received in hits received in RX Buffer Mas	k for Filter 3 b n RX FIFO bur n RX Buffer 14 n RX Buffer 1 n RX Buffer 0 k for Filter 2 b	'0' = Bit is cle its ffer its (same value	ared	x = Bit is unkr	nown

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F7BP3	F7BP2	F7BP1	F7BP0	F6BP3	F6BP2	F6BP1	F6BP0		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F5BP3	F5BP2	F5BP1	F5BP0	F4BP3	F4BP2	F4BP1	F4BP0		
bit 7							bit 0		
[
Legend:									
R = Readable	e bit	W = Writable bit		U = Unimpler	mented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-12		RX Buffer Masl							
		hits received in		-					
	1110 = Filter	10 = Filter hits received in RX Buffer 14							
	•								
	•								
	0001 = Filter	hits received in	NRX Buffer 1						
	0000 = Filter	hits received in	n RX Buffer 0						
bit 11-8	F6BP<3:0>:	RX Buffer Masl	k for Filter 6 b	oits (same value	es as bits 15-12				
bit 7-4	F5BP<3:0>:	RX Buffer Masl	k for Filter 5 b	oits (same value	es as bits 15-12)			

REGISTER 21-13: CxBUFPNT2: CANx FILTERS 4-7 BUFFER POINTER REGISTER 2

REGISTER 21-14: CxBUFPNT3: CANx FILTERS 8-11 BUFFER POINTER REGISTER 3

F4BP<3:0>: RX Buffer Mask for Filter 4 bits (same values as bits 15-12)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F11BP3	F11BP2	F11BP1	F11BP0	F10BP3	F10BP2	F10BP1	F10BP0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F9BP3	F9BP2	F9BP1	F9BP0	F8BP3	F8BP2	F8BP1	F8BP0
bit 7	·						bit 0
Logond							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12	F11BP<3:0>: RX Buffer Mask for Filter 11 bits 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14 •
	0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0
bit 11-8	F10BP<3:0>: RX Buffer Mask for Filter 10 bits (same values as bits 15-12)
bit 7-4	F9BP<3:0>: RX Buffer Mask for Filter 9 bits (same values as bits 15-12)
bit 3-0	F8BP<3:0>: RX Buffer Mask for Filter 8 bits (same values as bits 15-12)

© 2013-2014 Microchip Technology Inc.

bit 3-0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F15BP3	F15BP2	F15BP1	F15BP0	F14BP3	F14BP2	F14BP1	F14BP0
bit 15				·			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F13BP3	F13BP2	F13BP1	F13BP0	F12BP3	F12BP2	F12BP1	F12BP0
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set	1' = Bit is set '0' = Bit is cleared x = Bit is unkno		nown		

REGISTER 21-15: CxBUFPNT4: CANx FILTERS 12-15 BUFFER POINTER REGISTER 4

bit 15-12	F15BP<3:0>: RX Buffer Mask for Filter 15 bits 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14
	•
	•
	0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0
bit 11-8	F14BP<3:0>: RX Buffer Mask for Filter 14 bits (same values as bits 15-12)
bit 7-4	F13BP<3:0>: RX Buffer Mask for Filter 13 bits (same values as bits 15-12)
bit 3-0	F12BP<3:0>: RX Buffer Mask for Filter 12 bits (same values as bits 15-12)

REGISTER 21-16: CxRXFnSID: CANx ACCEPTANCE FILTER n STANDARD IDENTIFIER REGISTER (n = 0-15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							bit 8
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SIDO		EXIDE		EID17	EID16
bit 7	_						bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 4	0 = Message	e address bit, SI e address bit, SI nted: Read as '	Dx, must be '				
bit 3	If MIDE = 1: 1 = Matches	nded Identifier I only messages only messages DE bit.	with Extende				
bit 2	Unimpleme	nted: Read as '	0'				
bit 1-0	EID<17:16>:	Extended Iden	tifier bits				
	•	e address bit, El e address bit, El					

REGISTER 21-17: CxRXFnEID: CANx ACCEPTANCE FILTER n EXTENDED IDENTIFIER REGISTER (n = 0-15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID	<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID)<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Message address bit, EIDx, must be '1' to match filter

0 = Message address bit, EIDx, must be '0' to match filter

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
F7MSK1	F7MSK0	F6MSK1	F6MSK0	F5MSK1	F5MSK0	F4MSK1	F4MSK0			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
F3MSK1	F3MSK0	F2MSK1	F2MSK0	F1MSK1	F1MSK0	F0MSK1	F0MSK0			
bit 7							bit 0			
Legend:										
R = Readable bit		W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-14	F7MSK<1:0>: Mask Source for Filter 7 bit									
	11 = Reserved									
	•	nce Mask 2 reg	•							
		nce Mask 1 reg	•							
	•	nce Mask 0 reg								
bit 13-12	F6MSK<1:0>	: Mask Source	for Filter 6 bit	(same values	as bits 15-14)					
bit 11-10	F5MSK<1:0>	: Mask Source	for Filter 5 bit	(same values	as bits 15-14)					
bit 9-8	F4MSK<1:0>	: Mask Source	for Filter 4 bit	(same values	as bits 15-14)					
bit 7-6	F3MSK<1:0>	: Mask Source	for Filter 3 bit	(same values	as bits 15-14)					
bit 5-4	F2MSK<1:0>	F2MSK<1:0>: Mask Source for Filter 2 bit (same values as bits 15-14)								

F1MSK<1:0>: Mask Source for Filter 1 bit (same values as bits 15-14)

FOMSK<1:0>: Mask Source for Filter 0 bit (same values as bits 15-14)

REGISTER 21-18: CxFMSKSEL1: CANx FILTERS 7-0 MASK SELECTION REGISTER 1

bit 3-2

bit 1-0

REGISTER 21-19: CxFMSKSEL2: CANx FILTERS 15-8 MASK SELECTION REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F15MSK1	F15MSK0	F14MSK1	F14MSK0	F13MSK1	F13MSK0	F12MSK1	F12MSK0
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F11MSK1	F11MSK0	F10MSK1	F10MSK0	F9MSK1	F9MSK0	F8MSK1	F8MSK0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	F15MSK<1:0>: Mask Source for Filter 15 bit 11 = Reserved 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask 00 = Acceptance Mask 0 registers contain mask
bit 13-12	F14MSK<1:0>: Mask Source for Filter 14 bit (same values as bits 15-14)
bit 11-10	F13MSK<1:0>: Mask Source for Filter 13 bit (same values as bits 15-14)
bit 9-8	F12MSK<1:0>: Mask Source for Filter 12 bit (same values as bits 15-14)
bit 7-6	F11MSK<1:0>: Mask Source for Filter 11 bit (same values as bits 15-14)
bit 5-4	F10MSK<1:0>: Mask Source for Filter 10 bit (same values as bits 15-14)
bit 3-2	F9MSK<1:0>: Mask Source for Filter 9 bit (same values as bits 15-14)
bit 1-0	F8MSK<1:0>: Mask Source for Filter 8 bit (same values as bits 15-14)

REGISTER 21-20: CxRXMnSID: CANx ACCEPTANCE FILTER MASK n STANDARD IDENTIFIER REGISTER (n = 0-2)

		-								
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3			
bit 15							bit 8			
	5444									
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x			
SID2	SID1	SID0		MIDE		EID17	EID16			
bit 7							bit C			
Legend:										
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkr	າown			
bit 15-5	SID<10:0>: Standard Identifier bits									
	 Includes bit, SIDx, in filter comparison Bit, SIDx, is a don't care in filter comparison 									
bit 4	Unimplemer	ted: Read as '	0'							
bit 3	MIDE: Identif	MIDE: Identifier Receive Mode bit								
	1 = Matches the filter	1 = Matches only message types (standard or extended address) that correspond to the EXIDE bit in the filter								
					ge if filters matcl (/EIDx) = (Mess)			
bit 2	Unimplemer	Unimplemented: Read as '0'								
bit 1-0	 EID<17:16>: Extended Identifier bits 1 = Includes bit, EIDx, in filter comparison 0 = Bit, EIDx, is a don't care in filter comparison 									

REGISTER 21-21: CxRXMnEID: CANx ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER REGISTER (n = 0-2)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID	<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Includes bit, EIDx, in filter comparison

0 = Bit, EIDx, is a don't care in filter comparison

REGISTER 21-22: CxRXFUL1: CANx RECEIVE BUFFER FULL REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
			RXFUL	<15:8>			
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
			RXFU	L<7:0>			
bit 7							bit 0
							,
Legend:		C = Writable	oit, but only '0'	can be written	to clear the bit		

Legend:	C = Writable bit, but only '0'	can be written to clear the bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (cleared by user software)

REGISTER 21-23: CxRXFUL2: CANx RECEIVE BUFFER FULL REGISTER 2

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
			RXFU	_<31:24>			
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
			RXFU	_<23:16>			
bit 7							bit 0
Legend:		C = Writable b	it, but only '()' can be written	to clear the bi	it	
R = Readable	bit	W = Writable b	oit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at P	POR	'1' = Bit is set	' = Bit is set '0' = Bit is cleared x = Bit is unknown				

bit 15-0

RXFUL<31:16>: Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (cleared by user software)

REGISTER 21-24: CxRXOVF1: CANx RECEIVE BUFFER OVERFLOW REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
			RXOV	F<15:8>			
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
			RXO	/F<7:0>			
bit 7							bit 0
Legend:		C = Writable b	oit, but only '()' can be written	to clear the b	it	
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown							nown

bit 15-0 **RXOVF<15:0>:** Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition (cleared by user software)

REGISTER 21-25: CxRXOVF2: CANx RECEIVE BUFFER OVERFLOW REGISTER 2

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
			RXOV	<31:24>			
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
			RXOV	<23:16>			
bit 7							bit 0
Legend:		C = Writable I	bit, but only 'C	' can be written	to clear the bi	t	
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						nown	
•							

bit 15-0 RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition (cleared by user software)

REGISTER 21-26: CxTRmnCON: CANx TX/RX BUFFER mn CONTROL REGISTER (m = 0,2,4,6; n = 1,3,5,7)

	(11 – 0	,2,4,0, 11 – 1,	5,5,7						
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPRI1	TXnPRI0		
bit 15							bit 8		
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPRI1	TXmPRI0		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-8		n for bits 7-0, co		n					
bit 7	TXENm: TX/RX Buffer Selection bit								
		RBn, is a transn RBn, is a receiv							
bit 6	0 = Buffer, TRBn, is a receive buffer TXABTm: Message Aborted bit ⁽¹⁾								
	1 = Message	•							
		completed trar	smission succ	cessfully					
bit 5	TXLARBm: N	Message Lost A	Arbitration bit ⁽¹)					
	•	lost arbitration	•						
	•	did not lose ar		•					
bit 4		ror Detected D							
		or occurred wh or did not occu							
bit 3				ssaye was bei	ng sent				
DIL J		XREQm: Message Send Request bit = Requests that a message be sent; the bit automatically clears when the message is successfully sent							
		the bit to '0' wh				e message is su	locostally set		
bit 2	RTRENm: Au	uto-Remote Tra	insmit Enable	bit					
	1 = When a r	emote transmit	is received, T	XREQx will be	e set				
	0 = When a r	emote transmit	is received, T	XREQx will be	unaffected				
bit 1-0		>: Message Tra		iority bits					
		message priori							
		ermediate mess ermediate mess							
		message priori	• • •						
Note 1. Th	his bit is cleared		-						
	IIS DIL IS CIEdieu		13 301.						

Note 1: This bit is cleared when TXREQx is set.

Note: The buffers, SIDx, EIDx, DLCx, Data Field, and Receive Status registers, are located in DMA RAM.

21.4 CAN Message Buffers

CAN Message Buffers are part of RAM memory. They are not CAN Special Function Registers. The user application must directly write into the RAM area that is configured for CAN Message Buffers. The location and size of the buffer area is defined by the user application.

BUFFER 21-1: CANx MESSAGE BUFFER WORD 0

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x							
_	—	—	SID10	SID9	SID8	SID7	SID6							
bit 15							bit 8							
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x							
SID5	SID4	SID3	SID2	SID1	SID0	SRR	IDE							
bit 7							bit 0							
Legend:														
R = Readable bit W = Writable bit		bit	U = Unimpler	mented bit, read	d as '0'									
-n = Value at POR '1' = Bit		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown							
bit 15-13	Unimplemen	ted: Read as '	0'											
bit 12-2	SID<10:0>: S	Standard Identif	ier bits											
bit 1	SRR: Substit	ute Remote Re	quest bit											
	When IDE =	0:												
		will request rer	note transmis	sion										
	0 = Normal m	nessage												
	When IDE = :													
	The SRR bit	must be set to '	1'.											
bit 0	IDE: Extende	d Identifier bit												
	•	will transmit ar												
	0 = Message	will transmit a	Standard Ider	ntifier			0 = Message will transmit a Standard Identifier							

BUFFER 21-2: CANx MESSAGE BUFFER WORD 1

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
		—			EID	<17:14>	
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID	<13:6>			
bit 7							bit (
Legend:							
R = Readable bit W = Writa		W = Writable	bit U = Unimplemented		nented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknowr			nown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15							bit 8
			D 444	D 44/	D 444	D 444	D 44/
U-x	U-x	U-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_			RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-10	EID<5:0>: E	xtended Identifi	er bits				
bit 9	RTR: Remot	e Transmission	Request bit				
	When IDE =	1:					
	-	will request rei	mote transmis	ssion			
	0 = Normal n	•					
	When IDE = The RTR bit						
bit 8	RB1: Reserv	-					
	User must se	et this bit to '0' p	er CAN proto	ocol.			
bit 7-5	Unimplemer	nted: Read as '	0'				
bit 4	RB0: Reserv	ved Bit 0					
	User must se	et this bit to '0' p	er CAN proto	ocol.			

BUFFER 21-3: CANx MESSAGE BUFFER WORD 2

bit 3-0	DLC<3:0>: Data Length Code bits

BUFFER 21-4: CANx MESSAGE BUFFER WORD 3

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	1<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	0<7:0>			
bit 7							bit C
Legend:							
R = Readable bi	R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'			
-n = Value at PC	R	'1' = Bit is set		'0' = Bit is cleared x = Bit is unkr		nown	

bit 15-8 Byte 1<15:8>: CANx Message Byte 1

bit 7-0 Byte 0<7:0>: CANx Message Byte 0

BUFFER 21-5: CANx MESSAGE BUFFER WORD 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	3<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	2<7:0>			
bit 7							bit 0
Legend:							
-	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
		x = Bit is unkı	nown				

bit 15-8 Byte 3<15:8>: CANx Message Byte 3

bit 7-0 Byte 2<7:0>: CANx Message Byte 2

BUFFER 21-6: CANx MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	5<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	4<7:0>			
bit 7						bit 0	
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 7-0 Byte 4<7:0>: CANx Message Byte 4

BUFFER 21-7: CANx MESSAGE BUFFER WORD 6

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	7<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_			Byte	6<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = U			U = Unimpler	U = Unimplemented bit, read as '0'			
-n = Value at P	POR	'1' = Bit is set	et '0' = Bit is cleared x = Bit is unknow			nown	

bit 15-8 Byte 7<15:8>: CANx Message Byte 7

bit 7-0 Byte 6<7:0>: CANx Message Byte 6

BUFFER 21-8: CANx MESSAGE BUFFER WORD 7

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—			FILHIT<4:0>(1)	
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	_	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	FILHIT<4:0>: Filter Hit Code bits ⁽¹⁾
	Encodes number of filter that resulted in writing this buffer.
bit 7-0	Unimplemented: Read as '0'

Note 1: Only written by module for receive buffers, unused for transmit buffers.

NOTES:

22.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Charge Time Measurement Unit (CTMU)" (DS70661), which is available on the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Charge Time Measurement Unit is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. Its key features include:


- · Four edge input trigger sources
- · Polarity control for each edge source
- Control of edge sequence
- Control of response to edges
- · Precise time measurement resolution of 1 ns
- Accurate current source suitable for capacitive measurement
- On-chip temperature measurement using a built-in diode

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock.

The CTMU module is ideal for interfacing with capacitive-based sensors. The CTMU is controlled through three registers: CTMUCON1, CTMUCON2 and CTMUICON. CTMUCON1 and CTMUCON2 enable the module and control edge source selection, edge source polarity selection and edge sequencing. The CTMUICON register controls the selection and trim of the current source.

dsPIC33EPXXXGM3XX/6XX/7XX

FIGURE 22-1: CTMU BLOCK DIAGRAM



22.1 CTMU Control Registers

REGISTER 22-1: CTMUCON1: CTMU CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN ⁽¹⁾	CTTRIG		
pit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—		—	—	—			
oit 7							bit (
Legend:						(0)			
R = Readable		W = Writable bit		U = Unimplemented bit, read					
n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown			
bit 15		TMU Frabla bit							
		TMU Enable bit							
	 1 = Module is enabled 0 = Module is disabled 								
oit 14		nted: Read as '0'							
pit 13	•								
bit 10	CTMUSIDL: CTMU Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode								
	0 = Continues module operation in Idle mode								
bit 12	TGEN: Time Generation Enable bit								
	1 = Enables edge delay generation								
		s edge delay gene	eration						
oit 11	EDGEN: Edge Enable bit								
	1 = Hardware modules are used to trigger edges (TMRx, CTEDx, etc.)								
	0 = Software is used to trigger edges (manual set of EDGxSTAT)								
pit 10	EDGSEQEN: Edge Sequence Enable bit								
	 1 = Edge 1 event must occur before Edge 2 event can occur 0 = No edge sequence is needed 								
oit 9	IDISSEN: Analog Current Source Control bit ⁽¹⁾								
Sito	1 = Analog current source output is grounded								
	0 = Analog current source output is not grounded								
oit 8	CTTRIG: ADCx Trigger Control bit								
		riggers ADCx sta							
	0 = CTMU d	loes not trigger A	DCx start of o	conversion					
oit 7-0	Unimpleme	nted: Read as '0'							
Note 1: Th	e ADCx modu	ile Sample-and-H		nanitar in mat av	utomotioally dia	oborgod botwo			

sample/conversion cycles. Any software using the ADCx as part of a capacitance measurement must discharge the ADCx capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADCx must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT		
bit 15		•		•	•		bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0		
EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	—	—		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15	EDG1MOD: E	Edge 1 Edge Sa	ampling Mode	Selection bit					
	0	edge-sensitive							
	-	level-sensitive							
bit 14		dge 1 Polarity							
	 1 = Edge 1 is programmed for a positive edge response 0 = Edge 1 is programmed for a negative edge response 								
bit 13-10	•		•	•					
	EDG1SEL<3:0>: Edge 1 Source Select bits 1111 = Fosc								
	1111 = POSC 1110 = OSCI pin								
	1101 = FRC oscillator								
	1100 = Reserved								
	1011 = Internal LPRC oscillator 1010 = Reserved								
	100x = Reserved								
	01xx = Reserved								
	0011 = CTED1 pin 0010 = CTED2 pin								
	0001 = OC1 module								
	0000 = Timer1 module								
bit 9	EDG2STAT: E	Edge 2 Status b	bit						
	Indicates the status of Edge 2 and can be written to control the edge source.								
	1 = Edge 2 has occurred 0 = Edge 2 has not occurred								
bit 8	-								
DILO	EDG1STAT: Edge 1 Status bit Indicates the status of Edge 1 and can be written to control the edge source.								
	1 = Edge 1 has occurred								
	0 = Edge 1 has not occurred								
bit 7	EDG2MOD: Edge 2 Edge Sampling Mode Selection bit								
	1 = Edge 2 is edge-sensitive								
h:+ C	•	level-sensitive							
bit 6	EDG2POL: Edge 2 Polarity Select bit 1 = Edge 2 is programmed for a positive edge response								
		programmed f programmed f							
					selected as the	e Edge 2 sourc	e in the		
EL	G2SELx bits fi	eiu, otnerwise,	the module WI	i not function.					

REGISTER 22-2: CTMUCON2: CTMU CONTROL REGISTER 2

REGISTER 22-2: CTMUCON2: CTMU CONTROL REGISTER 2 (CONTINUED)

- bit 5-2 EDG2SEL<3:0>: Edge 2 Source Select bits
- 1111 = Fosc 1110 = OSCI pin 1101 = FRC oscillator 1100 = Reserved 1011 = Internal LPRC oscillator 1010 = Reserved 100x = Reserved 0111 = Reserved 0110 = Reserved 0101 = Reserved 0100 = CMP1 module⁽¹⁾ 0011 = CTED2 pin 0010 = CTED1 pin 0001 = OC1 module 0000 = IC1 module Unimplemented: Read as '0'

bit 1-0

Note 1: If the TGEN bit is set to '1', then the CMP1 module should be selected as the Edge 2 source in the EDG2SELx bits field; otherwise, the module will not function.

ITRIM5	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0
bit 15							bit
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0
 bit 7			_		—	_	 bit
Legend: R = Readabl	lo hit	W = Writable	hit	II – Unimplom	nented bit, read	oo 'O'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	0000
		1 - Dit 13 301					101011
	000001 = Mir 000000 = No 111111 = Mir	nimum positive minal current o	change from r output specified e change from	nominal current nominal current d by IRNG<1:0> nominal curren nominal curren	+ 2% t – 2%		
				nominal currer	nt – 60%		
bit 9-8 bit 7-0	100001 = Ma IRNG<1:0>: 0 11 = 100 × Ba 10 = 10 × Base 01 = Base Cu 00 = 1000 × B	uximum negativ Current Source ase Current ⁽²⁾ se Current ⁽²⁾	e change from Range Select 2)	nominal currer nominal currer	nt – 60%		

REGISTER 22-3: CTMUICON: CTMU CURRENT CONTROL REGISTER⁽³⁾

3: Current sources are not generated when 12-Bit ADC mode is chosen. Current sources are active only when 10-Bit ADC mode is chosen.

23.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Analog-to-Digital Converter (ADC)" (DS70621), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGM3XX/6XX/7XX devices have two ADC modules: ADC1 and ADC2. The ADC1 supports up to 49 analog input channels, while the ADC2 supports up to 32 analog input channels.

On ADCx, the AD12B bit (ADxCON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4 Sample-and-Hold (S&H) ADC (default configuration) or a 12-bit, 1 S&H ADC. Both ADC1 and ADC2 can be operated in 12-bit mode.

Note: The ADCx module needs to be disabled before modifying the AD12B bit.

23.1 Key Features

23.1.1 10-BIT ADCx CONFIGURATION

The 10-bit ADCx configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to 49 analog input pins
- · Connections to three internal op amps
- Connections to the Charge Time Measurement Unit (CTMU) and temperature measurement diode

- Channel selection and triggering can be controlled by the Peripheral Trigger Generator (PTG)
- External voltage reference input pins
- · Simultaneous sampling of:
 - Up to four analog input pins
 - Three op amp outputs
- · Combinations of analog inputs and op amp outputs
- Automatic Channel Scan mode
- · Selectable conversion trigger source
- · Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- · Operation during CPU Sleep and Idle modes


23.1.2 12-BIT ADCx CONFIGURATION

The 12-bit ADCx configuration supports all the features listed above, with the exception of the following:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one S&H amplifier in the 12-bit configuration; therefore, simultaneous sampling of multiple channels is not supported.
- Analog inputs, AN32-AN49, are not supported

The ADC1 has up to 49 analog inputs. The analog inputs, AN32 through AN49, are multiplexed, thus providing flexibility in using any of these analog inputs in addition to the analog inputs, AN0 through AN31. Since AN32 through AN49 are multiplexed, do not use two channels simultaneously, since it may result in erroneous output from the module. These analog inputs are shared with op amp inputs and outputs, comparator inputs and external voltage references. When op amp/ comparator functionality is enabled, or an external voltage reference is used, the analog input that shares that pin is no longer available. The actual number of analog input pins, op amps and external voltage reference input configuration, depends on the specific device.

A block diagram of the ADCx module is shown in Figure 23-1. Figure 23-2 provides a diagram of the ADCx conversion clock period.




33EPXXXGM3XX/6XX

0

4: When ADDMAEN (ADxCON4<8>) = 1, enabling DMA, only ADCxBUF0 is used.

ADCX MODULE BLOCK DIAGRAM WITH CONNECTION OPTIONS FOR ANX PINS AND OP AMPS





23.2 ADCx Helpful Tips

- 1. The SMPIx control bits in the ADxCON2 registers:
 - a) Determine when the ADCx interrupt flag is set and an interrupt is generated, if enabled.
 - b) When the CSCNA bit in the ADxCON2 register is set to '1', this determines when the ADCx analog scan channel list, defined in the AD1CSSL/AD1CSSH registers, starts over from the beginning.
 - c) When the DMA peripheral is not used (ADDMAEN = 0), this determines when the ADCx Result Buffer Pointer to ADC1BUF0-ADC1BUFF gets reset back to the beginning at ADC1BUF0.
 - d) When the DMA peripheral is used (ADDMAEN = 1), this determines when the DMA Address Pointer is incremented after a sample/conversion operation. ADC1BUF0 is the only ADCx buffer used in this mode. The ADCx Result Buffer Pointer to ADC1BUF0-ADC1BUFF gets reset back to the beginning at ADC1BUF0. The DMA address is incremented after completion of every 32nd sample/conversion operation. Conversion results are stored in the ADC1BUF0 register for transfer to RAM using the DMA peripheral.
- When the DMA module is disabled (ADDMAEN = 0), the ADCx has 16 result buffers. ADCx conversion results are stored sequentially in ADC1BUF0-ADC1BUFF, regardless of which analog inputs are being used subject to the SMPIx bits and the condition described in 1.c) above. There is no relationship between the ANx input being measured and which ADCx buffer (ADC1BUF0-ADC1BUFF) that the conversion results will be placed in.

- 3. When the DMA module is enabled (ADDMAEN = 1), the ADCx module has only 1 ADCx result buffer (i.e., ADC1BUF0) per ADCx peripheral and the ADCx conversion result must be read, either by the CPU or DMA Controller, before the next ADCx conversion is complete to avoid overwriting the previous value.
- 4. The DONE bit (ADxCON1<0>) is only cleared at the start of each conversion and is set at the completion of the conversion, but remains set indefinitely, even through the next sample phase until the next conversion begins. If application code is monitoring the DONE bit in any kind of software loop, the user must consider this behavior because the CPU code execution is faster than the ADCx. As a result, in Manual Sample mode, particularly where the user's code is setting the SAMP bit (ADxCON1<1>), the DONE bit should also be cleared by the user application just before setting the SAMP bit.
- 5. Enabling op amps, comparator inputs and external voltage references can limit the availability of analog inputs (ANx pins). For example, when Op Amp 2 is enabled, the pins for AN0, AN1 and AN2 are used by the op amp's inputs and output. This negates the usefulness of Alternate Input mode since the MUXA selections use AN0-AN2. Carefully study the ADCx block diagram to determine the configuration that will best suit your application. Configuration examples are available in the "dsPIC33/PIC24 Family Reference Manual", "Analog-to-Digital Converter (ADC)" (DS70621)

23.3 ADCx Control Registers

REGISTER 23-1: ADxCON1: ADCx CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON	—	ADSIDL	ADDMABM	—	AD12B	FORM1	FORM0
bit 15							bit 8
R/\/_0	R/\/_0	R/\\/_0	R/\/_0	R/\/_0	R/\/_0	R/M-0 HC HS	R/C-0 HC HS

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0, HC, HS	R/C-0, HC, HS
SSRC2	SSRC1	SSRC0	SSRCG	SIMSAM	ASAM	SAMP	DONE ⁽²⁾
bit 7		•					bit 0

Legend: C = Clearable bit		U = Unimplemented bit, read as '0'			
R = Readable bit	W = Writable bit	HS = Hardware Settable bit	HC = Hardware Clearable bit		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15		ADCx Operating Mode bit x module is operating x is off		
bit 14	Unimple	mented: Read as '0'		
bit 13	ADSIDL:	ADCx Stop in Idle Mode	bit	
		ontinues module operation in the module operation in the module operation in	when device enters Idle mode Idle mode	2
bit 12	ADDMA	BM: ADCx DMA Buffer Bu	ild Mode bit	
	char 0 = DMA	nnel that is the same as th A buffers are written in Sca	e address used for the non-DM	e provides a Scatter/Gather address to
bit 11	Unimple	mented: Read as '0'		
bit 10	AD12B:	10-Bit or 12-Bit ADCx Ope	eration Mode bit	
		t, 1-channel ADCx operati t, 4-channel ADCx operati		
bit 9-8	FORM<1	:0>: Data Output Format	bits	
	11 = Sign 10 = Fra 01 = Sign 00 = Inte <u>For 12-B</u> 11 = Sign	ctional (Dout = dddd ddd ned integer (Dout = ssss ger (Dout = 0000 00dd <u>it Operation:</u> ned fractional (Dout = sdd	sssd dddd dddd, where s dddd dddd) dd dddd dddd 0000, where	= .NOT.d<9>)
	01 = Sig i	ctional (Dout = dddd ddd ned integer (Dout = ssss ger (Dout = 0000 dddd	sddd dddd dddd, where s	= .NOT.d<11>)
Note 1:	See Sectio	n 25.0 "Peripheral Trigge	er Generator (PTG) Module"	for information on this selection.

2: Do not clear the DONE bit in software if ADCx Sample Auto-Start bit is enabled (ASAM = 1).

REGISTER 23-1: ADxCON1: ADCx CONTROL REGISTER 1 (CONTINUED)

bit 7-5	<pre>SSRC<2:0>: Sample Clock Source Select bits If SSRCG = 1: 111 = Reserved 110 = PTGO15 primary trigger compare ends sampling and starts conversion⁽¹⁾ 101 = PTGO14 primary trigger compare ends sampling and starts conversion⁽¹⁾ 100 = PTGO13 primary trigger compare ends sampling and starts conversion⁽¹⁾ 011 = PTGO12 primary trigger compare ends sampling and starts conversion⁽¹⁾ 010 = PWM Generator 3 primary trigger compare ends sampling and starts conversion 001 = PWM Generator 2 primary trigger compare ends sampling and starts conversion 000 = PWM Generator 1 primary trigger compare ends sampling and starts conversion 000 = PWM Generator 1 primary trigger compare ends sampling and starts conversion 000 = PWM Generator 1 primary trigger compare ends sampling and starts conversion 011 = Internal counter ends sampling and starts conversion (auto-convert) 110 = CTMU ends sampling and starts conversion 101 = PWM secondary Special Event Trigger ends sampling and starts conversion 100 = Timer5 compare ends sampling and starts conversion 011 = PWM primary Special Event Trigger ends sampling and starts conversion 011 = PWM primary Special Event Trigger ends sampling and starts conversion 011 = PWM primary Special Event Trigger ends sampling and starts conversion 011 = PWM primary Special Event Trigger ends sampling and starts conversion 011 = PWM primary Special Event Trigger ends sampling and starts conversion 011 = PWM primary Special Event Trigger ends sampling and starts conversion 011 = PWM primary Special Event Trigger ends sampling and starts conversion 011 = PWM primary Special Event Trigger ends sampling and starts conversion 011 = PWM primary Special Event Trigger ends sampling and starts conversion 011 = PWM primary Special Event Trigger ends sampling and starts conversion 011 = PWM primary Special Event Trigger ends sampling and starts conversion </pre>
	 010 = Timer3 compare ends sampling and starts conversion 001 = Active transition on the INT0 pin ends sampling and starts conversion 000 = Clearing the Sample bit (SAMP) ends sampling and starts conversion (Manual mode)
bit 4	SSRCG: Sample Trigger Source Group bit See SSRC<2:0> for details.
bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x) In 12-Bit Mode (AD12B = 1), SIMSAM is Unimplemented and is Read as '0': 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x), or samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence
bit 2	ASAM: ADCx Sample Auto-Start bit 1 = Sampling begins immediately after last conversion; SAMP bit is auto-set 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: ADCx Sample Enable bit 1 = ADCx Sample-and-Hold amplifiers are sampling 0 = ADCx Sample-and-Hold amplifiers are holding If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC<2:0> = 000, software can write '0' to end sampling and start conversion. If SSRC<2:0> ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	 DONE: ADCx Conversion Status bit⁽²⁾ 1 = ADCx conversion cycle is completed. 0 = ADCx conversion has not started or is in progress Automatically set by hardware when A/D conversion is complete. Software can write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit does NOT affect any operation in progress. Automatically cleared by hardware at the start of a new conversion.
) - O (i OF O "D

- Note 1: See Section 25.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.
 - 2: Do not clear the DONE bit in software if ADCx Sample Auto-Start bit is enabled (ASAM = 1).

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0		
VCFG2 ⁽¹⁾	VCFG1	⁽¹⁾ VCFG0 ⁽¹⁾	OFFCAL	_	CSCNA	CHPS1	CHPS0		
bit 15		· · · ·					bit 8		
R-0	R/W-0	R/W-0	R/W-0	R/W-	0 R/W-0	R/W-0	R/W-0		
BUFS	SMPI4	SMPI3	SMPI2	SMPI	1 SMPI0	BUFM	ALTS		
bit 7							bit (
Legend:									
R = Readable	bit	W = Writable b	it	U = Unir	nplemented bit, re	ead as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit	is cleared	x = Bit is unk	nown		
	Value	VREFH	VREFL	-					
	000	AVDD	Avss						
	001	External VREF+ ⁽²⁾	Avss External VF						
	010	AVDD External VREF+(2)							
	1xx		Avss						
bit 12		: Offset Calibration N	Inde Select h	it					
		- inputs of channel			connected to AVs	3			
		- inputs of channel				2			
bit 11		nented: Read as '0'	•						
bit 10	CSCNA:	Input Scan Select bi	t						
	1 = Scans inputs for CH0+ during Sample MUXA								
	0 = Does not scan inputs								

REGISTER 23-2: ADxCON2: ADCx CONTROL REGISTER 2

0 = Does not scan inputs
 bit 9-8
 CHPS<1:0>: Channel Select bits

 In 12-Bit Mode (AD12B = 1), CHPS<1:0> Bits are Unimplemented and are Read as '00':
 1x = Converts CH0, CH1, CH2 and CH3
 01 = Converts CH0 and CH1
 00 = Converts CH0

 bit 7
 BUFS: Buffer Fill Status bit (only valid when BUFM = 1)

 1 = ADCx is currently filling the second half of the buffer; the user application should access data in the first half of the buffer
 0 = ADCx is currently filling the first half of the buffer; the user application should access data in the first half of the buffer

- 0 = ADCx is currently filling the first half of the buffer; the user application should access data in the second half of the buffer
- **Note 1:** The '001', '010' and '011' bit combinations for VCFG<2:0> are not applicable on ADC2.
 - 2: ADC2 does not support external VREF± inputs.

REGISTER 23-2: ADxCON2: ADCx CONTROL REGISTER 2 (CONTINUED)

bit 6-2	SMPI<4:0>: Increment Rate bits
	When ADDMAEN = 0:
	x1111 = Generates interrupt after completion of every 16th sample/conversion operation
	x1110 = Generates interrupt after completion of every 15th sample/conversion operation
	•
	•
	x0001 = Generates interrupt after completion of every 2nd sample/conversion operation x0000 = Generates interrupt after completion of every sample/conversion operation
	When ADDMAEN = 1:
	11111 = Increments the DMA address after completion of every 32nd sample/conversion operation
	11110 = Increments the DMA address after completion of every 31st sample/conversion operation
	•
	•
	•
	00001 = Increments the DMA address after completion of every 2nd sample/conversion operation 00000 = Increments the DMA address after completion of every sample/conversion operation
bit 1	BUFM: Buffer Fill Mode Select bit
	1 = Starts buffer filling the first half of the buffer on the first interrupt and the second half of the buffer on the next interrupt
	0 = Always starts filling the buffer from the Start address
bit 0	ALTS: Alternate Input Sample Mode Select bit
	1 = Uses channel input selects for Sample MUXA on the first sample and Sample MUXB on the next sample 0 = Always uses channel input selects for Sample MUXA
Note 1:	The '001', '010' and '011' bit combinations for VCFG<2:0> are not applicable on ADC2.

2: ADC2 does not support external VREF± inputs.

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	—	_	SAMC4 ⁽¹⁾	SAMC3 ⁽¹⁾	SAMC2 ⁽¹⁾	SAMC1 ⁽¹⁾	SAMC0 ⁽¹⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCS7 ⁽²⁾	ADCS6 ⁽²⁾	ADCS5 ⁽²⁾	ADCS4 ⁽²⁾	ADCS3 ⁽²⁾	ADCS2 ⁽²⁾	ADCS1 ⁽²⁾	ADCS0 ⁽²⁾
bit 7		1.2000	1.2001	1.2000	/		bit (
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 14-13	0 = Clock der	ernal RC clock ived from syste ted: Read as '0					
bit 14-13 bit 12-8	-	Auto-Sample T AD					
	00000 = 0 TA	D		(2)			
bit 7-0	11111111 = ' • • • • • • • • • • • • • • • • • • •	ADCx Convers TP • (ADCS<7: TP • (ADCS<7: TP • (ADCS<7: TP • (ADCS<7: TP • (ADCS<7:	0> + 1) = TP • 0> + 1) = TP • 0> + 1) = TP •	256 = Tad 3 = Tad 2 = Tad			
	is bit is only use is bit is not used			,	nd SSRCG (AD	1CON1<4>) =	0.

REGISTER 23-3: ADxCON3: ADCx CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
	—	—	—	—	—		ADDMAEN		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
	—	—	—	—	DMABL2	DMABL1	DMABL0		
bit 7							bit 0		
Legend:									
R = Readal	ble bit	W = Writable bit U = Unimplemented bit, read as '0'				d as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-9	Unimplemen	ted: Read as '0)'						
bit 8	ADDMAEN: A	ADCx DMA Ena	able bit						
				•	ster for transfer h ADC1BUFF re	•			
bit 7-3		ted: Read as '0				, giotoro, Divi, tv			
bit 2-0	-		Iffer Locations	per Analog Inpu	ut bits				
Dit 2 0		es 128 words o							
		es 64 words of							
		es 32 words of		• .					
	100 = Allocates 16 words of buffer to each analog input								

REGISTER 23-4: ADxCON4: ADCx CONTROL REGISTER 4

- 011 =Allocates 16 words of buffer to each analog input
- 010 = Allocates 8 words of buffer to each analog input 010 = Allocates 4 words of buffer to each analog input
- 001 =Allocates 2 words of buffer to each analog input
- 000 =Allocates 1 word of buffer to each analog input

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	—	_	CH123SB2	CH123SB1	CH123NB1	CH123NB0	CH123SB0				
bit 15	•						bit 8				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
			CH123SA2	CH123SA1	CH123NA1	CH123NA0	CH123SA0				
bit 7	•						bit (
Legend:											
R = Readable	bit	W = Writable	e bit	U = Unimple	mented bit, rea	ıd as '0'					
-n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15-13	Unimplemen	ted: Read as	ʻ0 '								
bit 12-11			1, 2, 3 Positive	-	-						
			· · · ·	o 2), CH2 pos	itive input is Al	N25 (Op Amp	5), CH3 positiv				
	input is AN6 (Op Amp 3)										
	011 = CH1 positive input is AN3 (Op Amp 1), CH2 positive input is AN0 (Op Amp 2), CH3 positive input is AN25 (Op Amp 5)										
	010 = CH1 positive input is AN3 (Op Amp 1), CH2 positive input is AN0 (Op Amp 2), CH3 positive input										
	is AN6 (Op Amp 3)										
	001 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5 000 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2										
bit 10-9	CH123NB<1:0>: Channels 1, 2, 3 Negative Input Select for Sample B bits										
	11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11										
	10 = CH1 neg	gative input is	AN6, CH2 neg	ative input is A		ative input is AN					
			tive input is VR								
bit 8			3 Positive Inpu	ut Select for S	ample B bit						
		11> for bit sele									
bit 7-5	-	ted: Read as									
bit 4-3	CH123SA<2:1>: Channels 1, 2, 3 Positive Input Select for Sample A bits										
	1xx = CH1 positive input is AN0 (Op Amp 2), CH2 positive input is AN25 (Op Amp 5), CH3 positive										
	input is AN6 (Op Amp 3) 011 = CH1 positive input is AN3 (Op Amp 1), CH2 positive input is AN0 (Op Amp 2), CH3 positive input										
	is AN25 (Op Amp 5)										
	010 = CH1 positive input is AN3 (Op Amp 1), CH2 positive input is AN0 (Op Amp 2), CH3 positive input										
	is AN6 (Op Amp 3) 001 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5										
				•		tive input is AN					
bit 2-1	CH123NA<1:	:0>: Channels	1, 2, 3 Negativ	e Input Select	t for Sample A	bits					
		v .				gative input is A					
					AN7, CH3 nega	ative input is AN	18				
h # 0		-	tive input is VR								
bit 0		CH123SA0: Channels 1, 2, 3 Positive Input Select for Sample A bit See bits<4:3> for the bit selections.									

VCFG<2:0> = 0 or 1, this negative input is internally routed to AVss.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
CHONB		CH0SB5 ^(1,4,5)	CH0SB4 ^(1,5)	CH0SB3 ^(1,5)	CH0SB2 ^(1,5)	CH0SB1 ^(1,5)	CH0SB0 ^(1,5)						
bit 15							bit 8						
		D 844 A	-	5444.6			B # 4 / 4						
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
CH0NA bit 7	—	CH0SA5 ^(1,4,5)	CH0SA4 ^(1,5)	CH0SA3 ^(1,5)	CH0SA2 ^(1,5)	CH0SA1 ^(1,5)	CH0SA0 ^(1,5) bit (
							bit t						
Legend:													
R = Read		W = Writable bi	t		ented bit, read a								
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	own						
bit 15	CH0NB:	Channel 0 Negativ	e Input Select	for Sample MU	XB bit								
		nel 0 negative inpu		·									
		nel 0 negative inpu											
bit 14	Unimpler	nented: Read as '	0'										
bit 13-8	CH0SB<	CH0SB<5:0>: Channel 0 Positive Input Select for Sample MUXB bits ^(1,4,5)											
	111111 = Channel 0 positive input is (AN63) unconnected												
	111110 = Channel 0 positive input is (AN62) the CTMU temperature voltage												
	111101 = Channel 0 positive input is (AN61) reserved												
	•												
	•												
	110010 = Channel 0 positive input is (AN50) reserved												
	110001 = Channel 0 positive input is AN49												
		Channel 0 positiv											
		 Channel 0 positiv Channel 0 positiv 											
	•	- Channel 0 positiv	e input is AN4	0									
	•												
	•												
	011010 = Channel 0 positive input is AN26												
	011001 = Channel 0 positive input is AN25 or Op Amp 5 output voltage ⁽²⁾ 011000 = Channel 0 positive input is AN24												
	011000 =	Channel 0 positiv	e input is AN2	4									
	•												
	•												
	000111 = Channel 0 positive input is AN7												
		000110 = Channel 0 positive input is AN6 or Op Amp 3 output voltage ⁽²⁾											
		000101 = Channel 0 positive input is AN5											
		000100 = Channel 0 positive input is AN4 000011 = Channel 0 positive input is AN3 or Op Amp 1 output voltage ⁽²⁾											
		Channel 0 positiv			diput voltage								
		- Channel 0 positiv											
	000000 =	Channel 0 positiv	e input is AN0	or Op Amp 2 o	utput voltage ⁽²⁾								
Note 1:		AN7 are repurpos											
		ow enabling a partie		-									
2:	If the op am input is used	p is selected (OPN	10DE bit (CM)	(CON<10>) = 1), the OAx input	is used; otherw	ise, the ANx						
		<i>.</i> .											

REGISTER 23-6: ADxCHS0: ADCx INPUT CHANNEL 0 SELECT REGISTER⁽³⁾

- See the "Pin Diagrams" section for the available analog channels for each device.
 Analog input selections for ADC1 are shown here. AN32-AN63 selections are not available for ADC2. The CH0SB5 and CH0SA5 bits are 'Reserved' for ADC2 and should be programmed to '0'.
- 5: Analog inputs, AN32-AN49, are available only when the ADCx is working in 10-bit mode.

REGISTER 23-6: ADxCHS0: ADCx INPUT CHANNEL 0 SELECT REGISTER⁽³⁾ (CONTINUED)

bit 7	CHONA: Channel 0 Negative Input Select for Sample MUXA bit 1 = Channel 0 negative input is AN1 ⁽¹⁾ 0 = Channel 0 negative input is VREFL
bit 6	Unimplemented: Read as '0'
bit 5-0	CH0SA<5:0>: Channel 0 Positive Input Select for Sample MUXA bits ^(1,4,5)
	111111 = Channel 0 positive input is (AN63) unconnected 111110 = Channel 0 positive input is (AN62) the CTMU temperature voltage 111101 = Channel 0 positive input is (AN61) reserved
	•
	•
	<pre>110010 = Channel 0 positive input is (AN50) reserved 110001 = Channel 0 positive input is AN49 110000 = Channel 0 positive input is AN48 101111 = Channel 0 positive input is AN47 101110 = Channel 0 positive input is AN46</pre>
	011010 = Channel 0 positive input is AN26 011001 = Channel 0 positive input is AN25 or Op Amp 5 output voltage ⁽²⁾ 011000 = Channel 0 positive input is AN24 •
	 O00111 = Channel 0 positive input is AN7 O00110 = Channel 0 positive input is AN6 or Op Amp 3 output voltage⁽²⁾ O00101 = Channel 0 positive input is AN5 O00100 = Channel 0 positive input is AN4 O0011 = Channel 0 positive input is AN3 or Op Amp 1 output voltage⁽²⁾ O00010 = Channel 0 positive input is AN2 O00010 = Channel 0 positive input is AN1 O00001 = Channel 0 positive input is AN1 O00000 = Channel 0 positive input is AN0 or Op Amp 2 output voltage⁽²⁾

- **Note 1:** AN0 through AN7 are repurposed when comparator and op amp functionality are enabled. See Figure 23-1 to determine how enabling a particular op amp or comparator affects selection choices for Channels 1, 2 and 3.
 - 2: If the op amp is selected (OPMODE bit (CMxCON<10>) = 1), the OAx input is used; otherwise, the ANx input is used.
 - 3: See the "Pin Diagrams" section for the available analog channels for each device.
 - 4: Analog input selections for ADC1 are shown here. AN32-AN63 selections are not available for ADC2. The CH0SB5 and CH0SA5 bits are 'Reserved' for ADC2 and should be programmed to '0'.
 - **5:** Analog inputs, AN32-AN49, are available only when the ADCx is working in 10-bit mode.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS31	CSS30	CSS29	CSS28	CSS27	CSS26 ⁽¹⁾	CSS25 ⁽¹⁾	CSS24 ⁽¹⁾
bit 15							bit 8
DAALO	D 444 O	DAALO	D 444 0	DAMA	DAMA	DAMA	D 444 0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16
bit 7							bit (
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15		x Input Scan S					
		Nx for input sc x for input scar					
bit 14	CSS30: ADC	x Input Scan S	election bit				
		Nx for input sc x for input scar					
bit 13	CSS29: ADC	x Input Scan S	election bits				
		Nx for input sc x for input scar					
bit 12	CSS28: ADC	x Input Scan S	election bit				
		Nx for input sc x for input scar					
bit 11	CSS27: ADC	x Input Scan S	election bit				
		Nx for input sc x for input scar					
bit 10	-	x Input Scan S					
		0A3/AN6 for inp 3/AN6 for inpu					
bit 9		x Input Scan S					
	1 = Selects C)A2/AN0 for inp 2/AN0 for inpu	out scan				
bit 8	•	x Input Scan S					
	1 = Selects C	0A1/AN3 for inp 1/AN3 for inpu	out scan				
bit 7	•	x Input Scan S					
	1 = Selects A	Nx for input sc x for input scar	an				
bit 6	•	x Input Scan S					
	1 = Selects A	Nx for input sc x for input scar	an				
bit 5	•	x Input Scan S					
	1 = Selects A	Nx for input scar x for input scar	an				

REGISTER 23-7: ADxCSSH: ADCx INPUT SCAN SELECT REGISTER HIGH⁽²⁾

- **Note 1:** If the op amp is selected (OPMODE bit (CMxCON<10>) = 1), the OAx input is used; otherwise, the ANx input is used.
 - 2: All bits in this register can be selected by the user application. However, inputs selected for scan without a corresponding input on the device convert VREFL.

REGISTER 23-7: ADxCSSH: ADCx INPUT SCAN SELECT REGISTER HIGH⁽²⁾ (CONTINUED)

bit 4	CSS20: ADCx Input Scan Selection bit 1 = Selects ANx for input scan 0 = Skips ANx for input scan
bit 3	CSS19: ADCx Input Scan Selection bit 1 = Selects ANx for input scan 0 = Skips ANx for input scan
bit 2	CSS18: ADCx Input Scan Selection bit 1 = Selects ANx for input scan 0 = Skips ANx for input scan
bit 1	CSS17: ADCx Input Scan Selection bit 1 = Selects ANx for input scan 0 = Skips ANx for input scan
bit 0	CSS16: ADCx Input Scan Selection bit 1 = Selects ANx for input scan 0 = Skips ANx for input scan

- **Note 1:** If the op amp is selected (OPMODE bit (CMxCON<10>) = 1), the OAx input is used; otherwise, the ANx input is used.
 - 2: All bits in this register can be selected by the user application. However, inputs selected for scan without a corresponding input on the device convert VREFL.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		CSS<	<15:8>			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		CSS	<7:0>			
						bit 0
••		.,			1	
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unki	nown
	R/W-0	R/W-0 R/W-0 it W = Writable b	CSS R/W-0 R/W-0 R/W-0 CSS it W = Writable bit	CSS<15:8> R/W-0 R/W-0 R/W-0 CSS<7:0> CSS<7:0> it W = Writable bit U = Unimpler	CSS<15:8> R/W-0 R/W-0 R/W-0 CSS<7:0> it W = Writable bit U = Unimplemented bit, real	CSS<15:8> R/W-0 R/W-0 R/W-0 R/W-0 CSS<7:0> it W = Writable bit U = Unimplemented bit, read as '0'

REGISTER 23-8: ADxCSSL: ADCx INPUT SCAN SELECT REGISTER LOW^(1,2)

bit 15-0 CSS<15:0>: ADCx Input Scan Selection bits

1 = Selects ANx for input scan

0 = Skips ANx for input scan

Note 1: On devices with less than 16 analog inputs, all bits in this register can be selected by the user application. However, inputs selected for scan without a corresponding input on the device convert VREFL.

2: CSSx = ANx, where 'x' = 0-15.

24.0 DATA CONVERTER INTERFACE (DCI) MODULE

- Note 1: This data sheet is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Data Converter Interface (DCI) Module" (DS70356), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

24.1 Module Introduction

The Data Converter Interface (DCI) module allows simple interfacing of devices, such as audio coder/ decoders (Codecs), ADC and D/A Converters. The following interfaces are supported:

- Framed Synchronous Serial Transfer (Single or Multi-Channel)
- Inter-IC Sound (I²S) Interface
- AC-Link Compliant mode

General features include:

- Programmable word size up to 16 bits
- Supports up to 16 time slots, for a maximum frame size of 256 bits
- Data buffering for up to 4 samples without CPU overhead




FIGURE 24-1: DCI MODULE BLOCK DIAGRAM

24.2 DCI Control Registers

REGISTER 24-1: DCICON1: DCI CONTROL REGISTER 1

R/W-0	r-0	R/W-0	r-0	R/W-0	R/W-0	R/W-0	R/W-0
DCIEN	r	DCISIDL	r	DLOOP	CSCKD	CSCKE	COFSD
bit 15							bit 8
D 444 0	D 444 0	D #44.0				D # M A	D 444 0
R/W-0	R/W-0	R/W-0	r-0	r-0	r-0	R/W-0	R/W-0
UNFM	CSDOM	DJST	r	r	r	COFSM1	COFSM0
bit 7							bit (
Legend:		r = Reserved bit					
R = Read	able bit	W = Writable bit		U = Unimplem	ented bit, read a	as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
							-
bit 15	DCIEN: DCI N	Module Enable bit					
	1 = DCI modu						
	0 = DCI modu	ile is disabled					
bit 14	Reserved: Re	ead as '0'					
bit 13		I Stop in Idle Cont					
		ill halt in CPU Idle					
		ill continue to oper	ate in CPU	Idle mode			
oit 12	Reserved: Re		Control bi				
bit 11	-	tal Loopback Mode			o oro intornally	apported	
		opback mode is er opback mode is di		Ji and CSDO pin	s are internally o	connected	
bit 10	-	ple Clock Directio		it			
	1 = CSCK pin	is an input when l is an output wher	DCI module	e is enabled			
bit 9	CSCKE: Sam	ple Clock Edge Co	ontrol bit				
		nges on serial cloc	• •				
		nges on serial cloc		-	erial clock falling) edge	
bit 8		ne Synchronization					
		is an input when I					
bit 7	UNFM: Under	is an output wher		lie is enabled			
	1 = Transmits	last value written '0's on a transmit		smit registers on	a transmit unde	rflow	
bit 6		al Data Output Mc					
on o		will be tri-stated o		oled transmit time	e slots		
		drives '0's during					
bit 5	DJST: DCI Da	ata Justification Co	ntrol bit				
		smission/reception smission/receptior					
bit 4-2	Reserved: Re	ead as '0'					
bit 1-0	COFSM<1:0>	Frame Sync Mo	de bits				
	11 = 20-Bit A						
	10 = 16-Bit A	C-Link mode					
		ne Sync mode					

	REGISTER 24-2:	DCICON2: DCI CONTROL REGISTER 2
--	----------------	---------------------------------

r-0	r-0	r-0	r-0	R/W-0	R/W-0	r-0	R/W-0				
r	r	r	r	BLEN1	BLEN0	r	COFSG3				
bit 15							bit 8				
D 4 4 4 0	DMU O	D 444 0		D44 0	DAALO	DAVA	R/W-0				
R/W-0	R/W-0	R/W-0 R/W-0 R/W-0 R/W-0 COFSG1 COFSG0 r WS3 WS2 WS1									
COFSG2 bit 7	COFSGI	COFSGU	ſ	VVS3	VV52	VVS1	WS0				
Legend:		r = Reserved b	it								
R = Readab	ole bit	W = Writable b	it	U = Unimpler	nented bit, rea	ad as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown				
bit 15-12	Bosorvod: D	and as '0'									
bit 11-10	Reserved: Read as '0'										
	BLEN<1:0>: Buffer Length Control bits										
	 11 = Four data words will be buffered between interrupts 10 = Three data words will be buffered between interrupts 										
	·										
	 01 = Two data words will be buffered between interrupts 00 = One data word will be buffered between interrupts 										
bit 9	Reserved: R										
bit 8-5	COFSG<3:0>: Frame Sync Generator Control bits										
	1111 = Data frame has 16 words										
	•										
	•										
	•										
	0010 = Data frame has 3 words 0001 = Data frame has 2 words										
	0001 = Data frame has 2 words 0000 = Data frame has 1 word										
	0000 = Data frame has 1 word Reserved: Read as '0'										
bit 4	Reserved: R	ead as '0'									
bit 4 bit 3-0		ead as '0' CI Data Word Siz	e bits								
	WS<3:0>: D(
	WS<3:0>: D(CI Data Word Siz									
	WS<3:0>: D(CI Data Word Siz									
	WS<3:0>: D(1111 = Data • •	CI Data Word Siz word size is 16 t	bits								
	WS<3:0>: D0 1111 = Data • • • 0100 = Data	CI Data Word Siz word size is 16 t word size is 5 bi	bits								
	WS<3:0>: D(1111 = Data • • • • • • • • • • • • • • • • • •	CI Data Word Siz word size is 16 t	bits ts ts	nexpected resul	ts may occur.						

0000 = Invalid Selection. Do not use. Unexpected results may occur.

REGISTER 24-3:	DCICON3: DCI CONTROL REGISTER 3
-----------------------	---------------------------------

r-0	r-0	r-0	r-0	R/W-0	R/W-0	R/W-0	R/W-0		
r	r	r	r	BCG<11:8>					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			BC	G<7:0>					
bit 7							bit 0		
Legend:		r = Reserved	bit						
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown						

bit 15-12 Reserved: Read as '0'

bit 11-0 BCG<11:0>: DCI Bit Clock Generator Control bits

r-0	r-0	r-0	r-0	R-0	R-0	R-0	R-0			
r	r	r	r	SLOT3	SLOT2	SLOT1	SLOT0			
bit 15							bit			
r-0	r-0 r-0 R-0 R-0 R-0									
r	r	r	r	ROV	RFUL	TUNF	R-0 TMPTY			
bit 7							bit			
Legend:		r = Reserved	bit							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set	:	'0' = Bit is cle		x = Bit is unkr	nown			
	1111 = Slot 1 • • • • • • • • • • • • • • • • • • •	is currently ac is currently ac is currently ac	ctive ctive							
bit 7-4	Reserved: Re									
bit 3 bit 2	 ROV: Receive Overflow Status bit 1 = A receive overflow has occurred for at least one Receive register 0 = A receive overflow has not occurred RFUL: Receive Buffer Full Status bit 1 = New data is available in the Receive registers 									
bit 1	0 = The Rece TUNF: Transr 1 = A transmit 0 = A transmit	nit Buffer Under t underflow ha	erflow Status s occurred for	r at least one Tr	ransmit register	r				
bit 0	TMPTY: Trans 1 = The Trans 0 = The Trans	smit Buffer Err smit registers a	ipty Status bit are empty	-						

REGISTER 24-4: DCISTAT: DCI STATUS REGISTER

REGISTER 24-5: RSCON: DCI RECEIVE SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RSE	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RSE	<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit i			x = Bit is unkr	nown			

bit 15-0 RSE<15:0>: DCI Receive Slot Enable bits

1 = CSDI data is received during Individual Time Slot n

0 = CSDI data is ignored during Individual Time Slot n

REGISTER 24-6: TSCON: DCI TRANSMIT SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TSE	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TSE	<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				

bit 15-0 TSE<15:0>: DCI Transmit Slot Enable Control bits

1 = Transmit buffer contents are sent during Individual Time Slot n

0 = CSDO pin is tri-stated or driven to logic '0' during the individual time slot, depending on the state of the CSDOM bit

25.0 PERIPHERAL TRIGGER GENERATOR (PTG) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Peripheral Trigger Generator (PTG)" (DS70669), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


25.1 Module Introduction

The Peripheral Trigger Generator (PTG) provides a means to schedule complex, high-speed peripheral operations that would be difficult to achieve using software. The PTG module uses 8-bit commands, called "steps", that the user writes to the PTG Queue register (PTGQUE0-PTQUE15), which performs operations, such as wait for input signal, generate output trigger and wait for timer.

The PTG module has the following major features:

- Multiple Clock Sources
- Two 16-Bit General Purpose Timers
- Two 16-Bit General Limit Counters
- Configurable for Rising or Falling Edge Triggering
- Generates Processor Interrupts to Include:
 - Four configurable processor interrupts
 - Interrupt on a step event in Single-Step modeInterrupt on a PTG Watchdog Timer time-out
- Able to Receive Trigger Signals from these Peripherals:
 - ADC
 - PWM
 - Output Compare
 - Input Capture
 - Op Amp/Comparator
 - INT2
- Able to Trigger or Synchronize to these Peripherals:
- Watchdog Timer
- Output Compare
- Input Capture
- ADC
- PWM
- Op Amp/Comparator





25.2 PTG Control Registers

REGISTER 25-1: PTGCST: PTG CONTROL/STATUS REGISTER

DTOCH	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
PTGEN	_	PTGSIDL	PTGTOGL	—	PTGSWT ⁽²⁾	PTGSSEN	PTGIVIS
bit 15							bit
R/W-0	HS-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
PTGSTRT	PTGWDTO			_	_	PTGITM1 ⁽¹⁾	PTGITM0 ⁽¹
bit 7							bit
Legend:		HS = Hardware	e Settable bit				
R = Readable	e bit	W = Writable b	it	U = Unimple	mented bit, rea	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cl		x = Bit is unkr	nown
bit 15		6 Module Enable	e bit				
		lule is enabled lule is disabled					
bit 14		ited: Read as '0)'				
bit 13	PTGSIDL: P	TG Stop in Idle I	Mode bit				
		ues module ope			le mode		
		s module operat					
bit 12		PTG TRIG Output					
	0 = Each exe	the state of the lecution of the P					rmined by th
	value in 1	the PT(-PVVI)xI	hits	J	Ũ		
bit 11		the PTGPWDx I		- J	Ũ		
bit 11 bit 10	Unimplemen	the PTGPWDxT I ted: Read as '0 G Software Tri <u>c</u>)'		Ū		
	Unimplemen PTGSWT: PT 1 = Triggers t	i ted: Read as 'd G Software Trig the PTG module)' gger bit ⁽²⁾ e	-	C C		
bit 10	Unimplemen PTGSWT: PT 1 = Triggers t 0 = No action	nted: Read as 'o G Software Trig the PTG module o (clearing this b	₎ , gger bit ⁽²⁾ e it will have no e	-	, and the second s		
bit 10	Unimplement PTGSWT: PT 1 = Triggers t 0 = No action PTGSSEN: P 1 = Enables S	ted: Read as 'o G Software Trig the PTG module (clearing this b PTG Enable Sing Single-Step mod) [,] gger bit ⁽²⁾ e it will have no e gle-Step bit de	-			
bit 10 bit 9	Unimplement PTGSWT: PT 1 = Triggers to 0 = No action PTGSSEN: PT 1 = Enables S 0 = Disables	ted: Read as 'o G Software Trig the PTG module (clearing this b PTG Enable Sing Single-Step mod Single-Step mod	₎ , gger bit ⁽²⁾ e it will have no e gle-Step bit de de	effect)			
	Unimplement PTGSWT: PT 1 = Triggers to 0 = No action PTGSSEN: PT 1 = Enables 0 = Disables PTGIVIS: PT	ted: Read as 'o G Software Trig the PTG module (clearing this b PTG Enable Sing Single-Step mod) [,] gger bit ⁽²⁾ it will have no e gle-Step bit de de er Visibility Cont	effect) trol bit	-		
bit 10 bit 9	Unimplement PTGSWT: PT 1 = Triggers to 0 = No action PTGSSEN: F 1 = Enables S 0 = Disables PTGIVIS: PT 1 = Reads of correspo	ted: Read as '0 G Software Trig the PTG module (clearing this b PTG Enable Sing Single-Step mod Single-Step mod G Counter/Time f the PTGSDLII nding Counter/T	o ['] gger bit ⁽²⁾ it will have no e gle-Step bit de de er Visibility Cont M, PTGCxLIM Fimer registers	effect) trol bit or PTGTxLIM (PTGSD, PTC	l registers retur GCx, PTGTx)	n the current v	values of the
bit 10 bit 9	Unimplement PTGSWT: PT 1 = Triggers to 0 = No action PTGSSEN: F 1 = Enables S 0 = Disables PTGIVIS: PT 1 = Reads of correspon 0 = Reads of	ted: Read as '0 G Software Trig the PTG module (clearing this b PTG Enable Sing Single-Step mod Single-Step mod G Counter/Time f the PTGSDLII nding Counter/T f the PTGSDLIN	o [°] gger bit ⁽²⁾ it will have no e gle-Step bit de de v Visibility Cont M, PTGCxLIM Fimer registers 1, PTGCxLIM of	effect) trol bit or PTGTxLIM (PTGSD, PTC	l registers retur GCx, PTGTx)	n the current v	values of the
bit 10 bit 9 bit 8	Unimplement PTGSWT: PT 1 = Triggers t 0 = No action PTGSSEN: F 1 = Enables S 0 = Disables PTGIVIS: PT 1 = Reads of correspo 0 = Reads of those PT	ted: Read as '0 G Software Trig the PTG module (clearing this b TG Enable Sing Single-Step mod Single-Step mod G Counter/Time f the PTGSDLII nding Counter/T f the PTGSDLIN G Limit register	o' gger bit ⁽²⁾ it will have no e gle-Step bit de er Visibility Cont M, PTGCxLIM Fimer registers 1, PTGCxLIM of s	effect) trol bit or PTGTxLIM (PTGSD, PTC	l registers retur GCx, PTGTx)	n the current v	values of the
bit 10 bit 9 bit 8	Unimplement PTGSWT: PT 1 = Triggers to 0 = No action PTGSSEN: FT 1 = Enables S 0 = Disables PTGIVIS: PT 1 = Reads of correspo 0 = Reads of those PT PTGSTRT: S 1 = Starts to s	ated: Read as '0 G Software Trig the PTG module (clearing this b PTG Enable Sing Single-Step mod G Counter/Time f the PTGSDLII nding Counter/T f the PTGSDLII G Limit register tart PTG Seque sequentially exe	o' gger bit ⁽²⁾ it will have no e gle-Step bit de er Visibility Cont M, PTGCxLIM Fimer registers 1, PTGCxLIM of s ncer bit ecute command	effect) trol bit or PTGTxLIM (PTGSD, PTC r PTGTxLIM re	l registers retur GCx, PTGTx) egisters return t	n the current v	values of the
bit 10 bit 9 bit 8 bit 7	Unimplement PTGSWT: PT 1 = Triggers t 0 = No action PTGSSEN: PT 1 = Enables S 0 = Disables PTGIVIS: PT 1 = Reads of correspon 0 = Reads of those PT PTGSTRT: S 1 = Starts to s 0 = Stops exe	ated: Read as '0 G Software Trig the PTG module (clearing this b PTG Enable Sing Single-Step mod Single-Step mod G Counter/Time f the PTGSDLII nding Counter/T f the PTGSDLII G Limit register tart PTG Seque sequentially exe ecuting comman	o' gger bit ⁽²⁾ it will have no e gle-Step bit de de r Visibility Cont M, PTGCxLIM fimer registers I, PTGCxLIM of s ncer bit ecute command ds	effect) trol bit or PTGTxLIM (PTGSD, PTC r PTGTxLIM ro s (Continuous	l registers retur GCx, PTGTx) egisters return t	n the current v	values of the
bit 10 bit 9 bit 8	Unimplement PTGSWT: PT 1 = Triggers t 0 = No action PTGSSEN: F 1 = Enables S 0 = Disables PTGIVIS: PT 1 = Reads of correspo 0 = Reads of those PT PTGSTRT: S 1 = Starts to s 0 = Stops exe	ated: Read as '0 "G Software Trig the PTG module (clearing this b PTG Enable Sing Single-Step mod Single-Step mod G Counter/Time f the PTGSDLIN "G Limit register tart PTG Seque sequentially exe ecuting comman PTG Watchdog	o' gger bit ⁽²⁾ e it will have no e gle-Step bit de er Visibility Cont M, PTGCxLIM Fimer registers M, PTGCxLIM of s ncer bit ecute command ds Timer Time-out	effect) trol bit or PTGTxLIM (PTGSD, PTC r PTGTxLIM ro s (Continuous	l registers retur GCx, PTGTx) egisters return t	n the current v	values of the
bit 10 bit 9 bit 8 bit 7	Unimplement PTGSWT: PT 1 = Triggers t 0 = No action PTGSSEN: F 1 = Enables S 0 = Disables PTGIVIS: PT 1 = Reads of correspo 0 = Reads of those PT PTGSTRT: S 1 = Starts to s 0 = Stops exe PTGWDTO: 1 1 = PTG Wat	ated: Read as '0 G Software Trig the PTG module (clearing this b PTG Enable Sing Single-Step mod Single-Step mod G Counter/Time f the PTGSDLII nding Counter/T f the PTGSDLII G Limit register tart PTG Seque sequentially exe ecuting comman	o' gger bit ⁽²⁾ e it will have no e gle-Step bit de er Visibility Cont M, PTGCxLIM Fimer registers M, PTGCxLIM of s ncer bit ecute command ds Timer Time-out s timed out	effect) trol bit or PTGTxLIM (PTGSD, PTG r PTGTxLIM re s (Continuous	l registers retur GCx, PTGTx) egisters return t	n the current v	values of the

2: This bit is only used with the PTGCTRL Step command software trigger option.

REGISTER 25-1: PTGCST: PTG CONTROL/STATUS REGISTER (CONTINUED)

- bit 1-0 **PTGITM<1:0>:** PTG Input Trigger Command Operating Mode bits⁽¹⁾
 - 11 = Single level detect with step delay is not executed on exit of command (regardless of PTGCTRL command)
 - 10 = Single level detect with step delay is executed on exit of command
 - 01 = Continuous edge detect with step delay is not executed on exit of command (regardless of PTGCTRL command)
 - 00 = Continuous edge detect with step delay is executed on exit of command
- Note 1: These bits apply to the PTGWHI and PTGWLO commands only.
 - **2:** This bit is only used with the PTGCTRL Step command software trigger option.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PTGCLK2	PTGCLK1	PTGCLK0	PTGDIV4	PTGDIV3	PTGDIV2	PTGDIV1	PTGDIV0			
bit 15	•						bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
PTGPWD3	PTGPWD2	PTGPWD1	PTGPWD0	—	PTGWDT2	PTGWDT1	PTGWDT0			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
				a						
bit 15-13		>: Select PTG	Module Clock	Source bits						
	111 = Reserv 110 = Reserv									
			urce will be T3	CLK						
	101 = PTG module clock source will be T3CLK 100 = PTG module clock source will be T2CLK									
	011 = PTG module clock source will be T1CLK									
	010 = PTG module clock source will be TAD 001 = PTG module clock source will be Fosc									
		odule clock so								
bit 12-8	PTGDIV<4:0>	-: PTG Module	Clock Presca	ler (divider) bi	ts					
	11111 = Divide-by-32 11110 = Divide-by-31									
	•									
	•									
	00001 = Divic 00000 = Divic	•								
bit 7-4	PTGPWD<3:0	0>: PTG Trigge	er Output Pulse	e-Width bits						
	1111 = All trigger outputs are 16 PTG clock cycles wide									
	1110 = All trigger outputs are 15 PTG clock cycles wide									
	•									
	•									
		gger outputs ar gger outputs ar								
bit 3	Unimplement	ted: Read as '	0'							
bit 2-0	PTGWDT<2:0	D>: Select PTO	Watchdog Tir	mer Time-out (Count Value bits	3				
		log Timer will t								
		log Timer will t log Timer will t								
		log Timer will t								
		log Timer will t								
	010 = Watchd	loa Timer will t	ime-out after 1	6 PTG clocks						
	001 = Watchd	log Timer will t	ime-out after 8							

REGISTER 25-2: PTGCON: PTG CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ADCTS4	ADCTS3	ADCTS2	ADCTS1	IC4TSS	IC3TSS	IC2TSS	IC1TSS		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
OC4CS	OC3CS	OC2CS	OC1CS	OC4TSS	OC3TSS	OC2TSS	OC1TSS		
bit 7	00303	00203	00103	004133	003133	002133	bit		
							_		
Legend:									
R = Readable				-	nented bit, read				
-n = Value at	POR	'1' = Bit is set	1	'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	ADCTS4: Sa	mple Trigger P	TGO15 for AE	OCx bit					
				t command is e roadcast comm	xecuted and is execute	d			
bit 14		mple Trigger P							
	1 = Generate	s trigger when	the broadcast	command is e	xecuted and is execute	d			
bit 13		mple Trigger P							
	1 = Generate	s trigger when	the broadcast	command is e	xecuted				
	0 = Does not	generate trigg	er when the bi	roadcast comm	and is execute	d			
bit 12	ADCTS1: Sa	mple Trigger P	TGO12 for AE	DCx bit					
				command is e					
					and is execute	d			
bit 11	-	ger/Synchroniz							
	0 = Does not	generate trigg	er/synchroniza	ation when the	st command is broadcast com		ed		
bit 10	•	• •		ce for IC3 bit					
					st command is broadcast com		ed		
bit 9	IC2TSS: Trig	ger/Synchroniz	ation Source	for IC2 bit					
					st command is broadcast com		ed		
bit 8	IC1TSS: Trig	ger/Synchroniz	ation Source	for IC1 bit					
					st command is broadcast com		ed		
bit 7	OC4CS: Cloc	ck Source for C	OC4 bit						
				dcast command he broadcast c	d is executed ommand is exe	cuted			
bit 6	OC3CS: Cloo	ck Source for C	C3 bit						
		•		dcast command he broadcast c	d is executed ommand is exe	ecuted			
bit 5		ck Source for C	-						
	1 = Generate	s clock pulse v	when the broad	dcast command he broadcast c	d is executed ommand is exe	cuted			
	is register is rea	-					and		
	「GSTRT = 1). iis register is onl	ly used with the			Sten command	I			
4 . II		.,	LIGCIND 0	L T T OTN - T T T T	Cop command				

REGISTER 25-3: PTGBTE: PTG BROADCAST TRIGGER ENABLE REGISTER^(1,2)

2: This register is only used with the PTGCTRL OPTION = 1111 Step command.

REGISTER 25-3: PTGBTE: PTG BROADCAST TRIGGER ENABLE REGISTER^(1,2) (CONTINUED)

bit 4	OC1CS: Clock Source for OC1 bit
	 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed
bit 3	OC4TSS: Trigger/Synchronization Source for OC4 bit
	 1 = Generates trigger/synchronization when the broadcast command is executed 0 = Does not generate trigger/synchronization when the broadcast command is executed
bit 2	OC3TSS: Trigger/Synchronization Source for OC3 bit
	 1 = Generates trigger/synchronization when the broadcast command is executed 0 = Does not generate trigger/synchronization when the broadcast command is executed
bit 1	OC2TSS: Trigger/Synchronization Source for OC2 bit
	 1 = Generates trigger/synchronization when the broadcast command is executed 0 = Does not generate trigger/synchronization when the broadcast command is executed
bit 0	OC1TSS: Trigger/Synchronization Source for OC1 bit
	 1 = Generates trigger/synchronization when the broadcast command is executed 0 = Does not generate trigger/synchronization when the broadcast command is executed
Note 1:	This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and

- PTGSTRT = 1).
- 2: This register is only used with the PTGCTRL OPTION = 1111 Step command.

REGISTER 25-4: PTGT0LIM: PTG TIMER0 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGT0	LIM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGTC	LIM<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 **PTGT0LIM<15:0>:** PTG Timer0 Limit Register bits

General purpose Timer0 Limit register (effective only with a PTGT0 Step command).

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 25-5: PTGT1LIM: PTG TIMER1 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PTGT1LIM<15:8>								
bit 15							bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	PTGT1LIM<7:0>									
bit 7										

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

- bit 15-0 **PTGT1LIM<15:0>:** PTG Timer1 Limit Register bits General purpose Timer1 Limit register (effective only with a PTGT1 Step command).
- **Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 25-6: PTGSDLIM: PTG STEP DELAY LIMIT REGISTER^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGSDL	IM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGSDL	_IM<7:0>			
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0 **PTGSDLIM<15:0>:** PTG Step Delay Limit Register bits Holds a PTG step delay value, representing the number of additional PTG clocks, between the start of a Step command and the completion of a Step command.

- **Note 1:** A base step delay of one PTG clock is added to any value written to the PTGSDLIM register (Step Delay = (PTGSDLIM) + 1).
 - 2: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 25-7: PTGC0LIM: PTG COUNTER 0 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC0	_IM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC0	LIM<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable bit		U = Unimpler	nented bit, read	l as '0'	

bit 15-0 **PTGC0LIM<15:0>:** PTG Counter 0 Limit Register bits

'1' = Bit is set

May be used to specify the loop count for the PTGJMPC0 Step command or as a limit register for the General Purpose Counter 0.

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 25-8: PTGC1LIM: PTG COUNTER 1 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC1	LIM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC'	ILIM<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	it	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is un			x = Bit is unk	nown			

bit 15-0 **PTGC1LIM<15:0>:** PTG Counter 1 Limit Register bits May be used to specify the loop count for the PTGJMPC1 Step command, or as a limit register for the General Purpose Counter 1.

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 25-9: PTGHOLD: PTG HOLD REGISTER⁽¹⁾

'1' = Bit is set

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGHC)LD<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGH	OLD<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable bit	t	U = Unimpler	nented bit, read	l as '0'	

bit 15-0 **PTGHOLD<15:0>:** PTG General Purpose Hold Register bits Holds user-supplied data to be copied to the PTGTxLIM, PTGCxLIM, PTGSDLIM or PTGL0 register with the PTGCOPY command.

'0' = Bit is cleared

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

n = Value at POR

x = Bit is unknown

x = Bit is unknown

REGISTER 25-10: PTGADJ: PTG ADJUST REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGA	DJ<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGA	DJ<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U =				U = Unimpler	mented bit, read	l as '0'	

bit 15-0 **PTGADJ<15:0>:** PTG Adjust Register bits This register holds user-supplied data to be added to the PTGTxLIM, PTGCxLIM, PTGSDLIM or

'0' = Bit is cleared

PTGSTRT = 1).

-n = Value at POR

REGISTER 25-11: PTGL0: PTG LITERAL 0 REGISTER⁽¹⁾

'1' = Bit is set

bit 7			PTGL)<7:0>			bit 0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
			PTGL0	<15:8>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PTGL0<15:0>:** PTG Literal 0 Register bits

This register holds the 16-bit value to be written to the AD1CHS0 register with the ${\tt PTGCTRL}$ Step command.

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

PTGL0 register with the PTGADD command.Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and

REGISTER 25-12: PTGQPTR: PTG STEP QUEUE POINTER REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15				-	•		bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	PTGQPTR<4:0>				
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown				

bit 15-5 Unimplemented: Read as '0'

bit 4-0 **PTGQPTR<4:0>:** PTG Step Queue Pointer Register bits This register points to the currently active Step command in the step queue.

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 25-13: PTGQUEX: PTG STEP QUEUE REGISTER x (x = 0-15)^(1,3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STEP(2x +	- 1)<7:0> ⁽²⁾			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STEP(2)	()<7:0> ⁽²⁾			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8STEP(2x + 1)<7:0>: PTG Step Queue Pointer Register bits⁽²⁾
A queue location for storage of the STEP(2x +1) command byte.bit 7-0STEP(2x)<7:0>: PTG Step Queue Pointer Register bits⁽²⁾

A queue location for storage of the STEP(2x) command byte.

- **Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).
 - 2: Refer to Table 25-1 for the Step command encoding.
 - 3: The Step registers maintain their values on any type of Reset.

25.3 Step Commands and Format

TABLE 25-1: PTG STEP COMMAND FORMAT

Step Command Byte:				
		STEPx<7:0>		
CI	MD<3:0>		OPTION<3:0>	
bit 7		bit 4 bit 3		bit 0

bit 7-4	CMD<3:0>	Step Command	Command Description
	0000	PTGCTRL	Execute control command as described by OPTION<3:0>
	0001	PTGADD	Add contents of PTGADJ register to target register as described by OPTION<3:0>
		PTGCOPY	Copy contents of PTGHOLD register to target register as described by OPTION<3:0>
	001x	PTGSTRB	Copy the value contained in CMD0:OPTION<3:0> to the CH0SA<4:0> bits (AD1CHS0<4:0>)
	0100	PTGWHI	Wait for a low-to-high edge input from selected PTG trigger input as described by OPTION<3:0>
	0101	PTGWLO	Wait for a high-to-low edge input from selected PTG trigger input as described by OPTION<3:0>
	0110	Reserved	Reserved
	0111	PTGIRQ	Generate individual interrupt request as described by OPTION<3:0>
	100x	PTGTRIG	Generate individual trigger output as described by < <cmd0>:OPTION<3:0>></cmd0>
	101x	PTGJMP	Copy the value indicated in < <cmd0>:OPTION<3:0>> to the Queue Pointer (PTGQPTR) and jump to that step queue</cmd0>
	110x	PTGJMPC0	PTGC0 = PTGC0LIM: Increment the Queue Pointer (PTGQPTR)
			$PTGC0 \neq PTGC0LIM$: Increment Counter 0 (PTGC0) and copy the value indicated in < <cmd0>:OPTION<3:0>> to the Queue Pointer (PTGQPTR) and jump to that step queue</cmd0>
	111x	PTGJMPC1	PTGC1 = PTGC1LIM: Increment the Queue Pointer (PTGQPTR)
			$PTGC1 \neq PTGC1LIM$: Increment Counter 1 (PTGC1) and copy the value indicated in < <cmd0>:OPTION<3:0>> to the Queue Pointer (PTGQPTR) and jump to that step queue</cmd0>

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 25-2 for the trigger output descriptions.

Step Command	OPTION<3:0>	Option Description
PTGCTRL(1)	0000	Reserved
	0001	Reserved
	0010	Disable Step Delay Timer (PTGSD)
	0011	Reserved
	0100	Reserved
	0101	Reserved
	0110	Enable Step Delay Timer (PTGSD)
	0111	Reserved
	1000	Start and wait for the PTG Timer0 to match Timer0 Limit register
	1001	Start and wait for the PTG Timer1 to match Timer1 Limit register
	1010	Reserved
	1011	Wait for software trigger bit transition from low-to-high before continuing (PTGSWT = 0 to 1)
	1100	Copy contents of the Counter 0 register to the AD1CHS0 register
	1101	Copy contents of the Counter 1 register to the AD1CHS0 register
	1110	Copy contents of the Literal 0 register to the AD1CHS0 register
	1111	Generate the triggers indicated in the PTG Broadcast Trigger Enable register (PTGBTE)
PTGADD ⁽¹⁾	0000	Add contents of PTGADJ register to the Counter 0 Limit register (PTGC0LIN
	0001	Add contents of PTGADJ register to the Counter 1 Limit register (PTGC1LIN
	0010	Add contents of PTGADJ register to the Timer0 Limit register (PTGT0LIM)
	0011	Add contents of PTGADJ register to the Timer1 Limit register (PTGT1LIM)
	0100	Add contents of PTGADJ register to the Step Delay Limit register (PTGSDLI
	0101	Add contents of PTGADJ register to the Literal 0 register (PTGL0)
	0110	Reserved
	0111	Reserved
PTGCOPY ⁽¹⁾	1000	Copy contents of PTGHOLD register to the Counter 0 Limit register (PTGC0LIM)
	1001	Copy contents of PTGHOLD register to the Counter 1 Limit register (PTGC1LIM)
	1010	Copy contents of PTGHOLD register to the Timer0 Limit register (PTGT0LI
	1011	Copy contents of PTGHOLD register to the Timer1 Limit register (PTGT1LIN
	1100	Copy contents of PTGHOLD register to the Step Delay Limit register (PTGSDLIM)
	1101	Copy contents of PTGHOLD register to the Literal 0 register (PTGL0)
	1110	Reserved
	1111	Reserved

TABLE 25-1: PTG STEP COMMAND FORMAT (CONTINUED)

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 25-2 for the trigger output descriptions.

bit 3-0	Step Command	OPTION<3:0>	Option Description				
	PTGWHI(1)	0000	PWM Special Event Trigger				
	or (1)	0001	PWM master time base synchronization output				
	PTGWLO(1)	0010	PWM1 interrupt				
		0011	PWM2 interrupt				
		0100	PWM3 interrupt				
		0101	PWM4 interrupt				
		0110	PWM5 interrupt				
		0111	OC1 Trigger Event				
		1000	OC2 Trigger Event				
		1001	IC1 Trigger Event				
		1010	CMP1 Trigger Event				
		1011 1100 1101	CMP2 Trigger Event				
			CMP3 Trigger Event				
			CMP4 Trigger Event ADC conversion done interrupt				
		1110					
		1111	INT2 external interrupt				
	PTGIRQ(1)	0000	Generate PTG Interrupt 0				
		0001	Generate PTG Interrupt 1				
		0010	Generate PTG Interrupt 2				
		0011	Generate PTG Interrupt 3				
		0100	Reserved				
		•	•				
			•				
		1111	Reserved				
	PTGTRIG ⁽²⁾	00000	PTGO0				
	1 1011110	00001	PTGO1				
		•	•				
		•	•				
		•	•				
		11110	PTGO30				
		11111	PTGO31				

TABLE 25-1: PTG STEP COMMAND FORMAT (CONTINUED)

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 25-2 for the trigger output descriptions.

PTG Output Number	PTG Output Description
PTGO0	Trigger/Synchronization Source for OC1
PTGO1	Trigger/Synchronization Source for OC2
PTGO2	Trigger/Synchronization Source for OC3
PTGO3	Trigger/Synchronization Source for OC4
PTGO4	Clock Source for OC1
PTGO5	Clock Source for OC2
PTGO6	Clock Source for OC3
PTGO7	Clock Source for OC4
PTGO8	Trigger/Synchronization Source for IC1
PTGO9	Trigger/Synchronization Source for IC2
PTGO10	Trigger/Synchronization Source for IC3
PTGO11	Trigger/Synchronization Source for IC4
PTGO12	Sample Trigger for ADC
PTGO13	Sample Trigger for ADC
PTGO14	Sample Trigger for ADC
PTGO15	Sample Trigger for ADC
PTGO16	PWM Time Base Synchronous Source for PWM
PTGO17	PWM Time Base Synchronous Source for PWM
PTGO18	Mask Input Select for Op Amp/Comparator
PTGO19	Mask Input Select for Op Amp/Comparator
PTGO20	Reserved
PTGO21	Reserved
PTGO22	Reserved
PTGO23	Reserved
PTGO24	Reserved
PTGO25	Reserved
PTGO26	Reserved
PTGO27	Reserved
PTGO28	Reserved
PTGO29	Reserved
PTGO30	PTG Output to PPS Input Selection
PTGO31	PTG Output to PPS Input Selection

TABLE 25-2: PTG OUTPUT DESCRIPTIONS

26.0 OP AMP/COMPARATOR MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Op Amp/ Comparator" (DS7000357), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGM3XX/6XX/7XX devices contain up to five comparators that can be configured in various ways. Comparators, CMP1, CMP2, CMP3 and CMP5, also have the option to be configured as op amps, with the output being brought to an external pin for gain/ filtering connections. As shown in Figure 26-1, individual comparator options are specified by the comparator module's Special Function Register (SFR) control bits.

These options allow users to:

- · Select the edge for trigger and interrupt generation
- · Configure the comparator voltage reference
- · Configure output blanking and masking
- Configure as a comparator or op amp (CMP1, CMP2, CMP3 and CMP5 only)

Note: Not all op amp/comparator input/output connections are available on all devices. See the "Pin Diagrams" section for available connections.




FIGURE 26-1: OP AMP/COMPARATOR x MODULE BLOCK DIAGRAM






FIGURE 26-2: OP AMP/COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM







© 2013-2014 Microchip Technology Inc.

26.1 Op Amp Application Considerations

There are two configurations to take into consideration when designing with the op amp modules that are available in the dsPIC33EPXXXGM3XX/6XX/7XX devices. Configuration A (see Figure 26-5) takes advantage of the internal connection to the ADCx module to route the output of the op amp directly to the ADCx for measurement. Configuration B (see Figure 26-6) requires that the designer externally route the output of the op amp (OAxOUT) to a separate analog input pin (ANy) on the device. Table 33-53 in **Section 33.0 "Electrical Characteristics**" describes the performance characteristics for the op amps, distinguishing between the two configuration types where applicable.

26.1.1 OP AMP CONFIGURATION A

Figure 26-5 shows a typical inverting amplifier circuit taking advantage of the internal connections from the op amp output to the input of the ADCx. The advantage of this configuration is that the user does not need to consume another analog input (ANy) on the device, and allows the user to simultaneously sample all three op amps with the ADCx module, if needed. However, the presence of the internal resistance, RINT1, adds an error in the feedback path. Since RINT1 is an internal resistance, in relation to the op amp output (VOAXOUT) and ADCx internal connection (VADC), RINT1 must be included in the numerator term of the transfer function. See Table 33-52 in Section 33.0 "Electrical Characteristics" for the typical value of RINT1. Table 33-57 and Table 33-58 in Section 33.0 "Electrical Characteristics" describe the minimum sample time (TSAMP) requirements for the ADCx module in this configuration. Figure 26-5 also defines the equations that should be used when calculating the expected voltages at points, VADC and VOAXOUT.




FIGURE 26-5: OP AMP CONFIGURATION A

Note 1: See Table 33-56 for the Typical value.

- 2: See Table 33-52 for the Minimum value for the feedback resistor.
- 3: See Table 33-59 and Table 33-60 for the Minimum Sample Time (TSAMP).
- 4: CVREF10 or CVREF20 are two options that are available for supplying bias voltage to the op amps.

26.1.2 OP AMP CONFIGURATION B

Figure 26-6 shows a typical inverting amplifier circuit with the output of the op amp (OAxOUT) externally routed to a separate analog input pin (ANy) on the device. This op amp configuration is slightly different in terms of the op amp output and the ADCx input connection, therefore, RINT1 is not included in the transfer function. However, this configuration requires the designer to externally route the op amp output (OAxOUT) to another analog input pin (ANy). See Table 33-52 in Section 33.0 "Electrical Characteristics" for the typical value of RINT1. Table 33-57 and Table 33-58 in Section 33.0 "Electrical Characteristics" describe the minimum sample time (TSAMP) requirements for the ADCx module in this configuration.

Figure 26-6 also defines the equation to be used to calculate the expected voltage at point, VOAxOUT. This is the typical inverting amplifier equation.

OP AMP CONFIGURATION B

FIGURE 26-6:


26.2 Op Amp/Comparator Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

26.2.1 KEY RESOURCES

- "Op Amp/Comparator" (DS70000357) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- · Development Tools



- See Table 33-59 and Table 33-60 for the Minimum Sample Time (TSAMP).
- 4: CVREF10 or CVREF20 are two options that are available for supplying bias voltage to the op amps.

© 2013-2014 Microchip Technology Inc.

26.3 Op Amp/Comparator Control Registers

1 = VIN + < VIN - 0 = VIN + > VIN - 0

R/W-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0			
PSIDL		—	C5EVT ⁽¹⁾	C4EVT ⁽¹⁾	C3EVT ⁽¹⁾	C2EVT ⁽¹⁾	C1EVT ⁽¹⁾			
bit 15							bit 8			
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0			
—	—	—	C5OUT ⁽²⁾	C4OUT ⁽²⁾	C3OUT ⁽²⁾	C2OUT ⁽²⁾	C10UT ⁽²⁾			
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable	e bit	U = Unimpler	nented bit, read	l as '0'				
-n = Value a	-n = Value at POR '1' = Bit is set		t	'0' = Bit is cle	ared	x = Bit is unknown				
bit 15	PSIDL: Op A	PSIDL: Op Amp/Comparator Stop in Idle Mode bit								
			of all op amps/ all op amps/co		vhen device ent lle mode	ers Idle mode				
bit 14-13	Unimpleme	nted: Read as	·0'							
bit 12	C5EVT:C1E	VT: Op Amp/Co	omparator 1-5 I	Event Status bi	it(1)					
		comparator ev	•							
	0 = Op amp/	comparator ev	ent did not occ	ur						
bit 7-5	Unimpleme	nted: Read as	'0'							
bit 4-0	C50UT:C10	C5OUT:C1OUT: Op Amp/Comparator 1-5 Output Status bit ⁽²⁾								
	When CPOL									
	1 = VIN+ > V									
	0 = VIN + < V									
	When CPOL	<u>= 1:</u>								

REGISTER 26-1: CMSTAT: OP AMP/COMPARATOR STATUS REGISTER

- **Note 1:** Reflects the value of the of the CEVT bit in the respective Op Amp/Comparator x Control register, CMxCON<9>.
 - 2: Reflects the value of the COUT bit in the respective Op Amp/Comparator x Control register, CMxCON<8>.

REGISTER 26-2: CMxCON: OP AMP/COMPARATOR x CONTROL REGISTER (x = 1, 2, 3 OR 5)

		• • •						
R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
CON	COE	CPOL	_	_	OPMODE ⁽²⁾	CEVT ⁽³⁾	COUT	
bit 15					•		bit 8	
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	
EVPOL1 ⁽³⁾	EVPOL0 ⁽³⁾	—	CREF ⁽¹⁾	_	—	CCH1 ⁽¹⁾	CCH0 ⁽¹⁾	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		

bit 15	CON: Op Amp/Comparator Enable bit
	1 = Comparator is enabled
	0 = Comparator is disabled
bit 14	COE: Comparator Output Enable bit
	1 = Comparator output is present on the CxOUT pin
	0 = Comparator output is internal only
bit 13	CPOL: Comparator Output Polarity Select bit
	1 = Comparator output is inverted
	0 = Comparator output is not inverted
bit 12-11	Unimplemented: Read as '0'
bit 10	OPMODE: Op Amp Select bit ⁽²⁾
	1 = Op amp is enabled
	0 = Op amp is disabled
bit 9	CEVT: Comparator Event bit ⁽³⁾
	1 = Comparator event, according to the EVPOL<1:0> settings, occurred; disables future triggers and
	interrupts until the bit is cleared
	0 = Comparator event did not occur
bit 8	COUT: Comparator Output bit
	When CPOL = 0 (non-inverted polarity):
	1 = VIN + > VIN-
	0 = VIN + < VIN-
	When CPOL = 1 (inverted polarity):
	1 = VIN + < VIN-
	0 = VIN + > VIN-

- **Note 1:** Inputs that are selected and not available will be tied to Vss. See the "**Pin Diagrams**" section for available inputs for each package.
 - **2:** The op amp and the comparator can be used simultaneously in these devices. The OPMODE bit only enables the op amp while the comparator is still functional.
 - **3:** After configuring the comparator, either for a high-to-low or low-to-high COUT transition (EVPOL<1:0> (CMxCON<7:6>) = 10 or 01), the Comparator Event bit, CEVT (CMxCON<9>), and the Comparator Combined Interrupt Flag, CMPIF (IFS1<2>), **must be cleared** before enabling the Comparator Interrupt Enable bit, CMPIE (IEC1<2>).

REGISTER 26-2: CMxCON: OP AMP/COMPARATOR x CONTROL REGISTER (x = 1, 2, 3 OR 5) (CONTINUED)

bit 7-6	EVPOL<1:0>: Trigger/Event/Interrupt Polarity Select bits ⁽³⁾
	11 = Trigger/event/interrupt generated on any change of the comparator output (while CEVT = 0)
	10 = Trigger/event/interrupt generated only on high-to-low transition of the polarity selected comparator output (while CEVT = 0)
	If CPOL = 1 (inverted polarity): Low-to-high transition of the comparator output.
	If CPOL = 0 (non-inverted polarity): High-to-low transition of the comparator output.
	01 = Trigger/event/interrupt generated only on low-to-high transition of the polarity selected comparator output (while CEVT = 0)
	If CPOL = 1 (inverted polarity):
	High-to-low transition of the comparator output.
	If CPOL = 0 (non-inverted polarity):
	Low-to-high transition of the comparator output.
	00 = Trigger/event/interrupt generation is disabled.
bit 5	Unimplemented: Read as '0'
bit 4	CREF: Comparator Reference Select bit (VIN+ input) ⁽¹⁾
	 1 = VIN+ input connects to internal CVREFIN voltage 0 = VIN+ input connects to CxIN1+ pin
bit 3-2	Unimplemented: Read as '0'
bit 1-0	CCH<1:0>: Op Amp/Comparator Channel Select bits ⁽¹⁾
	 11 = Inverting input of op amp/comparator connects to CxIN4- pin 10 = Inverting input of op amp/comparator connects to CxIN3- pin 01 = Inverting input of op amp/comparator connects to CxIN2- pin 00 = Inverting input of op amp/comparator connects to CxIN1- pin
Note 1:	Inputs that are selected and not available will be tied to Vss. See the "Pin Diagrams" section for available

- **Note 1:** Inputs that are selected and not available will be tied to Vss. See the "**Pin Diagrams**" section for available inputs for each package.
 - **2:** The op amp and the comparator can be used simultaneously in these devices. The OPMODE bit only enables the op amp while the comparator is still functional.
 - **3:** After configuring the comparator, either for a high-to-low or low-to-high COUT transition (EVPOL<1:0> (CMxCON<7:6>) = 10 or 01), the Comparator Event bit, CEVT (CMxCON<9>), and the Comparator Combined Interrupt Flag, CMPIF (IFS1<2>), **must be cleared** before enabling the Comparator Interrupt Enable bit, CMPIE (IEC1<2>).

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0			
CON	COE	CPOL			—	CEVT ⁽²⁾	COUT			
bit 15		1					bit			
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0			
EVPOL1 ⁽²⁾	EVPOL0 ⁽²⁾	_	CREF ⁽¹⁾		_	CCH1 ⁽¹⁾	CCH0 ⁽¹⁾			
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea		x = Bit is unkn	iown			
bit 15	CON: Op Am	p/Comparator	Enable bit							
	1 = Comparator is enabled									
	0 = Comparat	or is disabled								
bit 14	COE: Comparator Output Enable bit									
	1 = Comparator output is present on the CxOUT pin									
		or output is in								
bit 13	CPOL: Comparator Output Polarity Select bit									
	1 = Comparator output is inverted									
	-	or output is no								
bit 12-10	Unimplemen									
bit 9	CEVT: Compa									
		tor event, acc s until the bit is		VPOL<1:0> se	ttings, occurre	d; disables futur	e triggers ar			
bit 8	 0 = Comparator event did not occur COUT: Comparator Output bit 									
	When CPOL = 0 (non-inverted polarity):									
	1 = VIN+ > VIN-									
	$0 = V_{IN} + \langle V_{IN} - V_{IN} \rangle$									
		_ 1 (insum the due	olarity):							
	When CPOL :		olanty).							
	When CPOL : 1 = VIN+ < VIN 0 = VIN+ > VIN	N-	olanty).							

2: After configuring the comparator, either for a high-to-low or low-to-high COUT transition (EVPOL<1:0> (CMxCON<7:6>) = 10 or 01), the Comparator Event bit, CEVT (CMxCON<9>), and the Comparator Combined Interrupt Flag, CMPIF (IFS1<2>), **must be cleared** before enabling the Comparator Interrupt Enable bit, CMPIE (IEC1<2>).

CM4CON: OP AMP/COMPARATOR 4 CONTROL REGISTER (CONTINUED) REGISTER 26-3: EVPOL<1:0>: Trigger/Event/Interrupt Polarity Select bits⁽²⁾ bit 7-6 11 = Trigger/event/interrupt generated on any change of the comparator output (while CEVT = 0) 10 = Trigger/event/interrupt generated only on high-to-low transition of the polarity selected comparator output (while CEVT = 0) If CPOL = 1 (inverted polarity): Low-to-high transition of the comparator output. If CPOL = 0 (non-inverted polarity): High-to-low transition of the comparator output. 01 = Trigger/event/interrupt generated only on low-to-high transition of the polarity selected comparator output (while CEVT = 0) If CPOL = 1 (inverted polarity): High-to-low transition of the comparator output. If CPOL = 0 (non-inverted polarity): Low-to-high transition of the comparator output. 00 = Trigger/event/interrupt generation is disabled Unimplemented: Read as '0' bit 5 **CREF:** Comparator Reference Select bit (VIN+ input)⁽¹⁾ bit 4 1 = VIN+ input connects to internal CVREFIN voltage 0 = VIN+ input connects to C4IN1+ pin bit 3-2 Unimplemented: Read as '0' CCH<1:0>: Comparator Channel Select bits⁽¹⁾ bit 1-0 11 = VIN- input of comparator connects to OA3/AN6 10 = VIN- input of comparator connects to OA2/AN0 01 = VIN- input of comparator connects to OA1/AN3 00 = VIN- input of comparator connects to C4IN1-Note 1: Inputs that are selected and not available will be tied to Vss. See the "Pin Diagrams" section for available inputs for each package.

2: After configuring the comparator, either for a high-to-low or low-to-high COUT transition (EVPOL<1:0> (CMxCON<7:6>) = 10 or 01), the Comparator Event bit, CEVT (CMxCON<9>), and the Comparator Combined Interrupt Flag, CMPIF (IFS1<2>), **must be cleared** before enabling the Comparator Interrupt Enable bit, CMPIE (IEC1<2>).

REGISTER 26-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT **CONTROL REGISTER**

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	RW-0
—	_	—	—	SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0
bit 15 bit							

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SELSRCB3	SELSRCB2	SELSRCB1	SELSRCB0	SELSRCA3	SELSRCA2	SELSRCA1	SELSRCA0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12	Unimplemented: Read as '0'
bit 11-8	SELSRCC<3:0>: Mask C Input Select bits
	1111 = FLT4
	1110 = FLT2
	1101 = PTGO19
	1100 = PTGO18
	1011 = PWM6H
	1010 = PWM6L
	1001 = PWM5H
	1000 = PWM5L 0111 = PWM4H
	0110 = PWM4L
	0101 = PWM3H
	0100 = PWM3L
	0011 = PWM2H
	0010 = PWM2L
	0001 = PWM1H
	0000 = PWM1L
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4
bit 7-4	1111 = FLT4 1110 = FLT2
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4H 0101 = PWM3H 0100 = PWM3L
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4H 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4H 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H 0010 = PWM2L
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4H 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H

REGISTER 26-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT CONTROL REGISTER (CONTINUED)

bit 3-0 SELSRCA<3:0>: Mask A Input Select bits 1111 = FLT4

1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4H 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H 0010 = PWM2L

0001 = PWM1H 0000 = PWM1L

	REGI								
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
HLMS		OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN		
bit 15							bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'			
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unki	nown		
	-		-				-		
bit 15	HLMS: High	or Low-Level	/lasking Select	bit					
	•		•		erted ('0') comp	arator signal fror	m propagati		
						arator signal fror			
bit 14	Unimpleme	nted: Read as	'0'						
bit 13	OCEN: OR	Gate C Input Ei	nable bit						
		onnected to the							
		ot connected to	•						
bit 12		OCNEN: OR Gate C Input Inverted Enable bit							
		Inverted MCI is connected to the OR gate Inverted MCI is not connected to the OR gate							
bit 11				IR yale					
	t 11 OBEN: OR Gate B Input Enable bit 1 = MBI is connected to the OR gate								
		ot connected to							
bit 10	OBNEN: OF	R Gate B Input I	nverted Enable	e bit					
		MBI is connect							
			0 = Inverted MBI is not connected to the OR gate						
L:1 0	UAEN: UR		abla bit	guto					
bit 9	1 - MALia a	-	nable bit	Juli gala					
bit 9		onnected to the	OR gate	gute					
	0 = MAI is n	onnected to the ot connected to	OR gate the OR gate	-					
bit 9 bit 8	0 = MAI is n OANEN: OF	onnected to the ot connected to R Gate A Input I	OR gate the OR gate nverted Enable	e bit					
	0 = MAI is n OANEN: OF 1 = Inverted	onnected to the ot connected to	OR gate the OR gate nverted Enable red to the OR g	e bit late					
	0 = MAI is n OANEN: OF 1 = Inverted 0 = Inverted	onnected to the ot connected to R Gate A Input I MAI is connect	OR gate the OR gate nverted Enable red to the OR g nected to the C	e bit late DR gate					
bit 8	0 = MAI is n OANEN: OF 1 = Inverted 0 = Inverted NAGS: AND 1 = Inverted	onnected to the ot connected to R Gate A Input I MAI is connect MAI is not con O Gate Output In ANDI is conne	OR gate the OR gate nverted Enable red to the OR g nected to the O nverted Enable cted to the OR	e bit late DR gate bit gate					
bit 8 bit 7	0 = MAI is n OANEN: OF 1 = Inverted 0 = Inverted NAGS: ANE 1 = Inverted 0 = Inverted	onnected to the ot connected to R Gate A Input I MAI is connect MAI is not com Gate Output In ANDI is conne ANDI is not co	OR gate the OR gate nverted Enable red to the OR g nected to the O nverted Enable cted to the OR nnected to the OR	e bit late DR gate bit gate					
bit 8 bit 7	0 = MAI is n OANEN: OF 1 = Inverted 0 = Inverted NAGS: AND 1 = Inverted 0 = Inverted PAGS: AND	onnected to the ot connected to R Gate A Input I MAI is connect MAI is not com Gate Output II ANDI is conne ANDI is not co Gate Output E	OR gate the OR gate nverted Enable red to the OR g nected to the OR nverted Enable cted to the OR nnected to the nable bit	e bit late DR gate bit gate					
bit 8 bit 7	0 = MAI is n OANEN: OF 1 = Inverted 0 = Inverted NAGS: ANE 1 = Inverted 0 = Inverted PAGS: AND 1 = ANDI is	onnected to the ot connected to R Gate A Input I MAI is connect MAI is not com Gate Output II ANDI is conne ANDI is not co Gate Output E connected to th	OR gate the OR gate nverted Enable red to the OR g nected to the OR nverted Enable cted to the OR nnected to the nable bit re OR gate	e bit late DR gate bit gate					
bit 8	0 = MAI is n OANEN: OF 1 = Inverted 0 = Inverted NAGS: AND 1 = Inverted 0 = Inverted PAGS: AND 1 = ANDI is 0 = ANDI is	A connected to the ot connected to a connected to a connected to MAI is connect MAI is not con a connected to the connected to the not connected to the connected to the connected to the connected to the connected to the connected to the connected to the connect	OR gate the OR gate nverted Enable ded to the OR g nected to the OR nverted Enable cted to the OR nnected to the nable bit ne OR gate to the OR gate	e bit late DR gate bit gate					
bit 8 bit 7 bit 6	0 = MAI is n OANEN: OF 1 = Inverted 0 = Inverted NAGS: AND 1 = Inverted PAGS: AND 1 = ANDI is 0 = ANDI is ACEN: AND	onnected to the ot connected to R Gate A Input I MAI is connect MAI is not com Gate Output II ANDI is conne ANDI is not co Gate Output E connected to th	OR gate the OR gate nverted Enable red to the OR g nected to the OR nverted Enable cted to the OR nnected to the nable bit to the OR gate to the OR gate Enable bit	e bit late DR gate bit gate					
bit 8 bit 7 bit 6	0 = MAI is n OANEN: OF 1 = Inverted 0 = Inverted NAGS: AND 1 = Inverted PAGS: AND 1 = ANDI is 0 = ANDI is ACEN: AND 1 = MCI is c	A connected to the ot connected to a Gate A Input I MAI is connect MAI is not con O Gate Output In ANDI is conne ANDI is not co O Gate Output E connected to th not connected O Gate C Input E	OR gate the OR gate nverted Enable red to the OR g nected to the OR nverted Enable cted to the OR nnected to the nable bit to the OR gate to the OR gate Enable bit a AND gate	e bit late DR gate bit gate					
bit 8 bit 7 bit 6	0 = MAI is n OANEN: OF 1 = Inverted 0 = Inverted NAGS: AND 1 = Inverted PAGS: AND 1 = ANDI is 0 = ANDI is ACEN: AND 1 = MCI is c 0 = MCI is n ACNEN: AN	onnected to the ot connected to R Gate A Input I MAI is connect MAI is not con O Gate Output II ANDI is conne ANDI is not co O Gate Output E connected to the not connected to O Gate C Input E onnected to the ot connected to ID Gate C Input	OR gate the OR gate nverted Enable red to the OR g nected to the OR nverted Enable cted to the OR nnected to the nable bit to the OR gate to the OR gate Enable bit AND gate the AND gate	e bit late DR gate bit gate OR gate					
bit 8 bit 7 bit 6 bit 5	0 = MAI is n OANEN: OF 1 = Inverted 0 = Inverted NAGS: AND 1 = Inverted PAGS: AND 1 = ANDI is 0 = ANDI is ACEN: AND 1 = MCI is c 0 = MCI is n ACNEN: AN 1 = Inverted	onnected to the ot connected to R Gate A Input I MAI is connect MAI is not com O Gate Output II ANDI is conne ANDI is not co O Gate Output E connected to the not connected to the onnected to the ot connected to the	OR gate the OR gate nverted Enable red to the OR g nected to the OR nverted Enable cted to the OR nnected to the nable bit to the OR gate to the OR gate Enable bit AND gate the AND gate the AND gate the to the AND	e bit late DR gate bit gate OR gate					

REGISTER 26-5 CMXMSKCON: COMPARATOR X MASK GATING CONTROL

© 2013-2014 Microchip Technology Inc.

REGISTER 26-5: **CMxMSKCON: COMPARATOR x MASK GATING CONTROL REGISTER (CONTINUED)**

- bit 3 ABEN: AND Gate B Input Enable bit
 - 1 = MBI is connected to the AND gate
 - 0 = MBI is not connected to the AND gate
- bit 2 ABNEN: AND Gate B Input Inverted Enable bit 1 = Inverted MBI is connected to the AND gate
- 0 = Inverted MBI is not connected to the AND gate bit 1 AAEN: AND Gate A Input Enable bit 1 = MAI is connected to the AND gate 0 = MAI is not connected to the AND gate bit 0
 - AANEN: AND Gate A Input Inverted Enable bit
 - 1 = Inverted MAI is connected to the AND gate
 - 0 = Inverted MAI is not connected to the AND gate

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_	—	—	—	_
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0
bit 7							bit C
Legend:							
R = Readable		W = Writable	bit	•	mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown
			- 1				
bit 15-7	=	ted: Read as '					
bit 6-4		: Comparator F	liter Input Clo	ock Select bits			
	111 = T5CLK						
	110 = T4CLK						
	101 = T3CLK 100 = T2CLK						
	011 = SYNC						
	010 = SYNC						
	001 = Fosc ⁽⁴	L)					
	$000 = FP^{(4)}$						
bit 3	CFLTREN: C	comparator Filte	er Enable bit				
	1 = Digital filt	er is enabled					
	0 = Digital filter is disabled						
bit 2-0	CFDIV<2:0>:	Comparator F	ilter Clock Div	ide Select bits			
	111 = Clock Divide 1:128						
	110 = Clock I						
	101 = Clock I						
	100 = Clock I						
	011 = Clock I						
	010 = Clock 001 = Clock						
	001 = Clock 000 = Clock						
Note 1: Se	e the Type C Ti	mer Block Diag	ram (Figure 1	3-2).			
2 : Se	e the Type B Tir	mer Block Diag	ram (Figure 1	3-1).			

- **2:** See the Type B Timer Block Diagram (Figure 13-1).
 - 3: See the PWMx Module Register Interconnect Diagram (Figure 16-2).
 - 4: See the Oscillator System Diagram (Figure 9-1).

U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0			
		_	_	CVRR1	VREFSEL	_				
bit 15			·				bi			
				5444.6		5444.6				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CVREN	CVROE	CVRR0	CVRSS	CVR3	CVR2	CVR1	CVR0			
bit 7							bit			
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown			
-										
bit 15-12	Unimplemen	ted: Read as '	0'							
bit 11	CVRR1: Com See bit 5.	nparator Voltage	e Reference I	Range Selectio	on bit					
bit 10	VREFSEL: V	oltage Referen	ce Select bit							
		VREFSEL: Voltage Reference Select bit 1 = CVREFIN = VREF+								
	0 = CVREFIN	is generated by	the resistor	network						
bit 9-8	Unimplemen	ted: Read as '	0'							
bit 7	CVREN: Con	CVREN: Comparator Voltage Reference Enable bit								
	 1 = Comparator voltage reference circuit is powered on 0 = Comparator voltage reference circuit is powered down 									
bit 6	CVROE: Con	CVROE: Comparator Voltage Reference Output Enable on CVREF10 Pin bit								
		evel is output or evel is disconne								
bit 11, 5	CVRR<1:0>:	CVRR<1:0>: Comparator Voltage Reference Range Selection bits								
	10 = 0.33 CV 01 = 0.00 CV	'RSRC to 0.94, v 'RSRC to 0.96, v 'RSRC to 0.67, v 'RSRC to 0.75, v	vith CVRSRC/2 vith CVRSRC/2	24 step-size 24 step-size						
bit 4		nparator Voltag		-	on hit					
	1 = Compara	tor voltage refe tor voltage refe	rence source	, CVRSRC = C\	/ref+ – Avss					
bit 3-0		•			ion $0 \le CVR < 3$:)> < 15 bits				
	When CVRR	-	-							
	When CVRR	, ,		24) ● (CVRSRC)						
	When CVRR		0.0.72							
		R<3:0>/24) • (0	CVRSRC)							
	When CVRR	<1:0> = 00:								
) • (CVRSRC) +								

REGISTER 26-7: CVR1CON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER 1

REGISTER 26-8: CVR2CON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER 2

U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0			
		_		CVRR1	VREFSEL		—			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CVREN	CVROE	CVRR0	CVRSS	CVR3	CVR2	CVR1	CVR0			
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15-12	Unimplemen	ted: Read as '	0'							
bit 11	CVRR1: Com	parator Voltag	e Reference F	Range Selectio	on bit					
	See bit 5.									
bit 10		oltage Referen								
		e source for inv e source for inv								
bit 9-8	Unimplemen	ted: Read as '	0'							
bit 7	CVREN: Com	CVREN: Comparator Voltage Reference Enable bit								
	1 = Comparator voltage reference circuit is powered on									
	0 = Comparat	tor voltage refe	erence circuit i	s powered dov	vn					
bit 6 CVROE: Comparator Voltage Reference				Output Enable	on CVREF20 Pi	n bit				
		evel is output o evel is disconne								
bit 11, 5	CVRR<1:0>:	CVRR<1:0>: Comparator Voltage Reference Range Selection bits								
	11 = 0.00 CVRSRC to 0.94, with CVRSRC/16 step-size									
	10 = 0.33 CVRSRC to 0.96, with CVRSRC/24 step-size									
	01 = 0.00 CVRsRc to 0.67, with CVRsRc/24 step-size 00 = 0.25 CVRsRc to 0.75, with CVRsRc/32 step-size									
bit 4		nparator Voltag		•	on bit					
		tor voltage refe								
	•	tor voltage refe								
bit 3-0	CVR<3:0> Co	omparator Volta	age Reference	e Value Selecti	ion $0 \le CVR < 3:0$)> ≤ 15 bits				
	When CVRR-									
		R<3:0>/16) • (0	CVRSRC)							
	When CVRR	<u><1:0> = 10:</u>) ● (CVRSRC) +	(C)/D<2.0>/2	$(1) \circ (C) (c = c)$						
	When CVRR	, , ,	(∪∨⊼৲३.0≯/2	+) ■ (GVRSRC)						
		<u><1.0> = 0⊥.</u> R<3:0>/24) ● ((CVRSRC)							
	When CVRR	, ,	,							

NOTES:

27.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Real-Time Clock and Calendar (RTCC)" (DS70584), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter discusses the Real-Time Clock and Calendar (RTCC) module and its operation.

Some of the key features of this module are:

- · Time: Hours, Minutes and Seconds
- 24-Hour Format (military time)
- · Calendar: Weekday, Date, Month and Year
- Alarm Configurable
- Year Range: 2000 to 2099
- Leap Year Correction
- BCD Format for Compact Firmware
- · Optimized for Low-Power Operation
- User Calibration with Auto-Adjust
- Calibration Range: ±2.64 Seconds Error per Month
- Requirements: External 32.768 kHz Clock Crystal
- Alarm Pulse or Seconds Clock Output on RTCC Pin

The RTCC module is intended for applications where accurate time must be maintained for extended periods with minimum to no intervention from the CPU. The RTCC module is optimized for low-power usage to provide extended battery lifetime while keeping track of time.

The RTCC module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

The hours are available in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.

dsPIC33EPXXXGM3XX/6XX/7XX




FIGURE 27-1: RTCC BLOCK DIAGRAM

Note: The RTCC is only operational on devices which include the SOSC; therefore, the RTCC module is not available on 44-pin devices.

27.1 Writing to the RTCC Timer

Note:	To allow the RTCC module to be
	clocked by the secondary crystal oscil-
	lator, the Secondary Oscillator Enable
	(LPOSCEN) bit in the Oscillator Control
	(OSCCON<1>) register must be set. For
	further details, refer to the "dsPIC33/
	PIC24 Family Reference Manual",
	"Oscillator" (DS70580).

The user application can configure the time and calendar by writing the desired seconds, minutes, hours, weekday, date, month and year to the RTCC registers. Under normal operation, writes to the RTCC Timer registers are not allowed. Attempted writes will appear to execute normally, but the contents of the registers will remain unchanged. To write to the RTCC register, the RTCWREN bit (RCFGCAL<13>) must be set. Setting the RTCWREN bit allows writes to the RTCC registers. Conversely, clearing the RTCWREN bit prevents writes.

To set the RTCWREN bit, the following procedure must be executed. The RTCWREN bit can be cleared at any time:

- 1. Write 0x55 to NVMKEY.
- 2. Write 0xAA to NVMKEY.
- 3. Set the RTCWREN bit using a single-cycle instruction.

The RTCC module is enabled by setting the RTCEN bit (RCFGCAL<15>). To set or clear the RTCEN bit, the RTCWREN bit (RCFGCAL<13>) must be set.

If the entire clock (hours, minutes and seconds) needs to be corrected, it is recommended that the RTCC module should be disabled to avoid coincidental write operation when the timer increments. Therefore, it stops the clock from counting while writing to the RTCC Timer register.

27.2 RTCC Resources

Many useful resources related to RTCC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en554310

27.2.1 KEY RESOURCES

- "Real-Time Clock and Calendar (RTCC)" (DS70584) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

27.3 RTCC Registers

REGISTER 27-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0		
RTCEN ⁽²⁾		RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTR0		
bit 15			ı				bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0		
bit 7		·					bit (
Legend:									
R = Readable I	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
		(0)							
bit 15		CC Enable bit ⁽²⁾							
		odule is enable odule is disable							
bit 14		ited: Read as '							
bit 13		RTCC Value Re		nable bit					
bit 15			-		ation				
	 1 = RTCVAL register can be written to by the user application 0 = RTCVAL register is locked out from being written to by the user application 								
bit 12	RTCSYNC: RTCC Value Register Read Synchronization bit								
	1 = A rollover is about to occur in 32 clock edges (approximately 1 ms)								
	0 = A rollover will not occur								
bit 11		lalf-Second Sta							
	 1 = Second half period of a second 0 = First half period of a second 								
bit 10		-							
	RTCOE: RTCC Output Enable bit 1 = RTCC output is enabled								
	0 = RTCC output is disabled								
bit 9-8	RTCPTR<1:0	0>: RTCC Value	e Register Poi	nter bits					
		e correspondi							
	RTCPTR<1:0	> value decren	nents on every	/ access of the	RTCVAL regis	ter until it reach	nes '00'.		
bit 7-0	CAL<7:0>: RTCC Drift Calibration bits								
	01111111 = Maximum positive adjustment; adds 508 RTCC clock pulses every one minute								
	•								
	•								
		Minimum posit		t; adds 4 RTC0	C clock pulses	every one minu	te		
		No adjustment		at: aubtraata 4 l	DTCC alaak pu		minuto		
	•	Minimum nega	ave aujusune	11, 50011 duis 4 1		ises every one	minute		
	•								
	•	Maximum nega	<i></i>						

- Note 1: The RCFGCAL register is only affected by a POR.
 - **2:** A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - 3: This bit is read-only. It is cleared when the lower half of the MINSEC register is written.

REGISTER 27-2: PADCFG1: PAD CONFIGURATION CONTROL REGISTER	REGISTER 27-2:	PADCFG1: PAD CONFIGURATION CONTROL REGISTER
---	----------------	---

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
	—	—	—	—	—	RTSECSEL ⁽¹⁾	PMPTTL	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15-2	Unimplemen	ted: Read as '	0'					
bit 1	RTSECSEL:	RTSECSEL: RTCC Seconds Clock Output Select bit ⁽¹⁾						
		econds clock is						
	0 = RTCC alarm pulse is selected for the RTCC pin							

bit 0 Not used by the RTCC module.

Note 1: To enable the actual RTCC output, the RTCOE bit (RCFGCAL<10>) must be set.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0					
bit 15			1	1			bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0					
bit 7							bit (
Legend:												
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown					
bit 15		larm Enable bit										
	1 = Alarm is enabled (cleared automatically after an alarm event whenever ARPT<7:0> = 0x00 and CHIME = 0)											
	0 = Alarm is disabled											
bit 14	CHIME: Chir	CHIME: Chime Enable bit										
	1 = Chime is enabled; ARPT<7:0> bits are allowed to roll over from 0x00 to 0xFF											
	0 = Chime is	s disabled; ARP	T<7:0> bits st	op once they re	each 0x00							
bit 13-10	AMASK<3:0>: Alarm Mask Configuration bits											
	0000 = Every half second											
	0001 = Every second 0010 = Every 10 seconds											
	0011 = Every minute											
	0100 = Every 10 minutes											
	0101 = Every hour											
	0110 = Once a day 0111 = Once a week											
	1000 = Once a month											
	1001 = Once a year (except when configured for February 29th, once every 4 years)											
		e a year (except		ired for Februa	ry 29th, once e	every 4 years)						
	101x = Rese	e a year (except erved – do not u	se	ired for Februa	ry 29th, once e	every 4 years)						
hit 9-8	101x = Rese 11xx = Rese	e a year (except erved – do not u erved – do not u	ise			every 4 years)						
bit 9-8	101x = Rese 11xx = Rese ALRMPTR<	e a year (except erved – do not u erved – do not u 1:0>: Alarm Val	ise ise ue Register W	indow Pointer	bits		The					
bit 9-8	101x = Rese 11xx = Rese ALRMPTR< Points to the	e a year (except erved – do not u erved – do not u	ise lise ue Register W Alarm Value re	indow Pointer l egisters when r	bits eading the AL	RMVAL register						
	101x = Rese 11xx = Rese ALRMPTR< Points to the ALRMPTR<	e a year (except erved – do not u erved – do not u fros: Alarm Val corresponding	ise ise ue Register W Alarm Value re ements on eve	indow Pointer egisters when r ery read or write	bits eading the AL	RMVAL register						
	101x = Rese 11xx = Rese ALRMPTR< Points to the ALRMPTR< ARPT<7:0>:	e a year (except erved – do not u erved – do not u 1:0>: Alarm Val corresponding 1:0> value decre	ise ue Register W Alarm Value re ements on eve Counter Value	indow Pointer egisters when r ry read or write bits	bits eading the AL	RMVAL register						
	101x = Rese 11xx = Rese ALRMPTR< Points to the ALRMPTR< ARPT<7:0>:	e a year (except erved – do not u erved – do not u 1:0>: Alarm Valu corresponding 1:0> value decre Alarm Repeat	ise ue Register W Alarm Value re ements on eve Counter Value	indow Pointer egisters when r ry read or write bits	bits eading the AL	RMVAL register						
	101x = Rese 11xx = Rese ALRMPTR< Points to the ALRMPTR< ARPT<7:0>:	e a year (except erved – do not u erved – do not u 1:0>: Alarm Valu corresponding 1:0> value decre Alarm Repeat	ise ue Register W Alarm Value re ements on eve Counter Value	indow Pointer egisters when r ry read or write bits	bits eading the AL	RMVAL register						
bit 9-8 bit 7-0	101x = Rese 11xx = Rese ALRMPTR< Points to the ALRMPTR<7 ARPT<7:0>: 11111111 =	e a year (except erved – do not u erved – do not u 1:0>: Alarm Valu corresponding 1:0> value decre Alarm Repeat	use Register W Alarm Value re ements on eve Counter Value at 255 more ti	indow Pointer egisters when r ry read or write bits	bits eading the AL	RMVAL register						

REGISTER 27-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

REGISTER 27-4: RTCVAL (WHEN RTCPTR<1:0> = 11): YEAR VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
YRTEN3	YRTEN2	YRTEN1	YRTEN0	YRONE3	YRONE2	YRONE1	YRONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7-4	YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit bits
	Contains a value from 0 to 9.
bit 3-0	YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 27-5: RTCVAL (WHEN RTCPTR<1:0> = 10): MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit
	Contains a value of 0 or 1.
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits
	Contains a value from 0 to 9.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits
	Contains a value from 0 to 3.
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

dsPIC33EPXXXGM3XX/6XX/7XX

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	
—	—	—	_	—	WDAY2	WDAY1	WDAY0	
bit 15							bit 8	
r								
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—	_	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0	
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable bit		U = Unimpler	mented bit, read	d as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-11	Unimplemen	ted: Read as '	0'					
bit 10-8	WDAY<2:0>:	Binary Coded	Decimal Value	e of Weekday I	Digit bits			
	Contains a value from 0 to 6.							
bit 7-6	Unimplemented: Read as '0'							
bit 5-4	HRTEN<1:0>	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits						
	Contains a value from 0 to 2.							

REGISTER 27-6: RTCVAL (WHEN RTCPTR<1:0> = 01): WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 27-7: RTCVAL (WHEN RTCPTR<1:0> = 00): MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8
U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7		•		•			bit 0
Logond							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

REGISTER 27-8: ALRMVAL (WHEN ALRMPTR<1:0> = 10): ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	_	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13 Unimplemented: Read as '0'

- bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of 0 or 1.
- bit 11-8 **MTHONE<3:0>:** Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.
- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 **DAYTEN<1:0>:** Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3.
- bit 3-0 **DAYONE<3:0>:** Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9.
- **Note 1:** A write to this register is only allowed when RTCWREN = 1.

REGISTER 27-9: ALRMVAL (WHEN ALRMPTR<1:0> = 01): ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—			_	WDAY2	WDAY1	WDAY0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 10-8 **WDAY<2:0>:** Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6.

bit 7-6 Unimplemented: Read as '0'

- bit 5-4 **HRTEN<1:0>:** Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2.
- bit 3-0 **HRONE<3:0>:** Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 27-10: ALRMVAL (WHEN ALRMPTR<1:0> = 00): ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

NOTES:

28.0 PARALLEL MASTER PORT (PMP)


- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Parallel Master Port (PMP)" (DS70576), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Parallel Master Port (PMP) module is a parallel 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.

Key features of the PMP module include:

- Eight Data Lines
- Up to 16 Programmable Address Lines
- · Up to 2 Chip Select Lines
- Programmable Strobe Options:
 - Individual read and write strobes, or
 - Read/Write strobe with enable strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- Legacy Parallel Slave Port (PSP) Support
- Enhanced Parallel Slave Support:
 - Address support
 - 4-byte deep auto-incrementing buffer
- Programmable Wait States

FIGURE 28-1: PMP MODULE PINOUT AND CONNECTIONS TO EXTERNAL DEVICES



28.1 PMP Control Registers

REGISTER 28-1: PMCON: PARALLEL MASTER PORT CONTROL REGISTER⁽³⁾

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PMPEN		PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0	R/W-0	R/W-0			
CSF1	CSF0	ALP	CS2P	CS1P	BEP	WRSP	RDSP			
bit 7							bit (
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'				
-n = Value at Reset		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15	PMPEN: Par	allel Master Po	rt Enable bit							
	1 = PMP module is enabled									
		dule is disabled	-	cess is perform	ed					
bit 14	-	nted: Read as '								
bit 13	PSIDL: PMP Stop in Idle Mode bit									
	 Discontinues module operation when device enters Idle mode Continues module operation in Idle mode 									
	O = Continues module operation in the mode ADRMUX<1:0>: Address/Data Multiplexing Selection bits									
hit 12₋11		-	ata Multinlevino	Selection hits						
bit 12-11		:0>: Address/Da	ata Multiplexing	Selection bits						
bit 12-11	11 = Reserve	:0>: Address/Da			bins					
bit 12-11	11 = Reserve 10 = All 16 bi 01 = Lower e	: 0>: Address/Da ed its of address a ight bits of addr	re multiplexed ess are multiple	on PMD<7:0> p exed on PMD<7		r eight bits are c	on PMA<15:8			
	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address	:0>: Address/Date ad its of address a ight bits of addr s and data appe	re multiplexed ess are multiple ear on separate	on PMD<7:0> p exed on PMD<7 pins	:0> pins, uppe	r eight bits are c	on PMA<15:8			
bit 12-11 bit 10	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By	: 0>: Address/Da ed its of address a ight bits of addr s and data appe rte Enable Port	re multiplexed ess are multiple ear on separate	on PMD<7:0> p exed on PMD<7 pins	:0> pins, uppe	r eight bits are c	on PMA<15:8:			
	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc	:0>: Address/Da ed its of address a ight bits of addr s and data appe rte Enable Port ort is enabled	re multiplexed ess are multiple ear on separate	on PMD<7:0> p exed on PMD<7 pins	:0> pins, uppe	r eight bits are c	on PMA<15:8			
bit 10	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc	:0>: Address/Died its of address a ight bits of address and data apperte Enable Port ort is enabled ort is disabled	re multiplexed ess are multiple ear on separate Enable bit (16-	on PMD<7:0> p exed on PMD<7 pins Bit Master mod	:0> pins, uppe	r eight bits are c	on PMA<15:8>			
	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W	:0>: Address/Date its of address a ight bits of address and data appert of Enable Port ort is enabled ort is disabled /rite Enable Stro	are multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable	on PMD<7:0> p exed on PMD<7 pins Bit Master mod	:0> pins, uppe	r eight bits are c	on PMA<15:8			
bit 10	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P	:0>: Address/Date its of address a ight bits of addr s and data appert of Enable Port ort is enabled ort is disabled frite Enable Stro MENB port is e	are multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable enabled	on PMD<7:0> p exed on PMD<7 pins Bit Master mod	:0> pins, uppe	r eight bits are c	on PMA<15:8			
bit 10 bit 9	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P	:0>: Address/Date its of address a ight bits of address and data appert of the Enable Port ort is enabled ort is disabled frite Enable Strop MENB port is of MENB port is of	are multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable enabled lisabled	on PMD<7:0> p exed on PMD<7 pins Bit Master mod	:0> pins, uppe	r eight bits are c	on PMA<15:8			
bit 10	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P	:0>: Address/Dial address address address address and data apperter Enable Port for the Enable Port for the Enabled or the Strader address address a	are multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable enabled disabled e Port Enable b	on PMD<7:0> p exed on PMD<7 pins Bit Master mod	:0> pins, uppe	r eight bits are c	on PMA<15:8			
bit 10 bit 9	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/P 0 = PMWR/P PTRDEN: Re 1 = PMRD/PI	:0>: Address/Date its of address a ight bits of address and data appert of the Enable Port ort is enabled ort is disabled frite Enable Strop MENB port is of MENB port is of	are multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable enabled lisabled e Port Enable b nabled	on PMD<7:0> p exed on PMD<7 pins Bit Master mod	:0> pins, uppe	r eight bits are c	on PMA<15:8			
bit 10 bit 9	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/P 0 = PMWR/P PTRDEN: Re 1 = PMRD/P 0 = PMRD/P	:0>: Address/Dial address a ight bits of address and data appert the Enable Port ort is enabled ort is disabled frite Enable Strop MENB port is a cont is a ment bort is a cont is a strop of the Strop ment bort is a cont of the Strop	are multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable b nabled sabled	on PMD<7:0> p exed on PMD<7 pins Bit Master mod	:0> pins, uppe	r eight bits are c	on PMA<15:8			
bit 10 bit 9 bit 8	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/P 0 = PMWR/P PTRDEN: Re 1 = PMRD/P 0 = PMRD/P	:0>: Address/Date its of address a ight bits of address and data appert of the Enable Port of the Enable Port of the Enable Strop MENB port is of MENB port is of MENB port is of ad/Write Strop MWR port is en MWR port is dis Chip Select Fun	are multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable b nabled sabled	on PMD<7:0> p exed on PMD<7 pins Bit Master mod	:0> pins, uppe	r eight bits are c	on PMA<15:8			
bit 10 bit 9 bit 8	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P PTRDEN: Re 1 = PMRD/PI 0 = PMRD/PI	:0>: Address/Dial and address a ight bits of address and data appert and data appert of the Enable Port of the Enable Port of the Enable Strop MENB port is a MENB port is a ad/Write Strop MWR port is an MWR port is a chip Select Fun- ed and PMCS2 fu	are multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable b habled sabled ction bits unction as Chip	on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit	:0> pins, uppe e)		on PMA<15:8			
bit 10 bit 9 bit 8	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 1 = Reserve 10 = PMCS1 01 = PMCS2	:0>: Address/Dial and address a ight bits of address and data appert and data appert of the Enable Port of the Enable Port of the Enable Strop MENB port is a MENB port is a mead/Write Strop MWR port is an MWR port is a chip Select Fun- ed and PMCS2 fur functions as C	are multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable b habled sabled ction bits unction as Chip hip Select, PM	on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8			
bit 10 bit 9 bit 8 bit 7-6	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P PTRDEN: Re 1 = PMRD/P 0 = PMRD/P CSF<1:0>: C 11 = Reserve 10 = PMCS1 01 = PMCS1 00 = PMCS1	:0>: Address/Dial address address address address and data apperties and data apperties and data apperties and bata apperties and bata apperties and bata apperties and bata apperties address and bata address and bata address and bata address ad	are multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable b habled sabled ction bits unction as Chip hip Select, PMu unction as Addr	on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8			
bit 10 bit 9 bit 8	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P PTRDEN: Re 1 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 1 = Reserve 10 = PMCS1 01 = PMC	:0>: Address/Dial additis of address and ight bits of address and data appertion of the Enable Port of the Enable Port of the Enable Strop MENB port is and MENB port is and MWR port is and Address	are multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable b habled sabled ction bits unction as Chip hip Select, PMu unction as Addr y bit ⁽¹⁾	on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8			
bit 10 bit 9 bit 8 bit 7-6	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMWR/P PTRDEN: Re 1 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/I 1 = Reserve 10 = PMCS1 01 = PMCS1 01 = Active-hig	:0>: Address/Dial address address address address and data apperties and data apperties and data apperties and bata apperties and bata apperties and bata apperties and bata apperties address and bata address and bata address and bata address ad	are multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable b habled sabled ction bits unction as Chip hip Select, PMu inction as Addr y bit ⁽¹⁾	on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8			
bit 10 bit 9 bit 8 bit 7-6	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P PTRDEN: Re 1 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 1 = Reserve 10 = PMCS1 01 = PMCS1 01 = PMCS1 01 = PMCS1 01 = Active-hig 0 = Active-low	:0>: Address/Dial and address a ight bits of address and data apper the Enable Port ort is enabled ort is disabled write Enable Strop MENB port is ena MENB port is ena MWR	are multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable b habled sabled ction bits unction as Chip hip Select, PM unction as Addr / bit ⁽¹⁾ I PMALH) PMALH)	on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8:			
bit 10 bit 9 bit 8 bit 7-6 bit 5	11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P PTRDEN: Re 1 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 1 = Reserve 10 = PMCS1 01 = PMCS1 01 = PMCS1 01 = PMCS1 01 = Active-hig 0 = Active-low	:0>: Address/Dial addits of address a ight bits of address and data apper the Enable Port ort is enabled ort is disabled write Enable Strop MENB port is a ead/Write Strob MWR port is an MWR port is an MWR port is an and PMCS2 fu functions as C and PMCS2 fu s Latch Polarity gh (PMALL and Select 1 Polarity	are multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable b habled sabled ction bits unction as Chip hip Select, PM unction as Addr / bit ⁽¹⁾ I PMALH) PMALH)	on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8			

- 2: PMCS1 applies to Master mode and PMCS applies to Slave mode.
- **3:** This register is not available on 44-pin devices.

REGISTER 28-1: PMCON: PARALLEL MASTER PORT CONTROL REGISTER⁽³⁾ (CONTINUED)

- bit 3 **CS1P:** Chip Select 0 Polarity bit⁽¹⁾ 1 = Active-high (PMCS1/PMCS)⁽²⁾ 0 = Active-low (PMCS1/PMCS)
- bit 2 **BEP:** Byte Enable Polarity bit
 - 1 = Byte enable is active-high (PMBE)
 - 0 = Byte enable is active-low (PMBE)
- bit 1
 WRSP: Write Strobe Polarity bit

 For Slave Modes and Master Mode 2 (PMMODE<9:8> = 00, 01, 10):

 1 = Write strobe is active-high (PMWR)

 0 = Write strobe is active-low (PMWR)

 For Master Mode 1 (PMMODE<9:8> = 11):

 1 = Enables strobe active-high (PMENB)

 0 = Enables strobe active-low (PMENB)

 bit 0

 RDSP: Read Strobe Polarity bit

 For Slave Modes and Master Mode 2 (PMMODE<9:8> = 00, 01, 10):
 - 1 = Read strobe is active-high (PMRD) 0 = Read strobe is active-low (PMRD) For Master Mode 1 (PMMODE<9:8> = 11):
 - 1 = Enables strobe active-high (PMRD/PMWR)
 - 0 = Enables strobe active-low (PMRD/PMWR)
- **Note 1:** These bits have no effect when their corresponding pins are used as address lines.
 - 2: PMCS1 applies to Master mode and PMCS applies to Slave mode.
 - 3: This register is not available on 44-pin devices.

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUSY	IRQM1	IRQM0	INCM1	INCM0	MODE16	MODE1	MODE0
bit 15							bit 8
D/// 0			DAMA	DAMA	DANIO	DAMO	DAALO
R/W-0 WAITB1 ^{(1,;}	R/W-0 2,3) WAITB0 ^(1,2,3)	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 WAITE1 ^(1,2,3)	R/W-0 WAITE0 ^{(1,2,3}
	VAITBU(1,2,0)	WAITM3	WAITM2	WAITM1	WAITM0	VVAITET(1,2,0)	
bit 7							bit (
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimplen	nented bit, rea	ıd as '0'	
-n = Value	at Reset	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	-	oit (Master moo	de only)				
	1 = Port is bus 0 = Port is not						
bit 14-13		nterrupt Reque	est Mode bits				
		• •		uffer 3 is read	or Write Buff	er 3 is written	(Buffered PS
						sable PSP mod	
	10 = Reserve						
		is generated a rupt is generated		e read/write cy	cle		
bit 12-11		ncrement Mod					
				ement (Legacy I	PSP mode on	lv)	
			every read/wr			.,,	
		•	every read/writ	•			
			ment of addres	S			
bit 10		6-Bit Mode bit					
						er invokes two 8 nvokes one 8-b	
bit 9-8	MODE<1:0>:	Parallel Slave	Port Mode Sel	lect bits			
	11 = Master M	/lode 1 (PMCS	x, PMRD/ PMV	VR, PMENB, PI	MBE, PMA <x:< td=""><td>0> and PMD<7:</td><td>:0>)</td></x:<>	0> and PMD<7:	:0>)
				NR, PMBE, PN			
						0> and PMA<1:0 5x and PMD<7:0	
bit 7-6				-		figuration bits ⁽¹	-
Dit 7-0						TP (multiplexed	
			•	• •		TP (multiplexed	,
	01 = Data Wa	it of 2 TP (dem	ultiplexed/multi	tiplexed); addre	ss phase of 2	TP (multiplexed	Í)
	00 = Data Wa	it of 1 TP (dem	ultiplexed/multi	tiplexed); addre	ss phase of 1	TP (multiplexed	1)
Note 1:	The applied Wait						
	Section 4.1.8 "W Family Reference				/IP)" (DS7057	6) in the "dsPIC	;33/PIC24
2:	WAITB<1:0> and				ITM<3·0> = ∩	000	
2. 3:	TP = 1/FP.					000.	
э.							

REGISTER 28-2: PMMODE: PARALLEL MASTER PORT MODE REGISTER⁽⁴⁾

4: This register is not available on 44-pin devices.

REGISTER 28-2: PMMODE: PARALLEL MASTER PORT MODE REGISTER⁽⁴⁾ (CONTINUED)

- bit 5-2
 WAITM<3:0>: Read to Byte Enable Strobe Wait State Configuration bits 1111 = Wait of additional 15 TP

 0001 = Wait of additional 1 TP
 0000 = No additional Wait cycles (operation forced into one TP)

 bit 1-0
 WAITE<1:0>: Data Hold After Strobe Wait State Configuration bits^(1,2,3)
 11 = Wait of 4 TP
 10 = Wait of 3 TP
 01 = Wait of 2 TP
 00 = Wait of 1 TP
- Note 1: The applied Wait state depends on whether data and address are multiplexed or demultiplexed. See Section 4.1.8 "Wait States" in the "Parallel Master Port (PMP)" (DS70576) in the "dsPIC33/PIC24 Family Reference Manual" for more information.
 - 2: WAITB<1:0> and WAITE<1:0> bits are ignored whenever WAITM<3:0> = 0000.
 - **3:** TP = 1/FP.
 - 4: This register is not available on 44-pin devices.

REGISTER 28-3: PMADDR: PARALLEL MASTER PORT ADDRESS REGISTER (MASTER MODES ONLY)^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CS2	CS1	ADDR13	ADDR12	ADDR11	ADDR10	ADDR9	ADDR8
bit 15							bit 8
	DAMO			DAMA		DAMO	DAMO
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADDR7	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDR0
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	Reset	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15 bit 14	1 = Chip Sele 0 = Chip Sele If PMCON<7 Bit functions CS1: Chip Sele If PMCON<7 1 = Chip Sele 0 = Chip Sele	$\frac{1}{100} = 10 \text{ or } 01:$ $\frac{1}{200} = 10 \text{ or } 01:$ $\frac{1}{200} = 10 \text{ or } 00:$ $\frac{1}{200} = 10 \text{ or } 00:$ $\frac{1}{200} = 10:$ $\frac{1}{200} = 1:$ $\frac{1}{200} = $					
bit 13-0	ADDR<13:0>	Destination A	ddress bits				

Note 1: In Enhanced Slave mode, PMADDR functions as PMDOUT1, one of the two Data Buffer registers.

2: This register is not available on 44-pin devices.

R/W-0 R/W-0 <th< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></th<>									
bit 15 bit 7 bit 7 KW-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PTEN<7:2> PTEN<7:2> PTEN<1:0> bit 7 bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at Reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PTEN15: PMCS2 Strobe Enable bit 1 = PMA15 functions as either PMA<15> or PMCS2 0 = PMA15 functions as either PMA<15> or PMCS2 0 = PMA15 functions as either PMA<15> or PMCS1 1 = PMA15 functions as either PMA<14> or PMCS1 0 = PMA14 functions as either PMA<14> or PMCS1 0 = PMA14 functions as port I/O bit 13-2 PTEN<13:2>: PMP Address Port Enable bits 1 = PMA<13:2> function as PMP address lines	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PTEN<7:2> PTEN<1:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at Reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PTEN15: PMCS2 Strobe Enable bit 1 = PMA15 functions as either PMA<15> or PMCS2 0 = PMA15 functions as port I/O bit 14 PTEN14: PMCS1 Strobe Enable bit 1 = PMA14 functions as either PMA<14> or PMCS1 0 = PMA14 functions as port I/O bit 13-2 PTEN PTEN 1 = PMA PMP Address Port Enable bits 1 = PMA 13:2> function as PMP address lines 1 = PMA<13:2> function as PMP address lines	PTEN15	PTEN14			PTEN	<13:8>			
PTEN<7:2> PTEN<1:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at Reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PTEN15: PMCS2 Strobe Enable bit 1 = PMA15 functions as either PMA<15> or PMCS2 0 = PMA15 functions as port I/O 0 = PMA15 functions as either PMA<14> or PMCS1 bit 14 PTEN14: PMCS1 Strobe Enable bit 1 = PMA14 functions as either PMA<14> or PMCS1 0 = PMA14 functions as port I/O bit 13-2 PTEN<13:2>: PMP Address Port Enable bits 1 = PMA<13:2> function as PMP address lines	bit 15	•						bit 8	
bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at Reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PTEN15: PMCS2 Strobe Enable bit 1 = PMA15 functions as either PMA<15> or PMCS2 0 = PMA15 functions as port I/O bit 14 PTEN14: PMCS1 Strobe Enable bit 1 = PMA14 functions as either PMA<14> or PMCS1 0 = PMA14 functions as port I/O bit 13-2 PTEN<13:2>: PMP Address Port Enable bits 1 = PMA<13:2> function as PMP address lines 1 = PMA<13:2> function as PMP address lines	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at Reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PTEN15: PMCS2 Strobe Enable bit 1 = PMA15 functions as either PMA<15> or PMCS2 0 = PMA15 functions as port I/O bit 14 PTEN14: PMCS1 Strobe Enable bit 1 = PMA14 functions as either PMA<14> or PMCS1 0 = PMA14 functions as port I/O 0 = PMA14 functions as port I/O bit 13-2 PTEN<13:2>: PMP Address Port Enable bits 1 = PMA<13:2> function as PMP address lines			PTEN	<7:2>			PTEN	l<1:0>	
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at Reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PTEN15: PMCS2 Strobe Enable bit 1 = PMA15 functions as either PMA<15> or PMCS2 0 = PMA15 functions as port I/O bit 14 PTEN14: PMCS1 Strobe Enable bit 1 = PMA14 functions as either PMA<14> or PMCS1 0 = PMA14 functions as port I/O 0 = PMA14 functions as port I/O bit 13-2 PTEN<13:2>: PMP Address Port Enable bits 1 = PMA<13:2> function as PMP address lines	bit 7							bit 0	
-n = Value at Reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PTEN15: PMCS2 Strobe Enable bit 1 = PMA15 functions as either PMA<15> or PMCS2 0 = PMA15 functions as port I/O bit 14 PTEN14: PMCS1 Strobe Enable bit 1 = PMA14 functions as either PMA<14> or PMCS1 0 = PMA14 functions as port I/O bit 13-2 PTEN PTEN 13:2>: PMP Address Port Enable bits 1 = PMA<13:2> function as PMP address lines 1 = PMA	Legend:								
bit 15 PTEN15: PMCS2 Strobe Enable bit 1 = PMA15 functions as either PMA<15> or PMCS2 0 = PMA15 functions as port I/O bit 14 PTEN14: PMCS1 Strobe Enable bit 1 = PMA14 functions as either PMA<14> or PMCS1 0 = PMA14 functions as port I/O bit 13-2 PTEN<13:2>: PMP Address Port Enable bits 1 = PMA<13:2> function as PMP address lines	R = Readable	e bit	W = Writable	W = Writable bit U = Unimplemented bit, read as '0'					
1 = PMA15 functions as either PMA<15> or PMCS2 0 = PMA15 functions as port I/O bit 14 PTEN14: PMCS1 Strobe Enable bit 1 = PMA14 functions as either PMA<14> or PMCS1 0 = PMA14 functions as port I/O bit 13-2 PTEN<13:2>: PMP Address Port Enable bits 1 = PMA<13:2> function as PMP address lines	-n = Value at	Reset	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
1 = PMA14 functions as either PMA<14> or PMCS1 0 = PMA14 functions as port I/O bit 13-2 PTEN<13:2>: PMP Address Port Enable bits 1 = PMA<13:2> function as PMP address lines	bit 15	1 = PMA15 f	unctions as eith	er PMA<15> o	or PMCS2				
bit 13-2 PTEN<13:2>: PMP Address Port Enable bits 1 = PMA<13:2> function as PMP address lines	bit 14	PTEN14: PM	ICS1 Strobe En	able bit					
1 = PMA<13:2> function as PMP address lines									
	bit 13-2	PTEN<13:2>	-: PMP Address	Port Enable b	oits				
					lines				

REGISTER 28-4: PMAEN: PARALLEL MASTER PORT ADDRESS ENABLE REGISTER⁽¹⁾

	•
bit 1-0	PTEN<1:0>: PMALH/PMALL Strobe Enable bits
	1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL
	0 = PMA1 and PMA0 function as port I/Os

Note 1: This register is not available on 44-pin devices.

R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0			
IBF	IBOV		_	IB3F	IB2F	IB1F	IB0F			
bit 15		· · · · · ·			•	•	bit 8			
R-1		U-0	U-0	R-1	R-1	R-1	R-1			
OBE	R/W-0, HS OBUF	0-0	0-0	OB3E	OB2E	OB1E	OB0E			
bit 7	0001			OBJE	ODZL	OBIL	bit (
Legend:		HS = Hardwar	o Sottabla bit							
R = Readab	lo hit	W = Writable b			aantad hit raa					
			л	-	nented bit, read					
-n = Value a	it Reset	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown			
bit 14	 IBF: Input Buffer Full Status bit 1 = All writable Input Buffer registers are full 0 = Some or all of the writable Input Buffer registers are empty IBOV: Input Buffer Overflow Status bit 1 = A write attempt to a full Input Byte register occurred (must be cleared in software) 0 = No overflow occurred 									
bit 13-12	Unimplemen	ted: Read as '0	,							
bit 11-8	IB3F:IB0F: Input Buffer x Status Full bit 1 = Input Buffer x contains data that has not been read (reading buffer will clear this bit) 0 = Input Buffer x does not contain any unread data									
bit 7	1 = All readab	Buffer Empty S ble Output Buffe all of the readab	r registers are		e full					
bit 6				0						
	OBUF: Output Buffer Underflow Status bit 1 = A read occurred from an empty Output Byte register (must be cleared in software) 0 = No underflow occurred									
bit 5-4	Unimplemen	ted: Read as '0	,							
bit 3-0	OB3E:OB0E:	Output Buffer	K Status Empt	y bit						
	1 = Output Buffer x is empty (writing data to the buffer will clear this bit)									

REGISTER 28-5: PMSTAT: PARALLEL MASTER PORT STATUS REGISTER (SLAVE MODE ONLY)⁽¹⁾

Note 1: This register is not available on 44-pin devices.

0 = Output Buffer x contains data that has not been transmitted

REGISTER 28-6: PADCFG1: PAD CONFIGURATION CONTROL REGISTER	REGISTER 28-6:	PADCFG1: PAD CONFIGURATION CONTROL REGISTER
--	----------------	---

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	_	—	—	RTSECSEL	PMPTTL
bit 7		•					bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			wn

bit 15-2 Unimplemented: Read as '0'

bit 1 Not used by the PMP module.

bit 0 PMPTTL: PMP Module TTL Input Buffer Select bit

1 = PMP module uses TTL input buffers

0 = PMP module uses Schmitt Trigger input buffers

NOTES:

29.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "32-Bit Programmable Cyclic Redundancy Check (CRC)" (DS70346), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The programmable CRC generator offers the following features:

- User-Programmable (up to 32nd order) polynomial CRC equation
- Interrupt Output
- Data FIFO

The programmable CRC generator provides a hardware-implemented method of quickly generating checksums for various networking and security applications. It offers the following features:


- User-programmable CRC polynomial equation, up to 32 bits
- Programmable shift direction (little or big-endian)
- · Independent data and polynomial lengths
- Configurable interrupt output
- Data FIFO

A simplified block diagram of the CRC generator is shown in Figure 29-1. A simple version of the CRC shift engine is shown in Figure 29-2.



dsPIC33EPXXXGM3XX/6XX/7XX





29.1 Overview

The CRC module can be programmed for CRC polynomials of up to the 32nd order, using up to 32 bits. Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN<4:0> bits (CRCCON2<4:0>).

The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation; functionally, this includes an XOR operation on the corresponding bit in the CRC engine. Clearing the bit disables the XOR.

For example, consider two CRC polynomials, one a 16-bit equation and the other a 32-bit equation:

 $\begin{array}{c} x16+x12+x5+1\\ \text{ and }\\ x32+x26+x23+x22+x16+x12+x11+x10+x8+\\ x7+x5+x4+x2+x+1 \end{array}$

To program these polynomials into the CRC generator, set the register bits as shown in Table 29-1.

Note that the appropriate positions are set to '1' to indicate that they are used in the equation (for example, X26 and X23). The 0 bit required by the equation is always XORed; thus, X0 is a don't care. For a polynomial of length N, it is assumed that the *N*th bit will always be used, regardless of the bit setting. Therefore, for a polynomial length of 32, there is no 32nd bit in the CRCxOR register.

TABLE 29-1:	CRC SETUP EXAMPLES FOR
	16 AND 32-BIT POLYNOMIAL

CRC Control	Bit Values				
Bits	16-Bit Polynomial	32-Bit Polynomial			
PLEN<4:0>	01111	11111			
X<31:16>	0000 0000 0000 000x	0000 0100 1100 0001			
X<15:0>	0001 0000 0010 000x	0001 1101 1011 011x			

29.2 Programmable CRC Control Registers

REGISTER 29-1: CRCCON1: CRC CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
CRCEN	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0
bit 15							bit 8

R-0	R-1	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	CRCEN: CRC Enable bit
	 1 = CRC module is enabled 0 = CRC module is disabled; all state machines, pointers and CRCWDAT/CRCDAT are reset, other SFRs are not reset
bit 14	Unimplemented: Read as '0'
bit 13	CSIDL: CRC Stop in Idle Mode bit
	 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode
bit 12-8	VWORD<4:0>: Valid Word Pointer Value bits
	Indicates the number of valid words in the FIFO; has a maximum value of 8 when PLEN<4:0> > 7 or 16 when PLEN<4:0> \leq 7
bit 7	CRCFUL: CRC FIFO Full bit
	1 = FIFO is full 0 = FIFO is not full
bit 6	CRCMPT: CRC FIFO Empty Bit
	1 = FIFO is empty0 = FIFO is not empty
bit 5	CRCISEL: CRC Interrupt Selection bit
	 1 = Interrupt on FIFO empty; final word of data is still shifting through CRC 0 = Interrupt on shift complete and CRCWDAT results are ready
bit 4	CRCGO: CRC Start bit
	 1 = Start CRC serial shifter 0 = CRC serial shifter is turned off
bit 3	LENDIAN: Data Word Little-Endian Configuration bit
	 1 = Data word is shifted into the CRC starting with the LSb (little endian) 0 = Data word is shifted into the CRC starting with the MSb (big endian)
bit 2-0	Unimplemented: Read as '0'

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		—	DWIDTH4	DWIDTH3	DWIDTH2	DWIDTH1	DWIDTH0
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	PLEN4	PLEN3	PLEN2	PLEN1	PLEN0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8	DWIDTH<4:0	>: Data Width	Select bits				
	These bits se	t the width of th	ne data word (DWIDTH<4:0>	• + 1).		
bit 7-5	Unimplemented: Read as '0'						

REGISTER 29-2: CRCCON2: CRC CONTROL REGISTER 2

bit 7-5Unimplemented: Read as '0'bit 4-0PLEN<4:0>: Polynomial Length Select bits

These bits set the length of the polynomial (Polynomial Length = PLEN<4:0> + 1).

REGISTER 29-3: CRCXORH: CRC XOR POLYNOMIAL HIGH REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		X<3	31:24>					
						bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		X<2	23:16>					
						bit 0		
oit	W = Writable I	bit	U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
	R/W-0	R/W-0 R/W-0	R/W-0 R/W-0 R/W-0 R/W-0 X<2	X<31:24> $R/W-0 R/W-0 R/W-0$ $X<23:16>$ $W = Writable bit U = Unimpler$	X<31:24> $R/W-0 R/W-0 R/W-0 R/W-0$ $X<23:16>$ bit U = Unimplemented bit, real	$X < 31:24 >$ $R/W-0 \qquad R/W-0 \qquad R/W-0 \qquad R/W-0 \qquad R/W-0 \qquad R/W-0 \qquad X < 23:16 >$ bit W = Writable bit U = Unimplemented bit, read as '0'		

bit 15-0 X<31:16>: XOR of Polynomial Term Xⁿ Enable bits

REGISTER 29-4: CRCXORL: CRC XOR POLYNOMIAL LOW REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		Χ<	15:8>				
						bit 8	
						U-0	
R/W-U	R/W-0		R/W-0	R/W-U	R/VV-U	0-0	
		X-1.12					
						bit 0	
it	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
	R/W-0	R/W-0 R/W-0 it W = Writable	X< R/W-0 R/W-0 X<7:1> it W = Writable bit	X<15:8> R/W-0 R/W-0 R/W-0 X<7:1> it W = Writable bit U = Unimpler	X < 15:8 > R/W-0 R/W-0 R/W-0 X<7:1> it W = Writable bit U = Unimplemented bit, real	X < 15:8 > R/W-0 R/W-0 R/W-0 R/W-0 X<7:1> it W = Writable bit U = Unimplemented bit, read as '0'	

bit 15-1X<15:1>: XOR of Polynomial Term Xⁿ Enable bitsbit 0Unimplemented: Read as '0'

NOTES:

30.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

dsPIC33EPXXXGM3XX/6XX/7XX devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

30.1 Configuration Bits

In dsPIC33EPXXXGM3XX/6XX/7XX devices, the Configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored at the top of the on-chip program memory space, known as the Flash Configuration bytes. Their specific locations are shown in Table 30-1. The configuration data is automatically loaded from the Flash Configuration bytes to the proper Configuration Shadow registers during device Resets.

Note:	Configuration data is reloaded on all types
	of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration bytes for configuration data in their code for the compiler. This is to make certain that program code is not stored in this address when the code is compiled.

The upper 2 bytes of all Flash Configuration Words in program memory should always be '1111 1111 1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

Note:	Performing a page erase operation on the					
	last page of program memory clears the					
	Flash Configuration bytes, enabling code					
	protection as a result. Therefore, users					
	should avoid performing page erase					
	operations on the last page of program					
	memory.					

The Configuration Flash bytes map is shown in Table 30-1.

File Name	Address	Device Memory Size (Kbytes)	Bits 23-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Reserved	0157EC	128										
	02AFEC	256	_	_	_	_	_	_	_	—	—	
	0557EC	512										
Reserved	0157EE	128										
	02AFEE	256	—	—	—	_	_	_	_	—	—	
	0557EE	512										
FICD	0157F0	128										
	02AFF0	256	_	Reserved ⁽²⁾	_	JTAGEN	Reserved ⁽¹⁾	Reserved ⁽²⁾	_	ICS<	1:0>	
	0557F0	512										
FPOR	0157F2	128										
	02AFF2	256	_	WDTW	WDTWIN<1:0>	ALTI2C2	2 ALTI2C1	BOREN	—	—	—	
	0557F2	512										
FWDT	0157F4	128			WINDIS				WDTPOST<3:0>			
	02AFF4	256	_	FWDTEN		PLLKEN	WDTPRE					
	0557F4	512										
FOSC	0157F6	128										
	02AFF6	256	_	FCKSM<1:0>		IOL1WAY	—	—	OSCIOFNC	POSCN	ID<1:0>	
Ì	0557F6	512										
FOSCSEL	0157F8	128										
	02AFF8	256	_	IESO	PWMLOCK	_	_	_	FNC	FNOSC<2:0>		
Ì	0557F8	512										
FGS	0157FA	128										
Ì	02AFFA	256	_	—	—	_	_	_	_	GCP	GWRP	
i İ	0557FA	512										
Reserved	0157FC	128										
	02AFFC	256	—	_	_	_	_	_	_	_	—	
	0557FC	512										
Reserved	0157FE	128										
	02AFFE	256	_	_	_	_	_	_	_	_	_	
	0557FE	512										

TABLE 30-1: CONFIGURATION BYTE REGISTER MAP

Legend: — = unimplemented, read as '1'.

Note 1: This bit is reserved and must be programmed as '0'.

2: This bit is reserved and must be programmed as '1'.

TABLE 30-2:	CONFIGURATION BITS DESCRIPTION
-------------	--------------------------------

Bit Field	Description
GCP	General Segment Code-Protect bit
	1 = User program memory is not code-protected
	0 = Code protection is enabled for the entire program memory space
GWRP	General Segment Write-Protect bit
	1 = User program memory is not write-protected
	0 = User program memory is write-protected
IESO	Two-Speed Oscillator Start-up Enable bit ⁽¹⁾
	1 = Starts up device with FRC, then automatically switches to the user-selected oscillator
	source when ready
	0 = Starts up device with user-selected oscillator source
PWMLOCK	PWM Lock Enable bit
	1 = Certain PWM registers may only be written after a key sequence
	0 = PWM registers may be written without a key sequence
FNOSC<2:0>	Oscillator Selection bits
	111 = Fast RC Oscillator with Divide-by-N (FRCDIVN)
	110 = Reserved
	101 = Low-Power RC Oscillator (LPRC)
	100 = Secondary Oscillator (SOSC)
	011 = Primary Oscillator with PLL module (XT + PLL, HS + PLL, EC + PLL)
	010 = Primary Oscillator (XT, HS, EC) 001 = Fast RC Oscillator with Divide-by-N with PLL module (FRCPLL)
	000 = Fast RC Oscillator (FRC)
FCKSM<1:0>	Clock Switching Mode bits
	1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled
	01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
	00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	Peripheral Pin Select Configuration bit
	1 = Allows only one reconfiguration
	0 = Allows multiple reconfigurations
OSCIOFNC	OSC2 Pin Function bit (except in XT and HS modes)
	1 = OSC2 is the clock output
	0 = OSC2 is the general purpose digital I/O pin
POSCMD<1:0>	Primary Oscillator Mode Select bits
	11 = Primary Oscillator mode is disabled
	10 = HS Crystal Oscillator mode
	01 = XT Crystal Oscillator mode
	00 = EC (External Clock) mode
FWDTEN	Watchdog Timer Enable bit
	1 = Watchdog Timer is always enabled (LPRC oscillator cannot be disabled. Clearing the
	SWDTEN bit in the RCON register will have no effect.)
	 0 = Watchdog Timer is enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register.)
WINDIS	Watchdog Timer Window Enable bit
	1 = Watchdog Timer in Non-Window mode
	0 = Watchdog Timer in Window mode
PLLKEN	PLL Lock Enable bit
FLLNEN	1 = PLL lock is enabled
	1 = PLL lock is enabled 0 = PLL lock is disabled

Note 1: The Two-Speed Start-up is not enabled when EC mode is used since the EC clocks will be ready immediately.

Bit Field	Description
WDTPRE	Watchdog Timer Prescaler bit
	1 = 1:128
	0 = 1:32
WDTPOST<3:0>	Watchdog Timer Postscaler bits
	1111 = 1:32,768
	1110 = 1:16,384
	•
	0001 = 1:2
	0001 = 1.2 0000 = 1.1
WDTWIN<1:0>	Watchdog Timer Window Select bits
-	11 = WDT Window is 25% of WDT Period
	10 = WDT Window is 37.5% of WDT Period
	01 = WDT Window is 50% of WDT Period
	00 = WDT Window is 75% of WDT Period
ALTI2C1	Alternate I2C1 Pins bit
	1 = I2C1 is mapped to the SDA1/SCL1 pins
	0 = I2C1 is mapped to the ASDA1/ASCL1 pins
ALTI2C2	Alternate I2C2 Pins bit
	1 = I2C2 is mapped to the SDA2/SCL2 pins
	0 = I2C2 is mapped to the ASDA2/ASCL2 pins
BOREN	Brown-out Reset (BOR) Detection Enable bit
	1 = BOR is enabled
	0 = BOR is disabled
JTAGEN	JTAG Enable bit
	1 = JTAG is enabled
	0 = JTAG is disabled
ICS<1:0>	ICD Communication Channel Select bits
	11 = Communicates on PGEC1 and PGED1
	10 = Communicates on PGEC2 and PGED2
	01 = Communicates on PGEC3 and PGED3
Note 4. The Two C	00 = Reserved, do not use

TABLE 30-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

Note 1: The Two-Speed Start-up is not enabled when EC mode is used since the EC clocks will be ready immediately.

REGISTER 30-1: DEVID: DEVICE ID REGISTER

R	R	R	R	R	R	R	R	
			DEVID<	23:16> ⁽¹⁾				
bit 23							bit 16	
R	R	R	R	R	R	R	R	
			DEVID<	:15:8>(1)				
bit 15							bit 8	
R	R	R	R	R	R	R	R	
			DEVID	<7:0> ⁽¹⁾				
bit 7							bit 0	
Legend:	R = Read-Only bit	d-Only bit U = Unimplemented bit						

bit 23-0 **DEVID<23:0>:** Device Identifier bits⁽¹⁾

Note 1: Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration *Bits*" (DS70663) for the list of device ID values.

REGISTER 30-2: DEVREV: DEVICE REVISION REGISTER

R	R	R	R	R	R	R	R
bit 15			DEVREV	<15.0>()			bit 8
			DEVREV				
R	R	R	R	R	R	R	R
bit 23							bit 16
			DEVREV	<23:16>(1)			
R	R	R	R	R	R	R	R

bit 23-0 **DEVREV<23:0>:** Device Revision bits⁽¹⁾

Note 1: Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration *Bits*" (DS70663) for the list of device revision values.

30.2 User ID Words

dsPIC33EPXXXGM3XX/6XX/7XX devices contain four User ID Words, located at addresses, 0x800FF8 through 0x800FFE. The User ID Words can be used for storing product information, such as serial numbers, system manufacturing dates, manufacturing lot numbers and other application-specific information.

The User ID Words register map is shown in Table 30-3.

TABLE 30-3: USER ID WORDS REGISTER MAP

Address	Bits<23:16>	Bits<15:0>
0x800FF8	_	UID0
0x800FFA	_	UID1
0x800FFC	—	UID2
0x800FFE	—	UID3
	0x800FF8 0x800FFA 0x800FFC	0x800FF8 — 0x800FFA — 0x800FFC —

Legend: — = unimplemented, read as '1'.

30.3 On-Chip Voltage Regulator


All of the dsPIC33EPXXXGM3XX/6XX/7XX devices power their core digital logic at a nominal 1.8V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33EPXXXGM3XX/6XX/ 7XX family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. A low-ESR (less than 1 Ohm) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 30-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 33-5, located in Section 33.0 "Electrical Characteristics".

Note: It is important for the low-ESR capacitor to be placed as close as possible to the VCAP pin.

FIGURE 30-1: CONNECTIONS FOR THE

ON-CHIP VOLTAGE REGULATOR^(1,2,3)



30.4 Brown-out Reset (BOR)

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage, VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the Power-up Timer (PWRT) Time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM is applied. The total delay in this case is TFSCM. Refer to Parameter SY35 in Table 33-21 of **Section 33.0 "Electrical Characteristics"** for specific TFSCM values.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle mode and resets the device should VDD fall below the BOR threshold voltage.

30.5 Watchdog Timer (WDT)

For dsPIC33EPXXXGM3XX/6XX/7XX devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

30.5.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a WDT time-out period (TwDT), as shown in Parameter SY12 in Table 33-21.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

FIGURE 30-2: WDT BLOCK DIAGRAM

30.5.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bit (RCON<3,2>) needs to be cleared in software after the device wakes up.

30.5.3 ENABLING WDT


The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

30.5.4 WDT WINDOW

The Watchdog Timer has an optional Windowed mode enabled by programming the WINDIS bit in the WDT Configuration register (FWDT<6>). In the Windowed mode (WINDIS = 0), the WDT should be cleared based on the settings in the programmable Watchdog Timer Window select bits (WDTWIN<1:0>).



© 2013-2014 Microchip Technology Inc.

30.6 JTAG Interface

dsPIC33EPXXXGM3XX/6XX/7XX devices implement a JTAG interface, which supports boundary scan device testing. Detailed information on this interface is provided in future revisions of the document.

Note:	Refer to the "dsPIC33/PIC24 Fam	ily
	Reference Manual", "Programming ar	۱d
	Diagnostics" (DS70608) for furth	er
	information on usage, configuration ar	٦d
	operation of the JTAG interface.	

30.7 In-Circuit Serial Programming

The dsPIC33EPXXXGM3XX/6XX/7XX devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data, and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration Bits" (DS70663) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

30.8 In-Circuit Debugger

When MPLAB[®] ICD 3 or the REAL ICE[™] in-circuit emulator is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB X IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, Vss and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins (PGECx and PGEDx).

30.9 Code Protection and CodeGuard™ Security

The dsPIC33EPXXXGM3XX/6XX/7XX devices offer basic implementation of CodeGuard Security that supports only General Segment (GS) security. This feature helps protect individual Intellectual Property.

Note: Refer to the "dsPIC33/PIC24 Family Reference Manual", "CodeGuard™ Security" (DS70634) for further information on usage, configuration and operation of CodeGuard Security.

31.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33EP instruction set is almost identical to that of the dsPIC30F and dsPIC33F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- Control operations

 Table 31-1 lists the general symbols used in describing the instructions.

The dsPIC33E instruction set summary in Table 31-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- · The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- · The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the Table Read and Table Write instructions

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the Program Counter is changed as a result of the instruction, or a PSV or Table Read is performed. In these cases, the execution takes multiple instruction cycles with the additional instruction cycle(s) executed as a NOP. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or twoword instruction. Moreover, double-word moves require two cycles.

Note:	For more details on the instruction set,
	refer to the "16-bit MCU and DSC
	Programmer's Reference Manual"
	(DS70157).

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{}	Optional field or operation
$a\in\{b,c,d\}$	a is selected from the set of values b, c, d
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write back destination address register \in {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal ∈ {0,1}
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal \in {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal $\in \{016384\}$
lit16	16-bit unsigned literal $\in \{065535\}$
lit23	23-bit unsigned literal \in {08388608}; LSb must be '0'
None	Field does not require an entry, can be blank
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	$\label{eq:descented_loss} Destination \ W \ register \in \{ \ Wd, \ [Wd], \ [Wd++], \ [Wd], \ [++Wd], \ [Wd] \ \}$
Wdo	Destination W register ∈

{ Wnd, [Wnd], [Wnd++], [Wnd--], [++Wnd], [--Wnd], [Wnd+Wb] }

Dividend, Divisor Working register pair (direct addressing)

TABLE 31-1:	SYMBOLS USED IN OPCODE DESCRIPTIONS

Wm,Wn

Field	Description
Wm*Wm	Multiplicand and Multiplier Working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier Working register pair for DSP instructions \in {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 Working registers ∈ {W0W15}
Wnd	One of 16 Destination Working registers ∈ {W0W15}
Wns	One of 16 Source Working registers ∈ {W0W15}
WREG	W0 (Working register used in File register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X Data Space Prefetch Address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}
Wy	Y Data Space Prefetch Address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}

	LE 31-2:	INST	RUCTION SET OVERVI		1	i	
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA, SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA, SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = Iit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (4)	None
		BRA	GE,Expr	Branch if greater than or equal	1	1 (4)	None
		BRA	GEU,Expr	Branch if unsigned greater than or equal	1	1 (4)	None
		BRA	GT,Expr	Branch if greater than	1	1 (4)	None
		BRA	GTU,Expr	Branch if unsigned greater than	1	1 (4)	None
		BRA	LE,Expr	Branch if less than or equal	1	1 (4)	None
		BRA	LEU,Expr	Branch if unsigned less than or equal	1	1 (4)	None
		BRA	LT,Expr	Branch if less than	1	1 (4)	None
		BRA	LTU,Expr	Branch if unsigned less than	1	1 (4)	None
		BRA	N,Expr	Branch if Negative	1	1 (4)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (4)	None
		BRA	NN,Expr	Branch if Not Negative	1	1 (4)	None
		BRA	NOV,Expr	Branch if Not Overflow	1	1 (4)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (4)	None
		BRA	OA,Expr	Branch if Accumulator A overflow	1	1 (4)	None
		BRA	OB,Expr	Branch if Accumulator B overflow	1	1 (4)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (4)	None
		BRA	SA, Expr	Branch if Accumulator A saturated	1	1 (4)	None
		BRA	SB,Expr	Branch if Accumulator B saturated	1	1 (4)	None
		BRA	Expr	Branch Unconditionally	1	4	None
		BRA	Z,Expr	Branch if Zero	1	1 (4)	None
		BRA	Wn	Computed Branch	1	4	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
	1	1					

TABLE 31-2: INSTRUCTION SET OVERVIEW

Note: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

Bit Set Ws

BSET

Ws,#bit4

1

None

1

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	4	SFA
		CALL	Wn	Call indirect subroutine	1	4	SFA
		CALL.L	Wn	Call indirect subroutine (long address)	1	4	SFA
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA, SB
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	f = f	1	1	N,Z
		COM	f,WREG	WREG = f	1	1	N,Z
		COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit8	Compare Wb with lit8	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit8	Compare Wb with lit8, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - C)$	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
	CPBEQ	CPBEQ	Wb,Wn,Expr	Compare Wb with Wn, branch if =	1	1 (5)	None
22	CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
	CPBGT	CPBGT	Wb,Wn,Expr	Compare Wb with Wn, branch if >	1	1 (5)	None
23	CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
	CPBLT	CPBLT	Wb,Wn,Expr	Compare Wb with Wn, branch if <	1	1 (5)	None
24	CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
				Compare Wb with Wn, branch if ≠	-1	. /	

TABLE 31-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f - 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	#lit15,Expr	Do code to PC + Expr, lit15 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm, Acc, Wx, Wy, Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	4	None
		GOTO	Wn	Go to indirect	1	4	None
		GOTO.L	Wn	Go to indirect (long address)	1	4	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#litl0,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	SFA
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd,AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm, Acc, Wx, Wxd, Wy, Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB

TABLE 31-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	None
		MOV	f,WREG	Move f to WREG	1	1	None
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
17	MOVPAG	MOVPAG	#lit10,DSRPAG	Move 10-bit literal to DSRPAG	1	1	None
		MOVPAG	#lit9,DSWPAG	Move 9-bit literal to DSWPAG	1	1	None
		MOVPAG	#lit8,TBLPAG	Move 8-bit literal to TBLPAG	1	1	None
		MOVPAGW	Ws, DSRPAG	Move Ws<9:0> to DSRPAG	1	1	None
		MOVPAGW	Ws, DSWPAG	Move Ws<8:0> to DSWPAG	1	1	None
		MOVPAGW	Ws, TBLPAG	Move Ws<7:0> to TBLPAG	1	1	None
8	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None
19	MPY	MPY	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OA SA,SB,SA
		MPY	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OA SA,SB,SA
50	MPY.N	MPY.N	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
51	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd,AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OA SA,SB,SA
52	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SS	Wb,Ws,Acc	Accumulator = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,Ws,Acc	Accumulator = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Acc	Accumulator = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.US	Wb,Ws,Acc	Accumulator = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.UU	Wb,#lit5,Acc	Accumulator = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,Ws,Acc	Accumulator = unsigned(Wb) * unsigned(Ws)	1	1	None
		MULW.SS	Wb,Ws,Wnd	Wnd = signed(Wb) * signed(Ws)	1	1	None
		MULW.SU	Wb,Ws,Wnd	Wnd = signed(Wb) * unsigned(Ws)	1	1	None
		MULW.US	Wb,Ws,Wnd	Wnd = unsigned(Wb) * signed(Ws)	1	1	None
		MULW.UU	Wb,Ws,Wnd	Wnd = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	Wnd = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	Wnd = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None

TABLE 31-2: INSTRUCTION SET OVERVIEW (CONTINUED)
--

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
53	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
54	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
55	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
56	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
57	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
58	RCALL	RCALL	Expr	Relative Call	1	4	SFA
		RCALL	Wn	Computed Call	1	4	SFA
59	REPEAT	REPEAT	#lit15	Repeat Next Instruction lit15 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
60	RESET	RESET		Software device Reset	1	1	None
61	RETFIE	RETFIE		Return from interrupt	1	6 (5)	SFA
62	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	6 (5)	SFA
63	RETURN	RETURN		Return from Subroutine	1	6 (5)	SFA
64	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
65	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
66	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
07		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
67	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
60	63.G	RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
68	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
60	0.5	SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
69 70	SE SETM	SE	Ws,Wnd f	Wnd = sign-extended Ws f = 0xFFFF	1	1 1	C,N,Z None
70	OF TH	SETM	I WREG	WREG = 0xFFFF	1	1	None
		SETM		WREG = 0XFFFF Ws = 0XFFFF	1	1	None
71	SFTAC	SETM	Ws Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB, SA,SB,SAB
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB

TABLE 31-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
72	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
73	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn – lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C,DC,N,OV,Z
74	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
75	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
76	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
77	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
78	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	5	None
79	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	5	None
80	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
81	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
82	ULNK	ULNK		Unlink Frame Pointer	1	1	SFA
83	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
84	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

TABLE 31-2: INSTRUCTION SET OVERVIEW (CONTINUED)

NOTES:

32.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
- MPLAB[®] X IDE Software
- · Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

32.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

32.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16 and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

32.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

32.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

32.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

32.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

32.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

32.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

32.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

32.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

32.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

32.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

33.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33EPXXXGM3XX/6XX/7XX electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33EPXXXGM3XX/6XX/7XX family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings

(See Note 1)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽³⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(3)}$	0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽³⁾	0.3V to +3.6V
Voltage on VCAP with respect to Vss	1.62V to 1.98V
Maximum current out of Vss pin	350 mA
Maximum current into VDD pin ⁽²⁾	350 mA
Maximum current sunk by any I/O pin	20 mA
Maximum current sourced by I/O pin	18 mA
Maximum current sourced/sunk by all ports ^(2,4)	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 33-2).
 - 3: See the "Pin Diagrams" section for the 5V tolerant pins.
 - 4: Exceptions are: RA3, RA4, RA7, RA9, RA10, RB7-RB15, RC3, RC15, RD1-RD4, which are able to sink 30 mA and source 20 mA.

33.1 DC Characteristics

Characteristic	VDD Range	Temperature Range	Maximum MIPS		
onaracteristic	(in Volts)	(in °C)	dsPIC33EPXXXGM3XX/6XX/7XX		
I-Temp	3.0V to 3.6V ⁽¹⁾	-40°C to +85°C	70		
E-Temp	3.0V to 3.6V ⁽¹⁾	-40°C to +125°C	60		

TABLE 33-1: OPERATING MIPS vs. VOLTAGE

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules: ADC, op amp/comparator and comparator voltage reference will have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.

TABLE 33-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Тур.	Max.	Unit
Industrial Temperature Devices:					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices:					
Operating Junction Temperature Range	TJ	-40	—	+140	°C
Operating Ambient Temperature Range	TA	-40	_	+125	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	PINT + PI/O			W
I/O Pin Power Dissipation: I/O = Σ ({VDD - VOH} x IOH) + Σ (VOL x IOL)					
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θJA			W

TABLE 33-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур.	Max.	Unit	Notes
Package Thermal Resistance, 121-Pin BGA	θJA	40		°C/W	1
Package Thermal Resistance, 100-Pin TQFP 12x12 mm	θJA	43	_	°C/W	1
Package Thermal Resistance, 100-Pin TQFP 14x14 mm	θJA		_	°C/W	1
Package Thermal Resistance, 64-Pin QFN	θJA	28.0	_	°C/W	1
Package Thermal Resistance, 64-Pin TQFP 10x10 mm	θJA	48.3	_	°C/W	1
Package Thermal Resistance, 44-Pin QFN	θJA	29.0	_	°C/W	1
Package Thermal Resistance, 44-Pin TQFP 10x10 mm	θJA	49.8	—	°C/W	1
Package Thermal Resistance, 44-Pin VTLA 6x6 mm	θJA	25.2	_	°C/W	1
Package Thermal Resistance, 36-Pin VTLA 5x5 mm	θJA	28.5	_	°C/W	1
Package Thermal Resistance, 28-Pin QFN-S	θJA	30.0	_	°C/W	1
Package Thermal Resistance, 28-Pin SSOP	θJA	71.0	_	°C/W	1
Package Thermal Resistance, 28-Pin SOIC	θJA	69.7	_	°C/W	1
Package Thermal Resistance, 28-Pin SPDIP	θJA	60.0	-	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 33-4 :	DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 3): 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions	
Operati	ng Voltag	e						
DC10	Vdd	Supply Voltage ⁽³⁾	3.0		3.6	V		
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.95		_	V		
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	_	—	Vss	V		
DC17	Svdd	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.03	_	_	V/ms	0V-3.0V in 3 ms	
DC18	VCORE	VDD Core ⁽³⁾ Internal Regulator Voltage	1.62	1.8	1.98	V	Voltage is dependent on load, temperature and VDD	

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.

3: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules: ADC, op amp/comparator and comparator voltage reference will have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.

TABLE 33-5: FILTER CAPACITOR (CEFC) SPECIFICATIONS

			$\begin{array}{ l l l l l l l l l l l l l l l l l l l$				
Param No.	Symbol Characteristics		Min.	Тур.	Max.	Units	Comments
	Cefc	External Filter Capacitor Value ⁽¹⁾	4.7	10		μF	Capacitor must have a low series resistance (< 1 Ohm)

Note 1: Typical VCAP voltage = 1.8 volts when VDD \ge VDDMIN.

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Typ. ⁽²⁾	Max.	Units		Conditions			
Operating Cur	rrent (IDD) ⁽¹⁾			•				
DC20d	6.0	18.0	mA	-40°C				
DC20a	6.0	18.0	mA	+25°C	2.21/			
DC20b	6.0	18.0	mA	+85°C	- 3.3V	10 MIPS		
DC20c	6.0	18.0	mA	+125°C				
DC21d	11.0	20.0	mA	-40°C				
DC21a	11.0	20.0	mA	+25°C	- 3.3V	20 MIPS		
DC21b	11.0	20.0	mA	+85°C	3.3V	20 101125		
DC21c	11.0	20.0	mA	+125°C				
DC22d	17.0	30.0	mA	-40°C				
DC22a	17.0	30.0	mA	+25°C	2.21/	40 MIPS		
DC22b	17.0	30.0	mA	+85°C	- 3.3V			
DC22c	17.0	30.0	mA	+125°C				
DC23d	25.0	50.0	mA	-40°C				
DC23a	25.0	50.0	mA	+25°C		60 MIPS		
DC23b	25.0	50.0	mA	+85°C	3.3V			
DC23c	25.0	50.0	mA	+125°C				
DC24d	30.0	60.0	mA	-40°C				
DC24a	30.0	60.0	mA	+25°C	3.3V	70 MIPS		
DC24b	30.0	60.0	mA	+85°C				

TABLE 33-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

 Oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- CLKO is configured as an I/O input pin in the Configuration Word
- · All I/O pins are configured as outputs and driving low
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating or being clocked (defined PMDx bits are all ones)
- CPU executing
 - while(1)
 - {
 - NOP(); }
- JTAG is disabled
- 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Parameter No.	Тур. ⁽²⁾	Max.	Units	Conditions				
Idle Current (II	dle) ⁽¹⁾							
DC40d	1.5	8.0	mA	-40°C				
DC40a	1.5	8.0	mA	+25°C	3.3V	10 MIPS		
DC40b	1.5	8.0	mA	+85°C	3.3V	10 101125		
DC40c	1.5	8.0	mA	+125°C				
DC41d	2.0	12.0	mA	-40°C				
DC41a	2.0	12.0	mA	+25°C	- 3.3V	20 MIPS		
DC41b	2.0	12.0	mA	+85°C	3.3V	20 MIPS		
DC41c	2.0	12.0	mA	+125°C				
DC42d	5.5	15.0	mA	-40°C				
DC42a	5.5	15.0	mA	+25°C	3.3V	40 MIPS		
DC42b	5.5	15.0	mA	+85°C	3.3V			
DC42c	5.5	15.0	mA	+125°C				
DC43d	9.0	20.0	mA	-40°C				
DC43a	9.0	20.0	mA	+25°C	2 2)/	60 MIPS		
DC43b	9.0	20.0	mA	+85°C	3.3V			
DC43c	9.0	20.0	mA	+125°C				
DC44d	10.0	25.0	mA	-40°C				
DC44a	10.0	25.0	mA	+25°C	3.3V	70 MIPS		
DC44b	10.0	25.0	mA	+85°C	1			

TABLE 33-7:	DC CHARACTERISTICS: IDLE CURRENT (IIDLE)
-------------	--

Note 1: Base Idle current (IIDLE) is measured as follows:

 CPU core is off, oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- CLKO is configured as an I/O input pin in the Configuration Word
- · All I/O pins are configured as outputs and driving low
- $\overline{\text{MCLR}}$ = VDD, WDT and FSCM are disabled
- No peripheral modules are operating or being clocked (defined PMDx bits are all ones)
- The NVMSIDL bit (NVMCON<12>) = 1 (i.e., Flash regulator is set to standby while the device is in Idle mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
- JTAG is disabled
- 2: Data in the "Typical" column is at 3.3V, +25°C unless otherwise specified.

TABLE 33-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$							
Parameter No.	Тур. ⁽²⁾	Max.	Units	Conditions						
Power-Down Current (IPD) ⁽¹⁾										
DC60d	35	100	μA	-40°C						
DC60c	40	200	μΑ	+25°C	2.21/	Deep Dever Dever Current				
DC60b	250	500	μA	+85°C	3.3V	Base Power-Down Current				
DC60c	1000	2500	μA	+125°C						
DC61d	8	10	μA	-40°C						
DC61c	10	15	μA	+25°C	2 2)/	Matchdog Timor Current: Alwor(3)				
DC61b	12	20	μA	+85°C	3.3V	Watchdog Timer Current: ∆IwDT ⁽³⁾				
DC61c	13	25	μA	+125°C	1					

Note 1: IPD (Sleep) current is measured as follows:

CPU core is off, oscillator is configured in EC mode and external clock is active, OSC1 is driven with
 external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- CLKO is configured as an I/O input pin in the Configuration Word
- · All I/O pins are configured as outputs and driving low
- $\overline{\text{MCLR}}$ = VDD, WDT and FSCM are disabled
- All peripheral modules are disabled (PMDx bits are all ones)
- The VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to standby while the device is in Sleep mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
 ITAC is disabled
- JTAG is disabled
- 2: Data in the "Typical" column is at 3.3V, +25°C unless otherwise specified.
- **3:** The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CHARACTER	ISTICS	Standard C (unless oth Operating t	nerwise s	tated) ⁻ e -40°C	≤ Ta ≤ +8	o 3.6V 5°C for Industrial 25°C for Extended		
Parameter No.	Тур. ⁽²⁾	Doze Ratio	Units		Conditions			
Doze Current (IDOZE) ⁽¹⁾								
DC73a	20	53	1:2	mA	-40°C	3.3V	70 MIPS	
DC73g	8	30	1:128	mA	-40 C	3.3V	70 MIPS	
DC70a	19	53	1:2	mA	+25°C	2.21/	2.21/	60 MIPS
DC70g	8	30	1:128	mA	+25 C	3.3V	60 MIPS	
DC71a	20	53	1:2	mA	195%	2 2)/		
DC71g	10	30	1:128	mA	+85°C	3.3V	60 MIPS	
DC72a	25	42	1:2	mA	1105°C	2 2)/		
DC72g	12	30	1:128	mA	+125°C	3.3V	50 MIPS	

TABLE 33-9: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

• Oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- · All I/O pins are configured as outputs and driving low
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating or being clocked (defined PMDx bits are all ones)
- CPU executing

```
while(1)
{
NOP();
}
```

- · JTAG is disabled
- 2: Data in the "Typical" column is at 3.3V, +25°C unless otherwise specified.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
	VIL	Input Low Voltage							
DI10		Any I/O Pin and MCLR	Vss	_	0.2 VDD	V			
DI18		I/O Pins with SDAx, SCLx	Vss	_	0.3 VDD	V	SMBus disabled		
DI19		I/O Pins with SDAx, SCLx	Vss	_	0.8	V	SMBus enabled		
	Vih	Input High Voltage							
DI20		I/O Pins Not 5V Tolerant	0.8 VDD	_	Vdd	V	(Note 3)		
		I/O Pins 5V Tolerant and MCLR	0.8 VDD	—	5.5	V	(Note 3)		
		I/O Pins with SDAx, SCLx	0.8 VDD	_	5.5	V	SMBus disabled		
		I/O Pins with SDAx, SCLx	2.1	_	5.5	V	SMBus enabled		
	ICNPU	Change Notification Pull-up Current							
DI30			150	250	550	μA	VDD = 3.3V, VPIN = VSS		
	ICNPD	Change Notification Pull-Down Current ⁽⁴⁾							
DI31			20	50	100	μA	VDD = 3.3V, VPIN = VDD		

TABLE 33-10: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

2: Negative current is defined as current sourced by the pin.

3: See the "Pin Diagrams" section for the 5V tolerant I/O pins.

4: VIL source < (Vss – 0.3). Characterized but not tested.

5: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.

6: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.

7: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.

8: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40 \ ^\circ C \leq TA \leq +85 \ ^\circ C \ for \ Industrial \\ -40 \ ^\circ C \leq TA \leq +125 \ ^\circ C \ for \ Extended \end{array}$							
Param No.	Symbol	Characteristic	Min. Typ. Max. Units Conditions							
	lı∟	Input Leakage Current ^(1,2)								
DI50		I/O Pins 5V Tolerant ⁽³⁾	-1	_	+1	μΑ	$Vss \le VPIN \le 5V$, Pin at high-impedance			
DI51		I/O Pins Not 5V Tolerant ⁽³⁾	-1	_	+1	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ Pin \text{ at high-impedance}, \\ -40^\circC \leq TA \leq +85^\circC \end{array}$			
DI51a		I/O Pins Not 5V Tolerant ⁽³⁾	-1	_	+1	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +85^{\circ}C$			
DI51b		I/O Pins Not 5V Tolerant ⁽³⁾	-1	_	+1	μA	$\label{eq:VSS} \begin{split} &Vss \leq V \text{PIN} \leq V \text{DD}, \\ &\text{Pin at high-impedance}, \\ &-40^\circ\text{C} \leq \text{TA} \leq +125^\circ\text{C} \end{split}$			
DI51c		I/O Pins Not 5V Tolerant ⁽³⁾	-1	_	+1	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$			
DI55		MCLR	-5	_	+5	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$			
DI56		OSC1	-5	—	+5	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ XT \text{ and } HS \text{ modes} \end{array}$			

TABLE 33-10: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 2: Negative current is defined as current sourced by the pin.
- 3: See the "Pin Diagrams" section for the 5V tolerant I/O pins.
- 4: VIL source < (Vss 0.3). Characterized but not tested.
- **5:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 6: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 7: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.

8: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteristic	Characteristic Min. Typ. Max. Units Conditions							
DI60a	licl	Input Low Injection Current	0		₋₅ (4,7)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP and RB7			
DI60b	Іісн	Input High Injection Current	0	_	+5 ^(5,6,7)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB7 and all 5V tolerant pins ⁽⁶⁾			
DI60c	∑lict	Total Input Injection Current (sum of all I/O and control pins)	-20 ⁽⁸⁾	_	+20 ⁽⁸⁾	mA	Absolute instantaneous sum of all \pm input injection currents from all I/O pins: (IICL + IICH) $\leq \sum$ IICT			

TABLE 33-10: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

2: Negative current is defined as current sourced by the pin.

3: See the "Pin Diagrams" section for the 5V tolerant I/O pins.

4: VIL source < (Vss – 0.3). Characterized but not tested.

5: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.

6: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.

7: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.

8: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param.	Symbol	Characteristic	Min. Typ. Max. Units Conditions						
DO10	Vol	Output Low Voltage 4x Sink Driver Pins ⁽¹⁾	_		0.4	V	VDD = 3.3V, $IOL \le 6 \text{ mA}, -40^{\circ}\text{C} \le TA \le +85^{\circ}\text{C},$ $IOL \le 5 \text{ mA}, +85^{\circ}\text{C} < TA \le +125^{\circ}\text{C}$		
		Output Low Voltage 8x Sink Driver Pins ⁽²⁾	_	_	0.4	V			
DO20	Vон	Output High Voltage 4x Source Driver Pins ⁽¹⁾	2.4		—	V	$IOH \ge -10 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$		
		Output High Voltage 8x Source Driver Pins ⁽²⁾	2.4	_	—	V	$IOH \ge -15 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$		
DO20A	VoH1	Output High Voltage 4x Source Driver Pins ⁽¹⁾	1.5	_	_	V	$IOH \ge -14 \text{ mA}, \text{ VDD} = 3.3 \text{V}$		
		4x Source Driver Pins	2.0	_	_		$IOH \ge -12 \text{ mA}, \text{ VDD} = 3.3 \text{V}$		
			3.0				$IOH \ge -7 \text{ mA}, \text{ VDD} = 3.3 \text{V}$		
		Output High Voltage 8x Source Driver Pins ⁽²⁾	1.5	_	—	V	$IOH \ge -22 \text{ mA}, \text{ VDD} = 3.3 \text{V}$		
			2.0	_	—	1	$IOH \ge -18 \text{ mA}, \text{ VDD} = 3.3 \text{V}$		
			3.0	_	—		$IOH \ge -10 \text{ mA}, \text{ VDD} = 3.3 \text{V}$		

TABLE 33-11: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Includes all I/O pins that are not 8x Sink Driver pins (see below).

Includes the following pins:
 For 44-pin devices: RA3, RA4, RA7, RA9, RA10, RB7, RB<15:9>, RC1 and RC<9:3>
 For 64-pin devices: RA4, RA7, RA<10:9>, RB7, RB<15:9>, RC1, RC<9:3>, RC15 and RG<8:7>
 For 100-pin devices: RA4, RA7, RA9, RA10, RB7, RB<15:9>, RC1, RC<9:3>, RC15, RD<3:1> and RG<8:6>

TABLE 33-12: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			(unless	•	ise state			
Param No.	Symbol	Characteristic	Min. ⁽¹⁾	Min. ⁽¹⁾ Typ. Max.		Units	Conditions	
BO10	VBOR	BOR Event on VDD Transition High-to-Low	2.7	—	2.95	V	VDD (Note 2, Note 3)	
PO10	PO10 VPOR POR Event on VDD Transition High-to-Low		1.75	_	1.95	V	(Note 2)	

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: The VBOR specification is relative to VDD.

3: The device is functional at VBORMIN < VDD < VDDMIN. Analog modules: ADC, op amp/comparator and comparator voltage reference will have degraded performance. Device functionality is tested but not characterized.

DC CHARACTERISTICS		(unless	$\begin{array}{l} \mbox{Standard Operating Conditions: VBOR (min)V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
		Program Flash Memory							
D130	Eр	Cell Endurance	10,000	_	_	E/W	-40°C to +125°C		
D131	Vpr	VDD for Read	VBORMIN	—	3.6	V			
D132b	VPEW	VDD for Self-Timed Write	3.0	—	3.6	V			
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated, -40°C to +125°C		
D135	IDDP	Supply Current During Programming	_	10	—	mA			
D138a	Tww	Word Write Cycle Time	46.5	46.9	47.4	μs	Tww = 346 FRC cycles, Ta = +85°C (Note 2)		
D138b	Tww	Word Write Cycle Time	46.0	_	47.9	μs	Tww = 346 FRC cycles, Ta = +125°C (Note 2)		
D136a	TPE	Row Write Time	0.667	0.673	0.680	ms	Trw = 4965 FRC cycles, Ta = +85°C (Note 2)		
D136b	TPE	Row Write Time	0.660	—	0.687	ms	Trw = 4965 FRC cycles, Ta = +125°C (Note 2)		
D137a	TPE	Page Erase Time	19.6	20	20.1	ms	TPE = 146893 FRC cycles, TA = +85°C (Note 2)		
D137b	TPE	Page Erase Time	19.5	—	20.3	ms	TPE = 146893 FRC cycles, Ta = +125°C (Note 2)		

TABLE 33-13: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Other conditions: FRC = 7.3728 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 33-19) and the value of the FRC Oscillator Tuning register.

33.2 AC Characteristics and Timing Parameters

This section defines the dsPIC33EPXXXGM3XX/6XX/ 7XX AC characteristics and timing parameters.

TABLE 33-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)						
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Operating voltage VDD range as described in Section 33.1 "DC Characteristics".						

FIGURE 33-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS





TABLE 33-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO50	Cosco	OSC2 Pin	_	—	15	pF	In XT and HS modes, when external clock is used to drive OSC1
DO56	Cio	All I/O Pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	—	400	pF	In l ² C™ mode



AC CHA	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symb	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions			
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	60	MHz	EC			
		Oscillator Crystal Frequency	3.5 10 32.4	 32.768	10 25 33.1	MHz MHz kHz	XT HS SOSC			
OS20	Tosc	Tosc = 1/Fosc	8.33	_	DC	ns	TA = +125°C			
		Tosc = 1/Fosc	7.14	—	DC	ns	TA = +85°C			
OS25	Тсү	Instruction Cycle Time ⁽²⁾	16.67	_	DC	ns	TA = +125°C			
			14.28	—	DC	ns	TA = +85°C			
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC			
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	—	20	ns	EC			
OS40	TckR	CLKO Rise Time ⁽³⁾	—	5.2	_	ns				
OS41	TckF	CLKO Fall Time ⁽³⁾	—	5.2		ns				
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	—	12	—	mA/V	HS, VDD = 3.3V, TA = +25°C			
			—	6	—	mA/V	XT, VDD = 3.3V, TA = +25°C			

TABLE 33-16: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- 2: Instruction cycle period (Tcr) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Minimum" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Maximum" cycle time limit is "DC" (no clock) for all devices.
- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: This parameter is characterized, but not tested in manufacturing.

TABLE 33-17: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No. Symbol Characteristic			Min.	Typ. ⁽¹⁾	Max.	Units	Conditions	
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range	0.8	_	8.0	MHz	ECPLL, XTPLL modes	
OS51	Fsys	On-Chip VCO System Frequency	120	—	340	MHz		
OS52	TLOCK	PLL Start-up Time (Lock Time)	0.9	1.5	3.1	ms		
OS53	DCLK	CLKO Stability (Jitter) ⁽²⁾	-3	0.5	3	%		

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This jitter specification is based on clock cycle-by-clock cycle measurements. To get the effective jitter for individual time bases or communication clocks used by the application, use the following formula:

$$Effective Jitter = \frac{DCLK}{\sqrt{Fosc}}$$

$$\frac{Fosc}{\sqrt{Time Base or Communication Clock}}$$

For example, if FOSC = 120 MHz and the SPI bit rate = 10 MHz, the effective jitter is as follows:

Effective Jitter =
$$\frac{DCLK}{\sqrt{\frac{120}{10}}} = \frac{DCLK}{\sqrt{12}} = \frac{DCLK}{3.464}$$

TABLE 33-18: INTERNAL FRC ACCURACY

AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise state) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended									
Param No.	Characteristic	Min.	Тур.	Max.	Units	Conditions			
Internal	FRC Accuracy @ FRC Fre	equency	= 7.3728	MHz ⁽¹⁾					
F20a	FRC	-1.5	0.5	+1.5	%	$-40^{\circ}C \le TA \le +85^{\circ}C \qquad VDD = 3.0-3.6V$			
F20b	FRC	-2	1.5	+2	%	$-40^{\circ}C \le Ta \le +125^{\circ}C \qquad VDD = 3.0\text{-}3.6V$			

Note 1: Frequency calibrated at +25°C and 3.3V. TUNx bits can be used to compensate for temperature drift.

TABLE 33-19: INTERNAL LPRC ACCURACY

$\begin{tabular}{lllllllllllllllllllllllllllllllllll$									
Param No.	Characteristic	Min.	Тур.	Max.	Max. Units Conditions				
LPRC	@ 32.768 kHz								
F21a	LPRC	-15	5	+15	%	$-40^{\circ}C \le TA \le +85^{\circ}C \qquad VDD = 3.0-3.6V$			
F21b	LPRC	-30	10	+30	%	$-40^{\circ}C \le TA \le +125^{\circ}C \qquad VDD = 3.0-3.6V$			

^{© 2013-2014} Microchip Technology Inc.

dsPIC33EPXXXGM3XX/6XX/7XX






TABLE 33-20: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min. Typ. ⁽¹⁾ Max.			Units	Conditions	
DO31	TIOR	Port Output Rise Time	_	5	10	ns		
DO32	TIOF	Port Output Fall Time	_	5	10	ns		
DI35	TINP	INTx Pin High or Low Time (input)	20	—	_	ns		
DI40	Trbp	CNx High or Low Time (input)	2	_	_	Тсү		

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

FIGURE 33-4: BOR AND MASTER CLEAR RESET TIMING CHARACTERISTICS




FIGURE 33-5: POWER-ON RESET TIMING CHARACTERISTICS





TABLE 33-21:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions			
SY00	Τρυ	Power-up Period	_	400	600	μs				
SY10	Tost	Oscillator Start-up Time	_	1024 Tosc			Tosc = OSC1 period			
SY12 Twdt		Watchdog Timer Time-out Period	0.85	—	1.15	ms	WDTPRE = 0, WDTPOST<3:0> = 0000, Using LPRC tolerances indicated in F21 (see Table 33-19) at +85°C			
			3.4	_	4.6	ms	WDTPRE = 1, WDTPOST<3:0> = 0000, Using LPRC tolerances indicated in F21 (see Table 33-19) at +85°C			
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μs				
SY20	TMCLR	MCLR Pulse Width (low)	2	—	_	μs				
SY30	TBOR	BOR Pulse Width (low)	1	_		μs				
SY35	TFSCM	Fail-Safe Clock Monitor Delay		500	900	μs	-40°C to +85°C			
SY36	TVREG	Voltage Regulator Standby-to-Active Mode Transition Time		—	30	μs				
SY37	TOSCDFRC	FRC Oscillator Start-up Delay	_	—	29	μs				
SY38	TOSCDLPRC	LPRC Oscillator Start-up Delay		—	70	μs				

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.



AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol Charac		cteristic ⁽²⁾	Min.	Тур.	Max.	Units	Conditions		
TA10	ТтхН	T1CK High Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet Parameter TA15, N = Prescaler value (1, 8, 64, 256)		
			Asynchronous	35	_	—	ns			
TA11	ΤτχL	T1CK Low Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet Parameter TA15, N = Prescaler value (1, 8, 64, 256)		
			Asynchronous	10		—	ns			
TA15	ΤτχΡ	T1CK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	—	_	ns	N = Prescaler value (1, 8, 64, 256)		
OS60	Ft1	T1CK Oscillator Input Frequency Range (oscillator enabled by setting TCS (T1CON<1>) bit)		DC		50	kHz			
TA20	TCKEXTMRL	Delay from E Clock Edge Increment	External T1CK to Timer	0.75 Tcy + 40	_	1.75 Tcy + 40	ns			

Note 1: Timer1 is a Type A.

2: These parameters are characterized, but are not tested in manufacturing.

Г

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic ⁽¹⁾		Min.	Тур.	Max.	Units	Conditions		
TB10	ТтхН	TxCK High Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N		_	ns	Must also meet Parameter TB15, N = Prescale value (1, 8, 64, 256)		
TB11	ΤτxL	TxCK Low Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N		_	ns	Must also meet Parameter TB15, N = Prescale value (1, 8, 64, 256)		
TB15	ΤτχΡ	TxCK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	_	_	ns	N = Prescale value (1, 8, 64, 256)		
TB20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment		0.75 Tcy + 40		1.75 Tcy + 40	ns			

TABLE 33-23: TIMER2 AND TIMER4 (TYPE B TIMER) EXTERNAL CLOCK TIMING REQUIREMENTS . .

... ~

.

.

.

Note 1: These parameters are characterized, but are not tested in manufacturing.

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol Characteristic ¹		Min.	Тур.	Max.	Units	Conditions				
TC10	ТтхН	TxCK High Time	Synchronous	Tcy + 20	_	_	ns	Must also meet Parameter TC15			
TC11	ΤτxL	TxCK Low Time	Synchronous	Tcy + 20	_	—	ns	Must also meet Parameter TC15			
TC15	ΤτχΡ	TxCK Input Period	Synchronous, with Prescaler	2 Tcy + 40	_	—	ns	N = Prescale value (1, 8, 64, 256)			
TC20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment		0.75 Tcy + 40		1.75 Tcy + 40	ns				

Note 1: These parameters are characterized, but are not tested in manufacturing.

FIGURE 33-7: INPUT CAPTURE x (ICx) TIMING CHARACTERISTICS




TABLE 33-25: INPUT CAPTURE x (ICx) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Max.	Units	Conditions			
IC10	TccL	ICx Input Low Time	Greater of: 12.5 + 25 or (0.5 Tcy/N) + 25	—	ns	Must also meet Parameter IC15			
IC11	ТссН	ICx Input High Time	Greater of: 12.5 + 25 or (0.5 Tcy/N) + 25	—	ns	Must also meet Parameter IC15	N = Prescale value (1, 4, 16)		
IC15	TccP	ICx Input Period	Greater of: 25 + 50 or (1 Tcy/N) + 50		ns				

Note 1: These parameters are characterized, but not tested in manufacturing.

dsPIC33EPXXXGM3XX/6XX/7XX

FIGURE 33-8: OUTPUT COMPARE x (OCx) TIMING CHARACTERISTICS




TABLE 33-26: OUTPUT COMPARE x (OCx) TIMING REQUIREMENTS

АС СНА	ARACTER	ISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions			
OC10	TccF	OCx Output Fall Time				ns	See Parameter DO32			
OC11	TccR	OCx Output Rise Time	—	—	—	ns	See Parameter DO31			

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 33-9: OCx/PWMx MODULE TIMING CHARACTERISTICS




TABLE 33-27: OCx/PWMx MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions	
OC15	Tfd	Fault Input to PWMx I/O Change	_		Tcy + 20	ns		
OC20	TFLT	Fault Input Pulse Width	TCY + 20	—	—	ns		

Note 1: These parameters are characterized but not tested in manufacturing.






FIGURE 33-11: HIGH-SPEED PWMx MODULE TIMING CHARACTERISTICS




TABLE 33-28: HIGH-SPEED PWMx MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions		
MP10	TFPWM	PWMx Output Fall Time	—		—	ns	See Parameter DO32		
MP11	TRPWM	PWMx Output Rise Time	—	_	—	ns	See Parameter DO31		
MP20	Tfd	Fault Input ↓ to PWMx I/O Change	_	_	15	ns			
MP30	Tfh	Fault Input Pulse Width	15	_	—	ns			

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 33-12: TIMERQ (QEIX MODULE) EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 33-29: QEIX MODULE EXTERNAL CLOCK TIMING REQUIREMENTS

АС СН/	ARACTERI	STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾		Min.	Тур.	Max.	Units	Conditions	
TQ10	TtQH	TQCK High Time	Synchronous, with Prescaler	Greater of: 12.5 + 25 or (0.5 Tcy/N) + 25	_		ns	Must also meet Parameter TQ15	
TQ11	TtQL	TQCK Low Time	Synchronous, with Prescaler	Greater of: 12.5 + 25 or (0.5 Tcy/N) + 25	—	_	ns	Must also meet Parameter TQ15	
TQ15	TtQP	TQCP Input Period	Synchronous, with Prescaler	Greater of: 25 + 50 or (1 Tcy/N) + 50	—	_	ns		
TQ20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment		_	1	Тсү	_		

Note 1: These parameters are characterized but not tested in manufacturing.




TABLE 33-30: QUADRATURE DECODER TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Тур. ⁽²⁾	Max.	Units	Conditions		
TQ30	TQUL	Quadrature Input Low Time	6 Tcy	_	ns			
TQ31	ΤουΗ	Quadrature Input High Time	6 Tcy	—	ns			
TQ35	TQUIN	Quadrature Input Period	12 TCY	—	ns			
TQ36	TQUP	Quadrature Phase Period	3 Tcy	—	ns			
TQ40	TQUFL	Filter Time to Recognize Low with Digital Filter	3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)		
TQ41	TQUFH	Filter Time to Recognize High with Digital Filter	3 * N * Tcy		ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: N = Index Channel Digital Filter Clock Divide Select bits. Refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"Quadrature Encoder Interface (QEI)"** (DS70601). Please see the Microchip web site for the latest *"dsPIC33/PIC24 Family Reference Manual"* sections.






TABLE 33-31: QEIX INDEX PULSE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Max.		Units	Conditions		
TQ50	TqIL	Filter Time to Recognize Low with Digital Filter	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)		
TQ51	TqiH	Filter Time to Recognize High with Digital Filter	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)		
TQ55	Tqidxr	Index Pulse Recognized to Position Counter Reset (ungated index)	3 Тсү	—	ns			


Note 1: These parameters are characterized but not tested in manufacturing.


2: Alignment of index pulses to QEAx and QEBx is shown for Position Counter Reset timing only. Shown for forward direction only (QEAx leads QEBx). Same timing applies for reverse direction (QEAx lags QEBx) but index pulse recognition occurs on falling edge.

TABLE 33-32:	SPI2 AND SPI3 MAXIMUM DATA/CLOCK RATE SUMMARY
---------------------	---

AC CHARAG	CTERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP			
15 MHz	Table 33-33	—	—	0,1	0,1	0,1			
9 MHz	—	Table 33-34	—	1	0,1	1			
9 MHz	—	Table 33-35	—	0	0,1	1			
15 MHz	—	—	Table 33-36	1	0	0			
11 MHz	—	—	Table 33-37	1	1	0			
15 MHz	_	—	Table 33-38	0	1	0			
11 MHz	_	_	Table 33-39	0	0	0			

FIGURE 33-15: SPI2 AND SPI3 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS








TABLE 33-33:SPI2 AND SPI3 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP10	FscP	Maximum SCKx Frequency	_	_	15	MHz	(Note 3)	
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDOx Data Output Rise Time	-	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns		
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




FIGURE 33-17: SPI2 AND SPI3 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 33-34:SPI2 AND SPI3 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP10	FscP	Maximum SCKx Frequency	_	—	9	MHz	(Note 3)	
SP20	TscF	SCKx Output Fall Time	_	—	—	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCKx Output Rise Time	_	—	—	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDOx Data Output Fall Time	_	—	—	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDOx Data Output Rise Time	_	—	—	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns		
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	—	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

- 2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.




FIGURE 33-18: SPI2 AND SPI3 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 33-35:SPI2 AND SPI3 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP10	FscP	Maximum SCKx Frequency		—	9	MHz	-40°C to +125°C (Note 3)	
SP20	TscF	SCKx Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCKx Output Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDOx Data Output Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.




FIGURE 33-19: SPI2 AND SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

TABLE 33-36:SPI2 AND SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0)TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extende} \end{array}$				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions
SP70	FscP	Maximum SCKx Input Frequency		_	15	MHz	(Note 3)
SP72	TscF	SCKx Input Fall Time	—		_	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCKx Input Rise Time	—		_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDOx Data Output Fall Time	—		_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	_	_	ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	(Note 4)
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40	_		ns	(Note 4)
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




FIGURE 33-20: SPI2 AND SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

TABLE 33-37:SPI2 AND SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions
SP70	FscP	Maximum SCKx Input Frequency		_	11	MHz	(Note 3)
SP72	TscF	SCKx Input Fall Time				ns	See Parameter DO32 (Note 4)
SP73	TscR	SCKx Input Rise Time	—			ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDOx Data Output Fall Time	—		_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	_	_	ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	_	50	ns	(Note 4)
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40	—	_	ns	(Note 4)
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	50	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.






TABLE 33-38:SPI2 AND SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions
SP70	FscP	Maximum SCKx Input Frequency	—	_	15	MHz	(Note 3)
SP72	TscF	SCKx Input Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCKx Input Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	—		ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	(Note 4)
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	—	—	ns	(Note 4)

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




FIGURE 33-22: SPI2 AND SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

TABLE 33-39:SPI2 AND SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0)TIMING REQUIREMENTS

АС СНА	RACTERIS	TICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCKx Input Frequency	—	_	11	MHz	(Note 3)	
SP72	TscF	SCKx Input Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCKx Input Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns		
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	—		ns		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	(Note 4)	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	—	—	ns	(Note 4)	

Note 1: These parameters are characterized, but are not tested in manufacturing.


2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

TABLE 33-40: SPI1 MAXIMUM DATA/CLOCK RATE SUMMARY

AC CHARAG	CTERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP		
25 MHz	Table 33-41		—	0,1	0,1	0,1		
25 MHz	—	Table 33-42	—	1	0,1	1		
25 MHz	—	Table 33-43	—	0	0,1	1		
25 MHz	—	—	Table 33-44	1	0	0		
25 MHz	—	—	Table 33-45	1	1	0		
25 MHz	_	_	Table 33-46	0	1	0		
25 MHz	_	_	Table 33-47	0	0	0		

FIGURE 33-23: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS






FIGURE 33-24: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 1) TIMING CHARACTERISTICS

TABLE 33-41: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param.	Symbol	Characteristic ⁽¹⁾	Min. Typ. ⁽²⁾ Max. Units Conditions						
SP10	FscP	Maximum SCK1 Frequency	—		25	MHz	(Note 3)		
SP20	TscF	SCK1 Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)		
SP21	TscR	SCK1 Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)		
SP30	TdoF	SDO1 Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)		
SP31	TdoR	SDO1 Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)		
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns			
SP36	TdiV2scH, TdiV2scL	SDO1 Data Output Setup to First SCK1 Edge	20	_	_	ns			

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.




FIGURE 33-25: SPI1 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 33-42:SPI1 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1)TIMING REQUIREMENTS

АС СНА	RACTERIST	ICS		therwise	stated) ture -40°	°C ≤ Ta ≤	V to 3.6V +85°C for Industrial +125°C for Extended		
Param.	Symbol	Characteristic ⁽¹⁾	Min. Typ. ⁽²⁾ Max. Units Conditions						
SP10	FscP	Maximum SCK1 Frequency		—	25	MHz	(Note 3)		
SP20	TscF	SCK1 Output Fall Time	—	-	—	ns	See Parameter DO32 (Note 4)		
SP21	TscR	SCK1 Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)		
SP30	TdoF	SDO1 Data Output Fall Time	—	-	_	ns	See Parameter DO32 (Note 4)		
SP31	TdoR	SDO1 Data Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)		
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns			
SP36	TdoV2sc, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	20	-	—	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	20	—	—	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	15	—	_	ns			

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK1 is 100 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPI1 pins.




FIGURE 33-26: SPI1 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 33-43:SPI1 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

АС СНА	RACTERIST	ICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP10	FscP	Maximum SCK1 Frequency		—	25	MHz	-40°C to +125°C (Note 3)	
SP20	TscF	SCK1 Output Fall Time	_	—		ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCK1 Output Rise Time	_	—		ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO1 Data Output Fall Time	_	—	—	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO1 Data Output Rise Time	_	—	—	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	_	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	20	_	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	20	_	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	20	_		ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK1 is 100 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPI1 pins.




FIGURE 33-27: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

TABLE 33-44:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0)TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Min. Typ. ⁽²⁾ Ma			Conditions		
SP70	FscP	Maximum SCK1 Input Frequency			25	MHz	(Note 3)		
SP72	TscF	SCK1 Input Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)		
SP73	TscR	SCK1 Input Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)		
SP30	TdoF	SDO1 Data Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)		
SP31	TdoR	SDO1 Data Output Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)		
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	20	_	_	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCK1 Edge	20	—		ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	15	_	_	ns			
SP50	TssL2scH, TssL2scL	SS1 ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	_	ns			
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)		
SP52	TscH2ssH TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 Tcy + 40	—	_	ns	(Note 4)		
SP60	TssL2doV	SDO1 Data Output Valid after SS1 Edge	—		50	ns			

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 66.7 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.




FIGURE 33-28: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

TABLE 33-45:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Min. Typ. ⁽²⁾ Ma			Conditions		
SP70	FscP	Maximum SCK1 Input Frequency	_	—	25	MHz	(Note 3)		
SP72	TscF	SCK1 Input Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)		
SP73	TscR	SCK1 Input Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)		
SP30	TdoF	SDO1 Data Output Fall Time	—	-	_	ns	See Parameter DO32 (Note 4)		
SP31	TdoR	SDO1 Data Output Rise Time	—	-	_	ns	See Parameter DO31 (Note 4)		
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	20	_	_	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	20	—	_	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	15	—	_	ns			
SP50	TssL2scH, TssL2scL	SS1 ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	—	ns			
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)		
SP52	TscH2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 Tcy + 40	—	_	ns	(Note 4)		
SP60	TssL2doV	SDO1 Data Output Valid after SS1 Edge	—	_	50	ns			

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 91 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.




FIGURE 33-29: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

TABLE 33-46:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCK1 Input Frequency	—	—	25	MHz	(Note 3)	
SP72	TscF	SCK1 Input Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCK1 Input Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO1 Data Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO1 Data Output Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	20	—	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	20	—	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	15	_	_	ns		
SP50	TssL2scH, TssL2scL	$\overline{SS1}$ ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	—	ns		
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)	
SP52	TscH2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 TCY + 40	—		ns	(Note 4)	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 66.7 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.




FIGURE 33-30: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS


TABLE 33-47:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCK1 Input Frequency	—	—	25	MHz	(Note 3)	
SP72	TscF	SCK1 Input Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCK1 Input Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO1 Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO1 Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	20	—	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	20	—	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	15	_	_	ns		
SP50	TssL2scH, TssL2scL	SS1 ↓ to SCK1 ↑ or SCK1 ↓ Input	120	_	_	ns		
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)	
SP52	TscH2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 TCY + 40	—	_	ns	(Note 4)	


Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 91 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.







AC CHA	ARACTER	ISTICS		Standard Operation (unless otherwise Operating temperation	e stated) iture -40)°C ≤ Ta ≤	IV to 3.6V +85°C for Industrial +125°C for Extended
Param No.	Symbol	Characteristic ⁽⁴⁾		Min. ⁽¹⁾	Max.	Units	Conditions
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 2)		μS	
			400 kHz mode	Tcy/2 (BRG + 2)		μS	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	_	μS	
IM11	THI:SCL	Clock High Time	100 kHz mode	TCY/2 (BRG + 2)	—	μS	
		-	400 kHz mode	TCY/2 (BRG + 2)	_	μS	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)		μS	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾	—	100	ns	
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾	_	300	ns	-
IM25	TSU:DAT	Data Input	100 kHz mode	250		ns	
		Setup Time	400 kHz mode	100		ns	-
			1 MHz mode ⁽²⁾	40		ns	-
IM26	THD:DAT	Data Input	100 kHz mode	0		μs	
		Hold Time	400 kHz mode	0	0.9	μ S	-
			1 MHz mode ⁽²⁾	0.2		μs	-
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 2)		μs	Only relevant for
		Setup Time	400 kHz mode	Tcy/2 (BRG + 2)		μS	Repeated Start
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)		μS	condition
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 2)		μS	After this period, the
		Hold Time	400 kHz mode	Tcy/2 (BRG +2)		μS	first clock pulse is
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)		μs	generated
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 2)	_	μS	
		Setup Time	400 kHz mode	TCY/2 (BRG + 2)	_	μS	
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)	_	μS	
IM34	THD:STO	Stop Condition	100 kHz mode	TCY/2 (BRG + 2)	—	μS	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 2)	—	μS	
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)		μS	
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns	
		From Clock	400 kHz mode	—	1000	ns	
			1 MHz mode ⁽²⁾	_	400	ns	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be
			400 kHz mode	1.3	_	μS	free before a new
			1 MHz mode ⁽²⁾	0.5	—	μS	transmission can start
IM50	Св	Bus Capacitive L	oading	—	400	pF	
IM51	TPGD	Pulse Gobbler De	elay	65	390	ns	(Note 3)


TABLE 33-48: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to the "*dsPIC33/PIC24 Family Reference* Manual", "Inter-Integrated Circuit™ (I²C™)" (DS70000195). Please see the Microchip web site for the latest "*dsPIC33E/PIC24E Family Reference Manual*" sections.


2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: Typical value for this parameter is 130 ns.

4: These parameters are characterized, but not tested in manufacturing.







AC CHA	RACTERI	STICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industria} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param. No.	Symbol	Characte	eristic ⁽³⁾	Min.	Max.	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7		μs		
			400 kHz mode	1.3	—	μS		
			1 MHz mode ⁽¹⁾	0.5		μS		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	-	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5		μS		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	300	ns		
IS25	TSU:DAT	Data Input	100 kHz mode	250	_	ns		
		Setup Time	400 kHz mode	100	—	ns		
			1 MHz mode ⁽¹⁾	100	_	ns		
IS26	THD:DAT	Data Input	100 kHz mode	0	_	μS		
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽¹⁾	0	0.3	μS		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	_	μS	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6		μS	Start condition	
			1 MHz mode ⁽¹⁾	0.25		μS		
IS31	THD:STA	Start Condition	100 kHz mode	4.0		μS	After this period, the first	
		Hold Time	400 kHz mode	0.6		μS	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25		μS		
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μS		
		Setup Time	400 kHz mode	0.6		μS		
			1 MHz mode ⁽¹⁾	0.6		μS		
IS34	THD:STO	Stop Condition	100 kHz mode	4	—	μS		
		Hold Time	400 kHz mode	0.6		μS		
			1 MHz mode ⁽¹⁾	0.25		μS		
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns		
		From Clock	400 kHz mode	0	1000	ns		
			1 MHz mode ⁽¹⁾	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be free	
			400 kHz mode	1.3	—	μS	before a new transmission	
			1 MHz mode ⁽¹⁾	0.5	—	μS	can start	
IS50	Св	Bus Capacitive Lo	ading	—	400	pF		
IS51	TPGD	Pulse Gobbler De	lay	65	390	ns	(Note 2)	

TABLE 33-49: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

2: The Typical value for this parameter is 130 ns.

3: These parameters are characterized, but not tested in manufacturing.






TABLE 33-50: CANx MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. ⁽²⁾ Max. Units Conditions					
CA10	TIOF	Port Output Fall Time	_		_	ns	See Parameter DO32	
CA11	TioR	Port Output Rise Time	_	—	_	ns	See Parameter DO31	
CA20	TCWF	Pulse Width to Trigger CAN Wake-up Filter	120	_		ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 33-36: UARTX MODULE I/O TIMING CHARACTERISTICS




TABLE 33-51: UARTx MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Symbol Characteristic ¹			Тур. ⁽²⁾	Max.	Units	Conditions	
UA10	TUABAUD	UARTx Baud Time	66.67	_	_	ns		
UA11	FBAUD	UARTx Baud Frequency	_	—	15	Mbps		
UA20	TCWF	Start Bit Pulse Width to Trigger UARTx Wake-up	500			ns		

Note 1: These parameters are characterized but not tested in manufacturing.

^{2:} Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 33-52: OP AMP/COMPARATOR SPECIFICATIONS

DC CH	ARACTERIS	STICS	Standard Operating Conditions (see Note 3): 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions			
Compa	rator AC Ch	naracteristics								
CM10	TRESP	Response Time	—	19	—	ns	V+ input step of 100 mV, V- input held at VDD/2			
CM11	Тмс2о∨	Comparator Mode Change to Output Valid	—	—	10	μs				
Compa	rator DC Ch	naracteristics								
CM30	VOFFSET	Comparator Offset Voltage	_	±20	±75	mV				
CM31	VHYST	Input Hysteresis Voltage	—	30	—	mV				
CM32	TRISE/ TFALL	Comparator Output Rise/Fall Time	—	20	—	ns	1 pF load capacitance on input			
CM33	Vgain	Open-Loop Voltage Gain	—	90	—	db				
CM34	VICM	Input Common-Mode Voltage	AVss	—	AVDD	V				
Op Am	p AC Chara	cteristics								
CM20	SR	Slew Rate	—	9	—	V/µs	10 pF load			
CM21a	Рм	Phase Margin		68	—	Degree	G = 100V/V; 10 pF load			
CM22	Gм	Gain Margin		20	—	db	G = 100V/V; 10 pF load			
CM23a	GBW	Gain Bandwidth	_	10	—	MHz	10 pF load			
Op Am	p DC Chara	cteristics								
CM40	VCMR	Common-Mode Input Voltage Range	AVss	_	AVDD	V				
CM41	CMRR	Common-Mode Rejection Ratio	—	40	—	db	VCM = AVDD/2			
CM42	VOFFSET	Op Amp Offset Voltage	—	±20	±70	mV				
CM43	Vgain	Open-Loop Voltage Gain	—	90	—	db				
CM44	los	Input Offset Current	—	-	—	-	See pad leakage currents in Table 33-10			
CM45	Ів	Input Bias Current	_	_	_		See pad leakage currents in Table 33-10			
CM46	Ιουτ	Output Current	—		420	μA	With minimum value of RFEEDBACK (CM48)			
CM48	RFEEDBACK	Feedback Resistance Value	8		_	kΩ	(Note 2)			
CM49a	Vout	Output Voltage	AVss + 0.075	—	AVDD - 0.075	V	Ιουτ = 420 μΑ			

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Resistances can vary by ±10% between op amps.

3: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, will have degraded performance. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.

TABLE 33-53: OP AMP/COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

			$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 2): 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param.	Symbol	Characteristic	Min. Typ. Max. Units Conditions						
VR310	TSET	Settling Time	— 1 10 μs (Note 1)						

Note 1: Settling time is measured while CVRR = 1 and the CVR<3:0> bits transition from '0000' to '1111'.

2: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, will have degraded performance. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.

TABLE 33-54: OP AMP/COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS


DC CHAF	RACTERIS	TICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristics	Min.	Conditions						
VRD310	CVRES	Resolution	CVRSRC/24	_	CVRSRC/32	LSb				
VRD311	CVRAA	Absolute Accuracy of Internal DAC Input to Comparators	_	_	±25	mV	AVDD = CVRSRC = 3.3V			
VRD312	CVRAA1	Absolute Accuracy of CVREFXO pins	Ι	—	+75/-25	mV	AVDD = CVRSRC = 3.3V			
VRD313	CVRSRC	Input Reference Voltage	0	_	AVDD + 0.3	V				
VRD314	CVRout	Buffer Output Resistance	_	1.5k	—	Ω				
VRD315	CVCL	Permissible Capacitive Load (CVREFXO pins)	—	_	25	pF				
VRD316	IOCVR	Permissible Current Output (CVREFxO pins)	—	_	1	mA				
VRD317	Ion	Current Consumed When Module is Enabled	—	_	500	μA	AVDD = 3.6V			
VRD318	IOFF	Current Consumed When Module is Disabled	—	_	1	nA	AVDD = 3.6V			

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, will have degraded performance. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.

DC CHARA	CTERISTI	CS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. Max. Units Conditions						
CTMU Current Source									
CTMUI1	IOUT1	Base Range	280	550	830	nA	CTMUICON<9:8> = 01		
CTMUI2	IOUT2	10x Range	2.8	5.5	8.3	μA	CTMUICON<9:8> = 10		
CTMUI3	IOUT3	100x Range	28	55	83	μA	CTMUICON<9:8> = 11		
CTMUI4	IOUT4	1000x Range	280	550	830	μA	CTMUICON<9:8> = 00		
CTMUFV1	VF		_	0.77	_	V			
CTMUFV2	VFVR			-1.38	_	mV/°C			

Note 1: Nominal value at center point of current trim range (CTMUICON<15:10> = 000000).

FIGURE 33-37: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



AC CH	ARACTER	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 1): 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Conditions			
			Device	Supply	1				
AD01	AVDD	Module VDD Supply	Greater of: VDD – 0.3 or 3.0		Lesser of: VDD + 0.3 or 3.6	V			
AD02	AVss	Module Vss Supply	Vss – 0.3		Vss + 0.3	V			
			Reference	ce Inpu	ts				
AD05	VREFH	Reference Voltage High	AVss + 2.7		AVDD	V	(Note 1) VREFH = VREF+, VREFL = VREF-		
AD05a			3.0		3.6	V	VREFH = AVDD, VREFL = AVSS = 0		
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD - 2.7	V	(Note 1)		
AD06a			0		0	V	Vrefh = AVdd, Vrefl = AVss = 0		
AD07	Vref	Absolute Reference Voltage	2.7		3.6	V	VREF = VREFH – VREFL		
AD08	IREF	Current Drain	_		10 600	μΑ μΑ	ADC off ADC on		
AD09	IAD	Operating Current	_	5	_	mA	ADC operating in 10-bit mode (Note 1)		
			_	2	_	mA	ADC operating in 12-bit mode (Note 1)		
	1	1	Analog	g Input	1	1			
AD12	VINH	Input Voltage Range, Vinн	VINL		Vrefh	V	This voltage reflects Sample-and-Hold Channels 0, 1, 2 and 3 (CH0-CH3), positive input		
AD13	VINL	Input Voltage Range, ViN∟	VREFL		AVss + 1V	V	This voltage reflects Sample-and-Hold Channels 0, 1, 2 and 3 (CH0-CH3), negative input		
AD17	Rin	Recommended Impedance of Analog Voltage Source	_		200	Ω	Impedance to achieve maximum performance of ADC		

TABLE 33-56: ADCx MODULE SPECIFICATIONS

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, will have degraded performance. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 1): 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions			
		ADC Ac	curacy (1	2-Bit Mo	ode) – Vr	REF-				
AD20a	Nr	Resolution	1:	2 data bi	ts	bits				
AD21a	INL	Integral Nonlinearity	-3	_	+3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V (Note 2)			
AD22a	DNL	Differential Nonlinearity	≥ 1	—	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V (Note 2)			
AD23a	Gerr	Gain Error	-10	—	10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V (Note 2)			
AD24a	EOFF	Offset Error	-5	—	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V (Note 2)			
AD25a	—	Monotonicity	_	_	_		Guaranteed			
		Dynamic	c Perform	nance (1	2-Bit Mo	de)				
AD30a	THD	Total Harmonic Distortion	_	—	-75	dB				
AD31a	SINAD	Signal to Noise and Distortion	68.5	69.5	_	dB				
AD32a	SFDR	Spurious Free Dynamic Range	80	_	_	dB				
AD33a	Fnyq	Input Signal Bandwidth	_	—	250	kHz				
AD34a	ENOB	Effective Number of Bits	11.09	11.3	_	bits				

TABLE 33-57: ADCx MODULE SPECIFICATIONS (12-BIT MODE)

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, will have degraded performance. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.

2: For all accuracy specifications, VINL = AVSS = VREFL = 0V and AVDD = VREFH = 3.6V.

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
		ADC A	ccuracy (10-Bit N	lode)				
AD20b	Nr	Resolution	10) Data B	its	bits			
AD21b	INL	Integral Nonlinearity	-0.625	_	0.625	LSb	-40°C ≤ TA ≤ +85°C (Note 2)		
			-1.5	_	1.5	LSb	+85°C < TA ≤ +125°C (Note 2)		
AD22b	DNL	Differential Nonlinearity	-0.25	_	0.25	LSb	-40°C ≤ TA ≤ +85°C (Note 2)		
			-0.25	_	0.25	LSb	+85°C < TA \leq +125°C (Note 2)		
AD23b	Gerr	Gain Error	-2.5		2.5	LSb	-40°C \leq TA \leq +85°C (Note 2)		
			-2.5		2.5	LSb	+85°C < TA \leq +125°C (Note 2)		
AD24b	EOFF	Offset Error	-1.25		1.25	LSb	-40°C \leq TA \leq +85°C (Note 2)		
			-1.25	_	1.25	LSb	+85°C < TA \leq +125°C (Note 2)		
AD25b	—	Monotonicity	—	_	—	_	Guaranteed		
		Dynamic P	erforman	ce (10-E	Bit Mode)				
AD30b	THD	Total Harmonic Distortion ⁽³⁾	—	64	—	dB			
AD31b	SINAD	Signal to Noise and Distortion ⁽³⁾	_	57	—	dB			
AD32b	SFDR	Spurious Free Dynamic Range ⁽³⁾	—	72	—	dB			
AD33b	Fnyq	Input Signal Bandwidth ⁽³⁾	_	550	—	kHz			
AD34b	ENOB	Effective Number of Bits ⁽³⁾	—	9.4	—	bits			

TABLE 33-58: ADCx MODULE SPECIFICATIONS (10-BIT MODE)

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, may have degraded performance. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.

2: For all accuracy specifications, VINL = AVSS = VREFL = 0V and AVDD = VREFH = 3.6V.

3: Parameters are characterized but not tested in manufacturing.

dsPIC33EPXXXGM3XX/6XX/7XX




FIGURE 33-38: ADC1 CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000, SSRCG = 0)

TABLE 33-59:	ADCx CONVERSION (12-BIT MODE) TIMING REQUIREMENTS
--------------	-------------------	-------------	-----------------------

AC CHA	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 2): 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур. ⁽⁴⁾	Max.	Units	Conditions		
		Clock	k Paramet	ters			•		
AD50	Tad	ADCx Clock Period	117.6	_		ns			
AD51	tRC	ADCx Internal RC Oscillator Period		250		ns			
		Conv	version R	ate					
AD55	tCONV	Conversion Time	_	14 Tad		ns			
AD56	FCNV	Throughput Rate	_	—	500	ksps			
AD57a	TSAMP	Sample Time When Sampling Any ANx Input	3 Tad	-	_	—			
AD57b	TSAMP	Sample Time When Sampling the Op Amp Outputs	3 Tad	—	_	_			
		Timin	g Parame	ters					
AD60	tPCS	Conversion Start from Sample Trigger ⁽¹⁾	2 Tad	—	3 Tad	—	Auto-convert trigger is not selected		
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽¹⁾	2 Tad	—	3 Tad	_			
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽¹⁾	_	0.5 Tad	_	_			
AD63	tdpu	Time to Stabilize Analog Stage from ADCx Off to ADCx On ⁽¹⁾	_	—	20	μs	(Note 3)		

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

2: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, will have degraded performance. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.</p>

3: The parameter, tDPU, is the time required for the ADCx module to stabilize at the appropriate level when the module is turned on (ADON (AD1CON1<15>) = 1). During this time, the ADCx result is indeterminate.

4: These parameters are characterized, but not tested in manufacturing.

dsPIC33EPXXXGM3XX/6XX/7XX





FIGURE 33-40: ADC1 CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SSRCG = 0, SAMC<4:0> = 00010)



AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min.	Тур. ⁽⁴⁾	Max.	Units	Conditions	
		Cloc	k Parame	ters				
AD50	TAD	ADCx Clock Period	75			ns		
AD51	tRC	ADCx Internal RC Oscillator Period		250	_	ns		
		Con	version F	Rate				
AD55	tCONV	Conversion Time		12 Tad				
AD56	FCNV	Throughput Rate	—	—	1.1	Msps	Using simultaneous sampling	
AD57a	TSAMP	Sample Time When Sampling Any ANx Input	2 Tad	_	_	—		
AD57b	TSAMP	Sample Time When Sampling the Op Amp Outputs	4 Tad	—	_	—		
		Timin	g Param	eters				
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2 Tad	—	3 Tad	—	Auto-convert trigger not selected	
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2 Tad	—	3 Tad	_		
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	_	0.5 Tad	_	—		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽²⁾	_	_	20	μS	(Note 3)	

TABLE 33-60: ADCx CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, will have degraded performance. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

3: The parameter, tDPU, is the time required for the ADCx module to stabilize at the appropriate level when the module is turned on (AD1CON1<ADON> = 1). During this time, the ADCx result is indeterminate.

4: These parameters are characterized, but not tested in manufacturing.

TABLE 33-61: DMA MODULE TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industr} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extend} \end{array}$			
Param No.	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions
DM1	DMA Byte/Word Transfer Latency	1 Tcy (2)	_	_	ns	

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Because DMA transfers use the CPU data bus, this time is dependent on other functions on the bus.

34.0 HIGH-TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33EPXXXGM3XX/6XX/7XX electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

The specifications between -40° C to $+150^{\circ}$ C are identical to those shown in **Section 33.0** "Electrical Characteristics" for operation between -40° C to $+125^{\circ}$ C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, Parameter DC10 in **Section 33.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33EPXXXGM3XX/6XX/7XX high-temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias ⁽²⁾	40°C to +150°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽³⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to VSS when VDD < 3.0V ⁽³⁾	-0.3V to 3.6V
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(3)}$	0.3V to 5.5V
Maximum current out of Vss pin	60 mA
Maximum current into Vod pin ⁽⁴⁾	60 mA
Maximum junction temperature	+155°C
Maximum current sourced/sunk by any 4x I/O pin	10 mA
Maximum current sourced/sunk by any 8x I/O pin	15 mA
Maximum current sunk by all ports combined	70 mA
Maximum current sourced by all ports combined ⁽⁴⁾	70 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: AEC-Q100 reliability testing for devices intended to operate at +150°C is 1,000 hours. Any design in which the total operating time from +125°C to +150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
 - 3: Refer to the "Pin Diagrams" section for 5V tolerant pins.
 - 4: Maximum allowable current is a function of device maximum power dissipation (see Table 34-2).

34.1 High-Temperature DC Characteristics

Characteristic	VDD Range	Temperature Range	Max MIPS
Characteristic	(in Volts)	(in °C)	dsPIC33EPXXXGM3XX/6XX/7XX
HDC5	3.0 to 3.6√ ⁽¹⁾	-40°C to +150°C	40

TABLE 34-1: OPERATING MIPS VS. VOLTAGE

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules, such as the ADC, may have degraded performance. Device functionality is tested but not characterized.

TABLE 34-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
High-Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+155	°C
Operating Ambient Temperature Range	TA	-40	_	+150	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD				W
Maximum Allowed Power Dissipation	PDMAX	Pdmax (Tj – Ta)/θja W			W

TABLE 34-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$					
Parameter No.	Symbol	Characteristic	Min Typ Max Units Conditions				Conditions	
Operating \	/oltage							
HDC10	Supply Vo	upply Voltage						
	Vdd		3.0	3.3	3.6	V	-40°C to +150°C	

TABLE 34-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		(unless ot	Operating Co herwise state remperature	ed)			
Parameter No. Typical Max			Units	Units Conditions				
Power-Down (Current (IPD)							
HDC60e	4.1	6	mA	+150°C	3.3V	Base Power-Down Current (Notes 1, 3)		
HDC61c	15	30	μΑ	+150°C 3.3V Watchdog Timer Current: ΔIwDT (Notes 2, 4)				

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off and VREGS (RCON<8>) = 1.

2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

DC CHARAG	CTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$			
Parameter No.	Typical	Мах	Units	Conditions		
HDC40e	3.6	8	mA	+150°C 3.3V 10 MIPS		
HDC42e	5	15	mA	+150°C 3.3V 20 MIPS		
HDC44e	10	20	mA	+150°C	3.3V	40 MIPS

TABLE 34-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

TABLE 34-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARAG	CTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Parameter No.	Typical	Мах	Units	Conditions			
HDC20	11	25	mA	+150°C 3.3V 10 MIPS			
HDC22	15	30	mA	+150°C	3.3V	20 MIPS	
HDC23	21	50	mA	+150°C 3.3V 40 MIPS			

TABLE 34-7: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARAG	CTERISTICS		Standard Operating Conditions: $3.0V$ to $3.6V$ (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Parameter No.	Typical	Мах	Doze Ratio	Units	Conditions		
HDC72a	25	45	1:2	mA	150°C	2.21/	
HDC72g ⁽¹⁾	14	33	1:128	mA	+150°C 3.3V 40 MIPS		

Note 1: Parameters with Doze ratios of 1:64 and 1:128 are characterized, but are not tested in manufacturing.

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$					
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
HDO10	Vol	Output Low Voltage 4x Sink Driver Pins ⁽²⁾			0.4	V	IOL ≤ 5 mA, VDD = 3.3V (Note 1)	
		Output Low Voltage 8x Sink Driver Pins ⁽³⁾	—		0.4	V	IOL ≤ 8 mA, VDD = 3.3V (Note 1)	
HDO20	Vон	Output High Voltage 4x Source Driver Pins ⁽²⁾	2.4	_	—	V	ІОн ≥ -10 mA, VDD = 3.3V (Note 1)	
		Output High Voltage 8x Source Driver Pins ⁽³⁾	2.4	_	—	V	ІОн ≥ 15 mA, VDD = 3.3V (Note 1)	
HDO20A	Voн1	Output High Voltage 4x Source Driver Pins ⁽²⁾	1.5		—	V	IOH ≥ -3.9 mA, VDD = 3.3V (Note 1)	
			2.0		—		IOH ≥ -3.7 mA, VDD = 3.3V (Note 1)	
			3.0	_	—		IOH ≥ -2 mA, VDD = 3.3V (Note 1)	
		Output High Voltage 8x Source Driver Pins ⁽³⁾	1.5		—	V	IOH ≥ -7.5 mA, VDD = 3.3V (Note 1)	
			2.0	_	—		IOH ≥ -6.8 mA, VDD = 3.3V (Note 1)	
			3.0	_	_		IOH ≥ -3 mA, VDD = 3.3V (Note 1)	

TABLE 34-8: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

2: Includes all I/O pins that are not 8x Sink Driver pins (see below).

3: Includes the following pins:

For 44-pin devices: RA3, RA4, RA7, RA9, RA10, RB7, RB<15:9>, RC1 and RC<9:3> **For 64-pin devices:** RA4, RA7, RA<10:9>, RB7, RB<15:9>, RC1, RC<9:3>, RC15 and RG<8:7> **For 100-pin devices:** RA4, RA7, RA9, RA10, RB7, RB<15:9>, RC1, RC<9:3>, RC15, RD<3:1> and RG<8:6>

TABLE 34-9: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Param.	Symbol	Characteristic ⁽¹⁾	Min. Typ. Max. Units Conditions				
		Program Flash Memory					
HD130	Ер	Cell Endurance	10,000	_	—	E/W	-40°C to +150°C ⁽²⁾
HD134	Tretd	Characteristic Retention	20		_	Year	1000 E/W cycles or less and no other specifications are violated

Note 1: These parameters are assured by design, but are not characterized or tested in manufacturing.

2: Programming of the Flash memory is allowed up to +150°C.

34.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC33EPXXXGM3XX/6XX/7XX AC characteristics and timing parameters for high-temperature devices. However, all AC timing specifications in this section are the same as those in Section 33.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, Parameter OS53 in Section 33.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 34-10: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ Operating voltage VDD range as described in Table 34-1.

FIGURE 34-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 34-11: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
HOS53	DCLK	CLKO Stability (Jitter) ⁽¹⁾	-5	0.5	5	%	Measured over 100 ms period	

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula:

$$Peripheral Clock Jitter = \frac{DCLK}{\sqrt{\frac{Fosc}{Peripheral Bit Rate Clock}}}$$

For example: FOSC = 32 MHz, DCLK = 5%, SPIx bit rate clock (i.e., SCKx) is 2 MHz.

SPI SCK Jitter =
$$\left[\frac{D_{CLK}}{\sqrt{\left(\frac{32\ MHz}{2\ MHz}\right)}}\right] = \left[\frac{5\%}{\sqrt{16}}\right] = \left[\frac{5\%}{4}\right] = 1.25\%$$

TABLE 34-12: INTERNAL FRC ACCURACY

AC CH	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$							
Param No.	Characteristic	Min	Тур	Max	Units	Conditions			
	Internal FRC Accuracy @ FRC Frequency = 7.3728 MHz								
HF20	FRC	-3	_	+3	%	$-40^{\circ}C \leq TA \leq +150^{\circ}C V\text{DD} = 3.0\text{-}3.6$	ν		

TABLE 34-13: INTERNAL RC ACCURACY

AC CH	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$						
Param No.	Characteristic	Min	Тур	Max	Units	Conditions		
	LPRC @ 32.768 kHz ^(1,2)							
HF21	LPRC	-30	_	+30	%	$-40^\circ C \le TA \le +150^\circ C$	VDD = 3.0-3.6V	

Note 1: Change of LPRC frequency as VDD changes.

2: LPRC accuracy impacts the Watchdog Timer Time-out Period (TwDT1). See Section 30.5 "Watchdog Timer (WDT)" for more information.

AC CHAR	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$							
Param No.	Symbol	Characteristic	Min	Min Typ Max Units		Conditions		
ADC Accuracy (12-Bit Mode) ⁽¹⁾								
HAD20a	Nr	Resolution ⁽³⁾	12 Data Bits			bits		
HAD21a	INL	Integral Nonlinearity	-6	—	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
HAD22a	DNL	Differential Nonlinearity	-1	_	1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
HAD23a	Gerr	Gain Error	-10	_	10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
HAD24a	EOFF	Offset Error	-5	—	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
	•	Dynamic	Performa	ince (12-	Bit Mode	e) ⁽²⁾		
HAD33a	Fnyq	Input Signal Bandwidth	_		200	kHz		

TABLE 34-14: ADCx MODULE SPECIFICATIONS (12-BIT MODE)

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

TABLE 34-15: ADCx MODULE SPECIFICATIONS (10-BIT MODE)

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
	ADC Accuracy (10-Bit Mode) ⁽¹⁾								
HAD20b	Nr	Resolution ⁽³⁾	10 Data Bits		bits				
HAD21b	INL	Integral Nonlinearity	-1.5	_	1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
HAD22b	DNL	Differential Nonlinearity	-0.25	_	0.25	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V		
HAD23b	Gerr	Gain Error	-2.5		2.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
HAD24b	EOFF	Offset Error	-1.25	_	1.25	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V		
		Dynamic P	erforma	nce (10-	Bit Mode	e) ⁽²⁾			
HAD33b	Fnyq	Input Signal Bandwidth	_	_	400	kHz			

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.


3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

NOTES:

35.0 PACKAGING INFORMATION

35.1 Package Marking Information

44-Lead TQFP (10x10x1 mm)



44-Lead QFN (8x8x0.9 mm)




Example



Example



64-Lead QFN (9x9x0.9 mm)




Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available of or customer-specific information.

35.1 Package Marking Information (Continued)

64-Lead TQFP (10x10x1 mm)



Example



100-Lead TQFP (12x12x1 mm)



100-Lead TQFP (14x14x1 mm)



121-Lead TFBGA (10x10x1.1 mm)



Example



Example








35.2 Package Details

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Number of Leads	N		44	
Lead Pitch	е		0.80 BSC	
Overall Height	А	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	3.5°	7°
Overall Width	E	12.00 BSC		
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1		10.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS			
Dimensio	Dimension Limits		NOM	MAX		
Contact Pitch	E		0.80 BSC			
Contact Pad Spacing	C1		11.40			
Contact Pad Spacing	C2		11.40			
Contact Pad Width (X44)	X1			0.55		
Contact Pad Length (X44)	Y1			1.50		
Distance Between Pads	G	0.25				

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B

http://www.microchip.com/packaging D А В Ν 2 NOTE 1 -Е (DATUM B) (DATUM A) 0.20 C 2Х TOP VIEW 0.20 С // 0.10 C A1 С SEATING 000000000 ௱௱ PLANE A3 \square 0.08 C SIDE VIEW ⊕ 0.10∭ C A в D2 ⊕ 0.10∭ C A B E2 NOTE 1 2 1 Ν 44 X b 0.07MCAB |e| Φ 0.05M С **BOTTOM VIEW**

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]


For the most current package drawings, please see the Microchip Packaging Specification located at

Note:

Microchip Technology Drawing C04-103C Sheet 1 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX
Number of Pins	А		44	
Pitch	е		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Width	Е	8.00 BSC		
Exposed Pad Width	E2	6.25	6.45	6.60
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	6.25	6.45	6.60
Terminal Width	b	0.20	0.30	0.35
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed-Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension. usually without tolerance. for information purposes only.

Microchip Technology Drawing C04-103C Sheet 2 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E		0.65 BSC		
Optional Center Pad Width	W2			6.60	
Optional Center Pad Length	T2			6.60	
Contact Pad Spacing	C1		8.00		
Contact Pad Spacing	C2		8.00		
Contact Pad Width (X44)	X1			0.35	
Contact Pad Length (X44)	Y1			0.85	
Distance Between Pads	G	0.25			


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103B

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad



Microchip Technology Drawing C04-149C Sheet 1 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Number of Pins	Ν		64	
Pitch	е		0.50 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		9.00 BSC	
Exposed Pad Width	E2	7.05	7.15	7.50
Overall Length	D		9.00 BSC	
Exposed Pad Length	D2	7.05	7.15	7.50
Contact Width	p	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149C Sheet 2 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimensior	Dimension Limits		NOM	MAX	
Contact Pitch	E		0.50 BSC		
Optional Center Pad Width	W2			7.35	
Optional Center Pad Length	T2			7.35	
Contact Pad Spacing	C1		8.90		
Contact Pad Spacing	C2		8.90		
Contact Pad Width (X64)	X1			0.30	
Contact Pad Length (X64)	Y1			0.85	
Distance Between Pads	G	0.20			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2149A

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-085C Sheet 1 of 2

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



DETAIL 1

	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Leads	Ν		64	
Lead Pitch	е		0.50 BSC	
Overall Height	А	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	¢	0°	3.5°	7°
Overall Width	E	12.00 BSC		
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1		10.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085C Sheet 2 of 2

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
Dimensi	Dimension Limits		NOM	MAX			
Contact Pitch	E		0.50 BSC				
Contact Pad Spacing	C1		11.40				
Contact Pad Spacing	C2		11.40				
Contact Pad Width (X64)	X1			0.30			
Contact Pad Length (X64)	Y1			1.50			
Distance Between Pads	G	0.20					

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensior	Dimension Limits		NOM	MAX
Contact Pitch	E	0.40 BSC		
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100B

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

Mold Draft Angle Bottom

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

β

11°

12°

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

13°

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimensio	n Limits	Limits MIN NOM MAX		MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

121-Ball Plastic Thin Profile Fine Pitch Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-148 Rev F Sheet 1 of 2

121-Ball Plastic Thin Profile Fine Pitch Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



NX Øb

A B


С

С

0.15M

0.08M

Ð







ΩΟ(

0 0 C

000

	Units	Γ	MILLIMETER	S
Dimensio	on Limits	MIN	NOM	MAX
Number of Contacts	Ν		121	
Contact Pitch	е		0.80 BSC	
Overall Height	А	1.00	1.10	1.20
Ball Height	A1	0.25	0.30	0.35
Overall Width	E		10.00 BSC	
Array Width	E1		8.00 BSC	
Overall Length	D		10.00 BSC	
Array Length	D1		8.00 BSC	
Contact Diameter	b	0.35	0.40	0.45


Notes:

- 1. Ball A1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 3. The outer rows and colums of balls are located with respect to datums A and B.
- 4. Ball interface to package body: 0.37mm nominal diameter.

Microchip Technology Drawing C04-148 Rev F Sheet 2 of 2

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA--Formerly XBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimensior	l Limits	MIN	NOM	MAX
Contact Pitch	E1		0.80 BSC	
Contact Pitch	E2		0.80 BSC	
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Diameter (X121)	X			0.32

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2148 Rev D

APPENDIX A: REVISION HISTORY

Revision A (February 2013)

This is the initial released version of this document.

Revision B (June 2013)

Changes to Section 5.0 "Flash Program Memory", Register 5-1. Changes to Section 6.0 "Resets", Figure 6-1. Changes to Section 26.0 "Op Amp/Comparator Module", Register 26-2. Updates to most of the tables in Section 33.0 "Electrical Characteristics". Minor text edits throughout the document.

Revision C (September 2013)

Changes to Figure 23-1. Changes to Figure 26-2. Changes to Table 30-2. Changes to Section 33.0 "Electrical Characteristics". Added Section 34.0 "High-Temperature Electrical Characteristics" to the data sheet. Minor typographical edits throughout the document.

Revision D (August 2014)

This revision incorporates the following updates:

- Sections:
 - Updated Section 2.0 "Guidelines for Getting Started with 16-Bit Digital Signal Controllers", Section 8.0 "Direct Memory Access (DMA)", Section 10.3 "Doze Mode", Section 21.0 "Controller Area Network (CAN) Module (dsPIC33EPXXXGM6XX/7XX Devices Only)", Section 23.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC)", Section 23.1.2 "12-Bit ADCx Configuration", Section 21.4 "CAN Message Buffers", Section 35.0 "Packaging Information"
- · Figures:
 - Updated "**Pin Diagrams**", Figure 1-1, Figure 9-1
- · Registers:
 - Updated Register 5-1, Register 8-2, Register 21-1, Register 23-2
- · Tables:
 - Updated Table 1-1, Table 7-1, Table 8-1, Table 34-9, Table 1, Table 4-2, Table 4-3, Table 4-25, Table 4-33, Table 4-34, Table 4-39, Table 4-30, Table 4-46, Table 4-47, Table 33-16, Table 34-8

NOTES:

INDEX

Α		
Absolute Maximum Ratings		433
AC Characteristics		
10-Bit ADCx Conversion Requirements		
12-Bit ADCx Conversion Requirements		
 12Cx Bus Data (Master Mode) Requirements		
ADCx Module		
ADCx Module (10-Bit Mode)4		
ADCx Module (12-Bit Mode)		
CANx I/O Requirements		
Capacitive Loading Requirements on		
Output Pins		.445
DMA Module Requirements		498
External Clock Requirements		446
High-Speed PWMx Requirements		455
I/O Requirements		448
I2Cx Bus Data (Slave Mode) Requirements		
Input Capture x (ICx) Requirements		453
Internal FRC Accuracy44	47,	504
Internal LPRC Accuracy		.447
Internal RC Accuracy		
Load Conditions 44		
OCx/PWMx Mode Requirements		454
Op Amp/Comparator Voltage Reference		
Settling Time		
Output Compare x (OCx) Requirements		
PLL Clock44		
QEIx External Clock Requirements		
QEIx Index Pulse Requirements		
Quadrature Decoder Requirements		457
Reset, Watchdog Timer, Oscillator Start-up Time		
and Power-up Timer Requirements		450
SPI1 Master Mode (Full-Duplex, CKE = 0,		
CKP = x, SMP = 1) Requirements		474
SPI1 Master Mode (Full-Duplex, CKE = 1,		
CKP = x, SMP = 1) Requirements	• • • • •	473
SPI1 Master Mode (Half-Duplex,		470
Transmit Only) Requirements		472
SPI1 Slave Mode (Full-Duplex, CKE = 0 ,		400
CKP = 0, SMP = 0) Requirements		482
SPI1 Slave Mode (Full-Duplex, CKE = 0, $CKP = 1$, $CKP = 0$)		400
CKP = 1, SMP = 0) Requirements	••••	480
SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements		176
SPI1 Slave Mode (Full-Duplex, CKE = 1,	••••	470
CKP = 1, $SMP = 0$) Requirements		170
SPI2, SPI3 Master Mode (Full-Duplex, CKE = 0,		470
CKP = x, SMP = 1) Requirements		162
SPI2, SPI3 Master Mode (Full-Duplex, CKE = 1,		402
CKP = x, SMP = 1) Requirements		161
SPI2, SPI3 Master Mode (Half-Duplex,	•••••	401
Transmit Only) Requirements		460
SPI2, SPI3 Slave Mode (Full-Duplex, CKE = 0,		400
CKP = 0, SMP = 0) Requirements		470
SPI2, SPI3 Slave Mode (Full-Duplex, CKE = 0,		470
CKP = 1, $SMP = 0$) Requirements		468
SPI2, SPI3 Slave Mode (Full-Duplex, CKE = 1,		100
CKP = 0, SMP = 0) Requirements		464
SPI2, SPI3 Slave Mode (Full-Duplex, CKE = 1,		
CKP = 1, $SMP = 0$) Requirements		466
Temperature and Voltage Specifications		
Timer1 External Clock Requirements		

Timer2 and Timer4 (Type B) External Clock	
Requirements	452
Timer3 and Timer5 (Type C) External Clock	
Requirements	452
UARTx I/O Requirements	487
ADC	
10-Bit Configuration	327
12-Bit Configuration	
Control Registers	
Helpful Tips	
Key Features	
Assembler	
MPASM Assembler	130
	430
В	
Bit-Reversed Addressing	
Example	100
Implementation	
Sequence Table (16-Entry)	
Block Diagrams	
16-Bit Timer1 Module	211
Accessing Program Memory with	

Accessing Program Memory with	
Table Instructions	102
ADCx Conversion Clock Period	329
ADCx with Connection Options for ANx Pins	
and Op Amps	328
Arbiter Architecture	95
BEMF Voltage Measured Using ADC Module	26
Boost Converter Implementation	24
CALL Stack Frame	96
CANx Module	
Connections for On-Chip Voltage Regulator	416
CPU Core	
CRC Module	
CRC Shift Engine	
CTMU Module	322
Data Access from Program Space	
Address Generation	
DCI Module	
Digital Filter Interconnect	
DMA Controller	
dsPIC33EPXXXGM3XX/6XX/7XX Devices	
EDS Read Address Generation	
EDS Write Address Generation	
High-Speed PWMx Architectural Overview	231
High-Speed PWMx Register	
Interconnection Diagram	
I2Cx Module	
Input Capture x Module	
Interleaved PFC	
MCLR Pin Connections	
Multiphase Synchronous Buck Converter	
Multiplexing Remappable Output for RPn	
Op Amp Configuration A	
Op Amp Configuration B	
Op Amp/Comparator Voltage Reference	
Op Amp/Comparator x Module	
Oscillator System	
Output Compare x Module	
Paged Data Memory Space	
Peripheral to DMA Controller	
PLL	144

PMP Pinout and Connections to	
External Devices	
Programmer's Model	
PTG Module	
QEIx Module	
Recommended Minimum Connection	22
Remappable Input for U1RX	
Reset System	111
RTCC Module	
Shared Port Structure	
Single-Phase Synchronous Buck Converter	25
SPIx Module	
Suggested Oscillator Circuit Placement	23
Type B Timer (Timer2/4/6/8)	214
Type B/Type C Timer Pair (32-Bit Timer)	
Type C Timer (Timer3/5/7/9)	
UARTx Module	
User-Programmable Blanking Function	
Watchdog Timer (WDT)	417
Brown-out Reset (BOR)	416

С

C Compilers MPLAB XC Compilers		430
CAN Module		430
Control Registers		207
Message Buffers		
Word 0		
Word 1		
Word 2		
Word 3		
Word 4		
Word 5		
Word 6		
Word 7		
Modes of Operation		
Overview		
CAN Module (CAN)		
Charge Time Measurement Unit (CTMU)		
Code Examples		
IC1 Connection to HOME1 QEI1 Digital		
Filter Input on Pin 43		. 166
PORTB Write/Read		. 164
PWM1 Write-Protected Register		
Unlock Sequence		. 230
PWRSAV Instruction Syntax		. 153
Code Protection	.411,	418
CodeGuard Security	.411,	418
Configuration Bits		.411
Description		.413
CPU		27
Addressing Modes		
Arithmetic Logic Unit (ALU)		
Control Registers		
Data Space Addressing		27
DSP Engine		35
Instruction Set		27
Programmer's Model		
Register Descriptions		29
CTMU		
Control Registers		
Customer Change Notification Service		. 536
Customer Notification Service		
Customer Support		. 536

D

Data Address Space
Memory Map for 128-Kbyte Devices
Memory Map for 256-Kbyte Devices
Memory Map for 512-Kbyte Devices
Near Data Space 41
Organization and Alignment 41
SFR Space 41
Width 41
Data Converter Interface (DCI) Module
Data Memory
Arbitration and Bus Master Priority
DC Characteristics
Brown-out Reset (BOR) 443
CTMU Current Source 490
Doze Current (IDOZE) 439, 501
Filter Capacitor (CEFC) Specifications 435
High Temperature 500
I/O Pin Input Specifications 440
I/O Pin Output Specifications 443, 502
Idle Current (IIDLE)
Op Amp/Comparator Specifications 488
Op Amp/Comparator Voltage
Reference Specifications 489
Operating Current (IDD) 436, 501
Operating MIPS vs. Voltage 434, 500
Power-Down Current (IPD) 438, 500
Program Memory 444, 502
Temperature and Voltage 500
Temperature and Voltage Specifications
Thermal Operating Conditions
Thermal Packaging Characteristics
DCI
Control Registers 344
Introduction 343
Demo/Development Boards, Evaluation
and Starter Kits 432
Development Support 429
Third-Party Tools 432
DMA Controller
Channel to Peripheral Associations 130
Control Registers 132
DMAxCNT 132
DMAxCON 132
DMAxPAD 132
DMAxREQ 132
DMAxSTAL/H 132
DMAxSTBL/H 132
Supported Peripherals 129
Doze Mode 155
E

Electrical Characteristics	433
AC	445, 503
Equations	
Device Operating Frequency	144
Fosc Calculation	144
Fvco Calculation	144
Errata	12

dsPIC33EPXXXGM3XX/6XX/7XX

F

103
104
104
104
103
411

G

Getting Started with 16-Bit DSCs	21
Connection Requirements	
CPU Logic Filter Capacitor Connection (VCAP)	
Decoupling Capacitors	21
External Oscillator Pins	23
ICSP Pins	23
Master Clear (MCLR) Pin	22
Oscillator Value Conditions on Device Start-up	24
Unused I/Os	24

Н

High-Speed PWM	229
Control Registers	233
Faults	229
High-Temperature Electrical Characteristics	499
Absolute Maximum Ratings	499
High-Voltage Detect (HVD)	173

L

I/O Ports	
Configuring Analog/Digital Port Pins	
Helpful Tips	
Open-Drain Configuration	
Parallel I/O (PIO)	
Write/Read Timing	
In-Circuit Debugger	418
In-Circuit Emulation	411
In-Circuit Serial Programming (ICSP)	411, 418
Input Capture	219
Control Registers	
Input Change Notification (ICN)	
Instruction Addressing Modes	
File Register Instructions	
Fundamental Modes Supported	
MAC Instructions	97
MCU Instructions	
Move and Accumulator Instructions	
Other Instructions	97
Instruction Set	
Instruction Set Overview	
Overview Summary	
Overview Summary Interfacing Program and Data Memory Spaces	419 101
Overview Summary	419 101
Overview Summary Interfacing Program and Data Memory Spaces Inter-Integrated Circuit (I ² C) Control Registers	
Overview Summary Interfacing Program and Data Memory Spaces Inter-Integrated Circuit (I ² C) Control Registers Internal LPRC Oscillator	419
Overview Summary Interfacing Program and Data Memory Spaces Inter-Integrated Circuit (I ² C) Control Registers	419
Overview Summary Interfacing Program and Data Memory Spaces Inter-Integrated Circuit (I ² C) Control Registers Internal LPRC Oscillator	
Overview Summary Interfacing Program and Data Memory Spaces Inter-Integrated Circuit (I ² C) Control Registers Internal LPRC Oscillator Use with WDT Internet Address Interrupt Controller	419 101 281 283 417 536
Overview Summary Interfacing Program and Data Memory Spaces Inter-Integrated Circuit (I ² C) Control Registers Internal LPRC Oscillator Use with WDT Internet Address Interrupt Controller Control and Status Registers	419 101 281 283 417 536
Overview Summary Interfacing Program and Data Memory Spaces Inter-Integrated Circuit (I ² C) Control Registers Internal LPRC Oscillator Use with WDT Internet Address Interrupt Controller Control and Status Registers IECx	419 101 281 283 417 536
Overview Summary Interfacing Program and Data Memory Spaces Inter-Integrated Circuit (I ² C) Control Registers Internal LPRC Oscillator Use with WDT Internet Address Interrupt Controller Control and Status Registers IECx IFSx	419 101 281 283 417 536
Overview Summary Interfacing Program and Data Memory Spaces Inter-Integrated Circuit (I ² C) Control Registers Internal LPRC Oscillator Use with WDT Internet Address Interrupt Controller Control and Status Registers IECx IFSx INTCON1	419 101 281 283 417 536 120 120 120 120
Overview Summary Interfacing Program and Data Memory Spaces Inter-Integrated Circuit (I ² C) Control Registers Internal LPRC Oscillator Use with WDT Internet Address Interrupt Controller Control and Status Registers IECx IFSx INTCON1 INTCON2	419 101 281 283 417 536 120 120 120 120 120 120
Overview	419 101 281 283 417 536 120 120 120 120 120 120 120 120
Overview	419 101 281 283 417 536 120 120 120 120 120 120 120 120 120 120
Overview	419 101 281 283 417 536 120 120 120 120 120 120 120 120 120 120

Reset Sequence	115
Interrupt Vector	
Details (table)	117
Interrupt Vector Table (IVT)	115
Interrupt Vector Table (table)	116
J	
JTAG Boundary Scan Interface	411

Μ

Memory Maps	
EDS	. 94
Memory Organization	. 37
Microchip Internet Web Site	536
Modulo Addressing	. 98
Applicability	
Operation Example	. 98
Start and End Address	
W Address Register Selection	. 98
MPLAB Assembler, Linker, Librarian	430
MPLAB ICD 3 In-Circuit Debugger	431
MPLAB PM3 Device Programmer	431
MPLAB REAL ICE In-Circuit Emulator System	431
MPLAB X Integrated Development	
Environment Software	429
MPLAB X SIM Software Simulator	431
MPLIB Object Librarian	430
MPLINK Object Linker	430

0

Op Amp	
Application Considerations	368
Configuration A	368
Configuration B	369
Op Amp/Comparator	
Control Registers	370
Resources	
Oscillator Configuration	143
CPU Clocking System	144
Output Compare	223
Control Registers	

Ρ

Packaging	 507
Details	
Marking	
Parallel Master Port (PMP)	 395
Peripheral Module Disable (PMD)	
Peripheral Pin Select (PPS)	 165
Input Sources, Maps Input to Function	 167
Output Selection for Remappable Pins	 172
Peripheral Trigger Generator (PTG) Module	 349
PICkit 3 In-Circuit Debugger/Programmer	 431
Pinout I/O Descriptions (table)	 16
PMP	
Control Registers	 396
Power-Saving Features	 153
Clock Frequency and Switching	
Instruction-Based Modes	 153
ldle	 154
Sleep	 154
Interrupts Coincident with Power Save	
Instructions	 154
PPS	
Control Registers	 175

© 2013-2014 Microchip Technology Inc.

Program Address Space	
Memory Map for	
dsPIC33EP128GM3XX/6XX/7XX Devices37	
Memory Map for	
dsPIC33EP256GM3XX/6XX/7XX Devices	
Memory Map for	
dsPIC33EP512GM3XX/6XX/7XX Devices	
Program Memory	
Organization40	
Reset Vector 40	
Program Space	
Address Construction	
Data Access from Program Memory Using	
Table Instructions	
Table Read Instructions	
TBLRDH102	
TBLRDL 102	
Programmable CRC	
Control Registers	
Overview	
Setup Examples	
Programmable Cyclic Redundancy Check (CRC)	
Generator	
PTG	
Control Registers	
Introduction	
Output Descriptions	
Step Commands and Format	
Q	
-	
Quadrature Encoder Interface (QEI)	
Control Registers	
_	
R	
R	
R Real-Time Clock and Calender (RTCC)	
Real-Time Clock and Calender (RTCC)	
R Real-Time Clock and Calender (RTCC)	
R Real-Time Clock and Calender (RTCC)	
R Real-Time Clock and Calender (RTCC)	
R Real-Time Clock and Calender (RTCC)	
R Real-Time Clock and Calender (RTCC)	
R Real-Time Clock and Calender (RTCC)	
R Real-Time Clock and Calender (RTCC)	
R Real-Time Clock and Calender (RTCC)	
R Real-Time Clock and Calender (RTCC)	
R Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQUEx (PTG Step Queue Pointer) 360 PTGQUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0)	
R Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQUEx (PTG Step Queue Pointer) 360 PTGQUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0)	
Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register 13 PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQPTR (PTG Step Queue Pointer) 360 PTGQUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN1 (When WIN (C1CTRL) = 1) 69	
Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register 13 PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQPTR (PTG Step Queue Pointer) 360 PTGQUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN1 (When WIN (C1CTRL) = 1) 69 CAN2 (When WIN (C1CTRL) = 0 or 1) 70	
Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register 13 PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQPTR (PTG Step Queue Pointer) 360 PTGQUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN1 (When WIN (C1CTRL) = 1) 69 CAN2 (When WIN (C1CTRL) = 0 or 1) 70 CAN2 (When WIN (C1CTRL) = 0) 71	
R Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register 13 PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQPTR (PTG Step Queue Pointer) 360 PTGUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN2 (When WIN (C1CTRL) = 0 or 1) 70 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 1) 72	
R Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register 13 PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQPTR (PTG Step Queue Pointer) 360 PTGUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN2 (When WIN (C1CTRL) = 0 or 1) 70 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 1) 72 Configuration Byte 412	
R Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register 13 PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQPTR (PTG Step Queue Pointer) 360 PTGQUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN1 (When WIN (C1CTRL) = 1) 69 CAN2 (When WIN (C1CTRL) = 0 or 1) 70 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 1) 72 Configuration Byte 412 CPU Core 46	
R Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register 13 PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQPTR (PTG Step Queue Pointer) 360 PTGUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN2 (When WIN (C1CTRL) = 0 or 1) 70 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 1) 72 Configuration Byte 412	
R Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register 13 PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQPTR (PTG Step Queue Pointer) 360 PTGQUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN1 (When WIN (C1CTRL) = 1) 69 CAN2 (When WIN (C1CTRL) = 0 or 1) 70 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 1) 72 Configuration Byte 412 CPU Core 46	
R Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register 13 PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQPTR (PTG Step Queue Pointer) 360 PTGQUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN1 (When WIN (C1CTRL) = 1) 69 CAN2 (When WIN (C1CTRL) = 0 or 1) 70 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 1) 72 Configuration Byte 412 CPU Core 46 CTMU 82 DCI 65	
R Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register 13 PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQPTR (PTG Step Queue Pointer) 360 PTGUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN1 (When WIN (C1CTRL) = 1) 69 CAN2 (When WIN (C1CTRL) = 0 or 1) 70 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 1) 72 Configuration Byte 412 CPU Core 46 CTMU 82 DCI 65 DMA Controller 83	
Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register 13 PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQPTR (PTG Step Queue Pointer) 360 PTGUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN1 (When WIN (C1CTRL) = 1) 69 CAN2 (When WIN (C1CTRL) = 0 or 1) 70 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 1) 72 Configuration Byte 412 CPU Core 46 CTMU 82 DCI 65 DMA Controller 83 I2C1 and I2C2 63	
Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register 13 PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQPTR (PTG Step Queue Pointer) 360 PTGUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN1 (When WIN (C1CTRL) = 1) 69 CAN2 (When WIN (C1CTRL) = 0 or 1) 70 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 1) 72 Configuration Byte 412 CPU Core 46 CTMU 82 DCI 65 DMA Controller 83 I2C1 and I2C2 63 Input Capture 1-8 53	
Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQUEx (PTG Step Queue Pointer) 360 PTGQUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN1 (When WIN (C1CTRL) = 0) 70 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 1) 72 Configuration Byte 412 CPU Core 412 CPU Core 412 DCI 65 DMA Controller 83 12C1 and 12C2 63 Input Capture 1-8 53 Interrupt Controller 53	
Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register 13 PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQPTR (PTG Step Queue Pointer) 360 PTGUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN1 (When WIN (C1CTRL) = 1) 69 CAN2 (When WIN (C1CTRL) = 0 or 1) 70 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 1) 72 Configuration Byte 412 CPU Core 46 CTMU 82 DCI 65 DMA Controller 83 I2C1 and I2C2 63 Input Capture 1-8 53	
Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQUEx (PTG Step Queue Pointer) 360 PTGQUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN1 (When WIN (C1CTRL) = 0) 70 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 1) 72 Configuration Byte 412 CPU Core 412 CPU Core 412 DCI 65 DMA Controller 83 12C1 and 12C2 63 Input Capture 1-8 53 Interrupt Controller 53	
R Real-Time Clock and Calender (RTCC)	
R Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQUEx (PTG Step Queue Pointer) 360 PTGQUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN1 (When WIN (C1CTRL) = 0) 70 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 1) 72 Configuration Byte 412 CPU Core 46 CTMU 82 DCI 65 DMA Controller 63 Iput Capture 1-8 53 Interrupt Controller 50 Interrupt Controller 50 Interrupt Controller 50 Interrupt Controller 50 <td></td>	
R Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQUEx (PTG Step Queue Pointer) 360 PTGQUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN1 (When WIN (C1CTRL) = 0) 70 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 1) 72 Configuration Byte 412 CPU Core 46 CTMU 82 DCI 65 DMA Controller 63 Input Capture 1-8 53 Interrupt Controller 63 (dsPIC33EPXXXGM3XX Devices) 50 Interrupt Controller 63 (dsPIC33EPXXXGM6XX/7XX Devices) 48	
R Real-Time Clock and Calender (RTCC)	
R Real-Time Clock and Calender (RTCC) 383 Referenced Sources 13 Register PTGADJ (PTG Adjust) 359 PTGL0 (PTG Literal 0) 359 PTGQUEx (PTG Step Queue Pointer) 360 PTGQUEx (PTG Step Queue x) 360 Register Maps ADC1 and ADC2 66 CAN1 (When WIN (C1CTRL) = 0 or 1) 68 CAN1 (When WIN (C1CTRL) = 0) 68 CAN1 (When WIN (C1CTRL) = 0) 70 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 0) 71 CAN2 (When WIN (C1CTRL) = 1) 72 Configuration Byte 412 CPU Core 46 CTMU 82 DCI 65 DMA Controller 63 Input Capture 1-8 53 Interrupt Controller 63 (dsPIC33EPXXXGM3XX Devices) 50 Interrupt Controller 63 (dsPIC33EPXXXGM6XX/7XX Devices) 48	

 Pad Configuration
 89

 Parallel Master/Slave Port
 79

Peripheral Pin Select Input	
(dsPIC33EPGM60X/7XX Devices)	
Peripheral Pin Select Input (dsPIC33EPXXXGM3XX Devices)	77
Peripheral Pin Select Output	
(dsPIC33EPXXXGM304/604 Devices)	
Peripheral Pin Select Output	
(dsPIC33EPXXXGM306/706 Devices)	74
Peripheral Pin Select Output	75
(dsPIC33EPXXXGM310/710 Devices) PMD (dsPIC33EPXXXGM3XX Devices)	
PMD (dsPIC33EPXXXGM6XX/7XX Devices)	
PORTA (dsPIC33EPXXXGM304/604 Devices)	
PORTA (dsPIC33EPXXXGM306/706 Devices)	84
PORTA (dsPIC33EPXXXGM310/710 Devices)	
PORTB (dsPIC33EPXXXGM304/604 Devices)	
PORTB (dsPIC33EPXXXGM306/706 Devices) PORTB (dsPIC33EPXXXGM310/710 Devices)	
PORTC (dsPIC33EPXXXGM310/710 Devices)	
PORTC (dsPIC33EPXXXGM306/706 Devices)	
PORTC (dsPIC33EPXXXGM310/710 Devices)	
PORTD (dsPIC33EPXXXGM306/706 Devices)	
PORTD (dsPIC33EPXXXGM310/710 Devices)	
PORTE (dsPIC33EPXXXGM306/706 Devices)	
PORTE (dsPIC33EPXXXGM310/710 Devices) PORTF (dsPIC33EPXXXGM306/706 Devices)	
PORTF (dsPIC33EPXXXGM310/710 Devices)	
PORTG (dsPIC33EPXXXGM306/706 Devices)	
PORTG (dsPIC33EPXXXGM310/710 Devices)	89
Programmable CRC	
PTG	
PWM PWM Generator 1	
PWM Generator 2	
PWM Generator 3	
PWM Generator 4	
PWM Generator 5	59
PWM Generator 6	
QEI1	
QEI2 Real-Time Clock and Calendar	
Reference Clock	
SPI1, SPI2 and SPI3	
System Control	78
Timers	
UART1 and UART2	
UART3 and UART4 Registers	64
ADxCHS0 (ADCx Input Channel 0 Select)	338
ADxCHS123 (ADCx Input	
Channel 1, 2, 3 Select)	
ADxCON1 (ADCx Control 1)	
ADxCON2 (ADCx Control 2)	
ADxCON3 (ADCx Control 3) ADxCON4 (ADCx Control 4)	
ADxCON4 (ADCx Control 4)	
ADxCSSL (ADCx Input Scan Select Low)	
ALCFGRPT (Alarm Configuration)	
ALRMVAL (Alarm Minutes and Seconds Value,	
ALRMPTR = 00)	393
ALRMVAL (Alarm Month and Day Value,	204
ALRMPTR = 10) ALRMVAL (Alarm Weekday and Hours Value,	391
ALRMPTR = 01)	392
ALTDTRx (PWMx Alternate Dead-Time)	

AUXCONx (PWMx Auxiliary Control)254
CHOP (PWMx Chop Clock Generator)241
CLKDIV (Clock Divisor)148
CM4CON (Op Amp/Comparator 4 Control)
CMSTAT (Op Amp/Comparator Status)
CMxCON (On Amn/Comparator x
Control, $x = 1, 2, 3 \text{ or } 5$)
CMxFLTR (Comparator x Filter Control)
CMxMSKCON (Comparator x Mask
Gating Control)
CMxMSKSRC (Comparator x Mask Source
Select Control)
CORCON (Core Control)
CRCCON1 (CRC Control 1) 407
CRCCON2 (CRC Control 2) 408
CRCXORH (CRC XOR Polynomial High)409
CRCXORL (CRC XOR Polynomial Low) 409
CTMUCON1 (CTMU Control Register 1)
CTMUCON2 (CTMU Control Register 2)
CTMUICON (CTMU Current Control)
CVR1CON (Comparator Voltage
Reference Control 1)
CVR2CON (Comparator Voltage
Reference Control 2)
CxBUFPNT1 (CANx Filters 0-3
Buffer Pointer 1)
CxBUFPNT2 (CANx Filters 4-7
Buffer Pointer 2)
CxBUFPNT3 (CANx Filters 8-11
Buffer Pointer 3)
CxBUFPNT4 (CANx Filters 12-15
Buffer Pointer 4)
CxCFG1 (CANx Baud Rate Configuration 1)
CxCFG2 (CANx Baud Rate Configuration 2)
CxCTRL1 (CANx Control 1)
CxCTRL2 (CANx Control 2)
CxEC (CANx Transmit/Receive Error Count)
CxFCTRL (CANx FIFO Control)
CxFEN1 (CANx Acceptance Filter Enable 1)
CxFIFO (CANx FIFO Status)
CxFMSKSEL1 (CANx Filters 7-0
Mask Selection 1)
CVEMSKSEL 2 (CANV Eiltors 15 8
Mask Selection 2)
CxINTE (CANx Interrupt Enable)
CxINTF (CANx Interrupt Flag)
CxRXFnEID (CANx Acceptance Filter n
Extended Identifier)
CxRXFnSID (CANx Acceptance Filter n
Standard Identifier)
CxRXFUL1 (CANx Receive Buffer Full 1)
CxRXFUL2 (CANx Receive Buffer Full 2)
CxRXMnEID (CANx Acceptance Filter Mask n
Extended Identifier)
CxRXMnSID (CANx Acceptance Filter Mask n
Standard Identifier)
CxRXOVF1 (CANx Receive Buffer Overflow 1) 314
CxRXOVF2 (CANx Receive Buffer Overflow 2) 314
CxTRmnCON (CANx TX/RX Buffer mn Control) 315
CxVEC (CANx Interrupt Code)
DCICON1 (DCI Control 1)
DCICON2 (DCI Control 2)
DCICON3 (DCI Control 3)
DCISTAT (DCI Status)
DEVID (Device ID)

DEVREV (Device Revision)	415
DMALCA (DMA Last Channel Active Status)	140
DMAPPS (DMA Ping-Pong Status)	141
DMAPWC (DMA Peripheral Write	
Collision Status)	138
DMARQC (DMA Request Collision Status)	
DMAxCNT (DMA Channel x Transfer Count)	136
DMAxCON (DMA Channel x Control)	132
DMAxPAD (DMA Channel x	
Peripheral Address)	136
DMAxREQ (DMA Channel x IRQ Select)	133
DMAxSTAH (DMA Channel x	
Start Address A, High)	134
DMAxSTAL (DMA Channel x	
Start Address A, Low)	134
DMAxSTBH (DMA Channel x	
Start Address B, High)	135
DMAxSTBL (DMA Channel x	
Start Address B, Low)	135
DSADRH (DMA Most Recent RAM	
High Address)	137
DSADRL (DMA Most Recent RAM	
Low Address)	137
DTRx (PWMx Dead-Time)	
FCLCONx (PWMx Fault Current-Limit Control)	
I2CxCON (I2Cx Control)	
I2CxMSK (I2Cx Slave Mode Address Mask)	287
I2CxSTAT (I2Cx Status)	
ICxCON1 (Input Capture x Control 1)	
ICxCON2 (Input Capture x Control 2)	
INDXxCNTH (Index Counter x High Word)	
INDXxCNTL (Index Counter x Low Word)	
INDXxHLD (Index Counter x Hold)	268
INTCON1 (Interrupt Control 1)	
INTCON2 (Interrupt Control 2)	
INTCON3 (Interrupt Control 3)	
INTCON4 (Interrupt Control 4)	
INTTREG (Interrupt Control and Status)	
INTxHLDH (Interval Timerx Hold High Word)	
INTxHLDL (Interval Timerx Hold Low Word)	
INTxTMRH (Interval Timerx High Word)	
INTxTMRL (Interval Timerx Low Word)	
IOCONx (PWMx I/O Control)	
LEBCONx (Leading-Edge Blanking Control x)	
LEBDLYx (Leading-Edge Blanking Delay x)	
MDC (PWMx Master Duty Cycle)	
	253
NVMADR (Nonvolatile Memory Lower Address)	253 241
NVMADR (Nonvolatile Memory Lower Address)	253 241
NVMADRU (Nonvolatile Memory	253 241 107
NVMADRU (Nonvolatile Memory Upper Address)	253 241 107 107
NVMADRU (Nonvolatile Memory Upper Address) NVMCON (Nonvolatile Memory (NVM) Control)	253 241 107 107 105
NVMADRU (Nonvolatile Memory Upper Address) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key)	253 241 107 107 105
NVMADRU (Nonvolatile Memory Upper Address) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) NVMSRCADRH (Nonvolatile Data Memory	253 241 107 107 105 108
NVMADRU (Nonvolatile Memory Upper Address) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) NVMSRCADRH (Nonvolatile Data Memory Upper Address)	253 241 107 107 105 108
NVMADRU (Nonvolatile Memory Upper Address) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) NVMSRCADRH (Nonvolatile Data Memory Upper Address) NVMSRCADRL (Nonvolatile Data Memory	253 241 107 107 105 108 108
NVMADRU (Nonvolatile Memory Upper Address) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) NVMSRCADRH (Nonvolatile Data Memory Upper Address) NVMSRCADRL (Nonvolatile Data Memory Lower Address)	253 241 107 105 108 108 109
NVMADRU (Nonvolatile Memory Upper Address) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) NVMSRCADRH (Nonvolatile Data Memory Upper Address) NVMSRCADRL (Nonvolatile Data Memory Lower Address) OCxCON1 (Output Compare x Control 1)	253 241 107 105 108 108 109 224
NVMADRU (Nonvolatile Memory Upper Address) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) NVMSRCADRH (Nonvolatile Data Memory Upper Address) NVMSRCADRL (Nonvolatile Data Memory Lower Address) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2)	253 241 107 105 108 108 109 224 226
NVMADRU (Nonvolatile Memory Upper Address) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) NVMSRCADRH (Nonvolatile Data Memory Upper Address) NVMSRCADRL (Nonvolatile Data Memory Lower Address) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control)	253 241 107 105 108 108 109 224 226 146
NVMADRU (Nonvolatile Memory Upper Address)	253 241 107 105 108 108 108 224 226 146 151
NVMADRU (Nonvolatile Memory Upper Address)	253 241 107 105 108 108 109 224 226 146 151 403
NVMADRU (Nonvolatile Memory Upper Address)	253 241 107 105 108 108 108 109 224 226 146 151 403 244
NVMADRU (Nonvolatile Memory Upper Address)	253 241 107 105 108 108 108 109 224 226 146 151 403 244 245
NVMADRU (Nonvolatile Memory Upper Address)	253 241 107 105 108 108 109 224 226 146 151 403 244 245 150
NVMADRU (Nonvolatile Memory Upper Address)	253 241 107 105 108 108 109 224 226 146 151 403 244 245 150 400

PMCON (Parallel Master Port Control)	396
PMD1 (Peripheral Module Disable Control 1)	
PMD2 (Peripheral Module Disable Control 2)	158
PMD3 (Peripheral Module Disable Control 3)	159
PMD4 (Peripheral Module Disable Control 4)	161
PMD6 (Peripheral Module Disable Control 6)	161
PMD7 (Peripheral Module Disable Control 7)	
PMMODE (Parallel Master Port Mode)	398
PMSTAT (Parallel Master Port Status)	
POSxCNTH (Position Counter x High Word)	
POSxCNTL (Position Counter x Low Word)	265
POSxHLD (Position Counter x Hold)	
PTCON (PWMx Time Base Control)	
PTCON2 (PWMx Primary Master Clock Divider	
Select 2)	235
PTGBTE (PTG Broadcast Trigger Enable)	
PTGC0LIM (PTG Counter 0 Limit)	
PTGC1LIM (PTG Counter 1 Limit)	
PTGCON (PTG Control)	
PTGCST (PTG Control/Status)	
PTGHOLD (PTG Hold)	
PTGSDLIM (PTG Step Delay Limit)	357
PTGT0LIM (PTG Timer0 Limit)	
PTGT1LIM (PTG Timer1 Limit)	356
PTPER (PWMx Primary Master	
Time Base Period)	236
PWMCAPx (PWMx Primary	_00
Time Base Capture)	255
PWMCONx (PWMx Control)	
QEIxCON (QEIx Control)	
QEIXGECH (QEIX Greater Than or Equal	_00
Compare High Word)	270
Compare High Word)	270
QEIxGECL (QEIx Greater Than or Equal	
QEIxGECL (QEIx Greater Than or Equal Compare Low Word)	
QEIxGECL (QEIx Greater Than or Equal Compare Low Word)	270
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) QEIxICH (QEIx Initialization/Capture High Word)	270
QEIxGECL (QEIx Greater Than or Equal Compare Low Word)	270 268
QEIxGECL (QEIx Greater Than or Equal Compare Low Word)	270 268 268
QEIxGECL (QEIx Greater Than or Equal Compare Low Word)	270 268 268
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal 2	270 268 268 261
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxIOC (QEIx Initialization/Capture Low Word) 2 QEIxIOC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2	270 268 268 261
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal 2	270 268 268 261 269
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2	270 268 268 261 269 269
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2	270 268 268 261 269 269
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration 2	270 268 268 261 269 269 269 263
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 3	270 268 268 261 269 269 269 263 386
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 3 RCON (Reset Control) 3	270 268 268 261 269 269 269 269 263 386 112
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxLECH (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reference Oscillator Control) 2	270 268 268 261 269 269 269 269 263 386 112 152
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 0) 3	270 268 268 261 269 269 269 269 269 269 269 269 269 269
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reset Control) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 0) 2 RPINR1 (Peripheral Pin Select Input 1) 3	270 268 268 261 269 269 269 269 269 269 269 269 269 269
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reset Control) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 0) 2 RPINR1 (Peripheral Pin Select Input 1) 2	270 268 268 261 269 269 269 269 269 269 269 269 269 269
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxLECH (QEIx Initialization/Capture Low Word) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reset Control) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 0) 2 RPINR1 (Peripheral Pin Select Input 1) 2 RPINR10 (Peripheral Pin Select Input 10) 2 RPINR11 (Peripheral Pin Select Input 11) 2	270 268 268 261 269 269 269 269 269 263 386 112 175 175 175 176 181 182
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxLECH (QEIx Initialization/Capture Low Word) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reset Control) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 0) 2 RPINR1 (Peripheral Pin Select Input 1) 2 RPINR10 (Peripheral Pin Select Input 1) 2 RPINR11 (Peripheral Pin Select Input 12) 2	270 268 268 261 269 269 263 386 112 152 175 176 181 182 183
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reset Control) 2 RPINR0 (Peripheral Pin Select Input 0) 2 RPINR1 (Peripheral Pin Select Input 1) 2 RPINR11 (Peripheral Pin Select Input 10) 2 RPINR12 (Peripheral Pin Select Input 11) 2 RPINR14 (Peripheral Pin Select Input 14) 2	270 268 268 261 269 269 269 269 269 269 269 269 263 386 112 152 175 175 181 182 183 184
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 0) 2 RPINR1 (Peripheral Pin Select Input 1) 2 RPINR11 (Peripheral Pin Select Input 1) 2 RPINR12 (Peripheral Pin Select Input 12) 2 RPINR14 (Peripheral Pin Select Input 14) 2 RPINR15 (Peripheral Pin Select Input 14) 2	270 268 268 261 269 269 269 269 269 269 269 263 386 112 152 175 176 181 182 183 184 185
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 0) 2 RPINR1 (Peripheral Pin Select Input 1) 2 RPINR11 (Peripheral Pin Select Input 1) 2 RPINR12 (Peripheral Pin Select Input 1) 2 RPINR14 (Peripheral Pin Select Input 12) 2 RPINR15 (Peripheral Pin Select Input 14) 2 RPINR15 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 16) 3	270 268 261 269 269 269 269 263 386 112 152 175 176 181 182 183 184 185 186
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 1) 2 RPINR10 (Peripheral Pin Select Input 1) 2 RPINR11 (Peripheral Pin Select Input 1) 2 RPINR12 (Peripheral Pin Select Input 1) 2 RPINR14 (Peripheral Pin Select Input 12) 2 RPINR15 (Peripheral Pin Select Input 14) 2 RPINR15 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 16) 2	2270 268 268 261 269 269 269 263 386 112 152 175 176 181 182 183 184 185 186 187
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx //O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 RCON (Reset Control) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 10) 2 RPINR10 (Peripheral Pin Select Input 10) 2 RPINR11 (Peripheral Pin Select Input 11) 2 RPINR12 (Peripheral Pin Select Input 12) 2 RPINR14 (Peripheral Pin Select Input 14) 2 RPINR15 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 16) 2 RPINR16 (Peripheral Pin Select Input 17) 2	2270 268 268 261 269 269 269 263 386 112 152 152 175 176 181 182 183 184 185 186 187 188
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx //O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 RCON (Reset Control) 2 REFOCON (Reference Oscillator Control) 2 RPINR1 (Peripheral Pin Select Input 10) 2 RPINR10 (Peripheral Pin Select Input 10) 2 RPINR11 (Peripheral Pin Select Input 11) 2 RPINR12 (Peripheral Pin Select Input 12) 2 RPINR14 (Peripheral Pin Select Input 14) 2 RPINR15 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 16) 2 RPINR16 (Peripheral Pin Select Input 17) 2 RPINR18 (Peripheral Pin Select Input 18) 2	270 268 268 269 269 269 269 269 269 269 269 269 269
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 0) 2 RPINR1 (Peripheral Pin Select Input 10) 2 RPINR12 (Peripheral Pin Select Input 11) 2 RPINR14 (Peripheral Pin Select Input 12) 2 RPINR15 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 15) 2 RPINR17 (Peripheral Pin Select Input 15) 2 RPINR18 (Peripheral Pin Select Input 16) 2 RPINR16 (Peripheral Pin Select Input 16) 2 RPINR17 (Peripheral Pin Select Input 17) 2 RPINR18 (Peripheral Pin Select Input 17) 2 RPINR19 (Peripheral Pin Select Input 19) 2 RPINR19 (Peripheral Pin Select Input 19) 2	270 268 269 269 269 269 269 386 112 152 175 181 182 183 184 185 186 187 188 188
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx //O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 RCON (Reset Control) 2 REFOCON (Reference Oscillator Control) 2 RPINR1 (Peripheral Pin Select Input 10) 2 RPINR10 (Peripheral Pin Select Input 10) 2 RPINR11 (Peripheral Pin Select Input 11) 2 RPINR12 (Peripheral Pin Select Input 12) 2 RPINR14 (Peripheral Pin Select Input 14) 2 RPINR15 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 16) 2 RPINR16 (Peripheral Pin Select Input 17) 2 RPINR18 (Peripheral Pin Select Input 18) 2	270 268 269 269 269 269 269 269 269 269 269 269

RPINR25 (Peripheral Pin Select Input 25)	192
RPINR26 (Peripheral Pin Select Input 26)	193
RPINR27 (Peripheral Pin Select Input 27)	194
RPINR28 (Peripheral Pin Select Input 28)	195
RPINR29 (Peripheral Pin Select Input 29)	196
RPINR3 (Peripheral Pin Select Input 3)	177
RPINR30 (Peripheral Pin Select Input 30)	197
RPINR37 (Peripheral Pin Select Input 37)	198
RPINR38 (Peripheral Pin Select Input 38)	199
RPINR39 (Peripheral Pin Select Input 39)	
RPINR40 (Peripheral Pin Select Input 40)	
RPINR41 (Peripheral Pin Select Input 41)	202
RPINR7 (Peripheral Pin Select Input 7)	
RPINR8 (Peripheral Pin Select Input 8)	
RPINR9 (Peripheral Pin Select Input 9)	
RPOR0 (Peripheral Pin Select Output 0)	
RPOR1 (Peripheral Pin Select Output 1)	
RPOR10 (Peripheral Pin Select Output 10)	
RPOR11 (Peripheral Pin Select Output 11)	
RPOR12 (Peripheral Pin Select Output 12)	
RPOR2 (Peripheral Pin Select Output 2)	
RPOR3 (Peripheral Pin Select Output 3)	
RPOR4 (Peripheral Pin Select Output 4)	
RPOR5 (Peripheral Pin Select Output 5)	
RPOR6 (Peripheral Pin Select Output 6)	
RPOR7 (Peripheral Pin Select Output 7)	
RPOR8 (Peripheral Pin Select Output 8)	
RPOR9 (Peripheral Pin Select Output 9)	
RSCON (DCI Receive Slot Control)	
RTCVAL (Minutes and Seconds Value,	540
RTCVAL (Willinges and Seconds value,	200
RTCPTR = 00)	390
RTCVAL (Month and Day Value,	
RTCVAL (Month and Day Value, RTCPTR = 10)	
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value,	389
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01)	389 390
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11)	389 390 389
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle)	389 390 389
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary	389 390 389 244
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare)	389 390 389 244 236
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift)	389 390 389 244 236 245
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1)	389 390 389 244 236 245 278
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIASEX (PWMx Control 1) SPIxCON1 (SPIx Control 2)	389 390 389 244 236 245 278 280
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIASEX (PWMx Secondary Phase-Shift) SPIASEX (PWMx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control)	389 390 389 244 236 245 278 280 276
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIASEX (PWMx Secondary Phase-Shift) SPIASEX (PWMx Control 1) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	389 390 389 244 236 245 278 280 276
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIASEX (PWMx Secondary Phase-Shift) SPIXCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	389 390 389 244 236 245 278 280 276 121
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240 237
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240 237
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS) SR (CPU STATUS) STCON (PWMx Secondary Special Event Compare) STCON (PWMx Secondary Time Base Control) STCON2 (PWMx Secondary Master Clock Divider SELEX SECOND SEC	 389 390 389 244 236 245 278 280 276 121 240 237 239
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240 237 239 240
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240 237 239 240 212
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS) SR (CPU STATUS) STCON (PWMx Secondary Special Event Compare) STCON (PWMx Secondary Time Base Control) STCON2 (PWMx Secondary Master Clock Divider Select 2) STPER (PWMx Secondary Master Time Base Period) T1CON (Timer1 Control) TRGCONx (PWMx Trigger Control)	 389 390 389 244 236 245 278 280 276 121 240 237 239 240 212 247
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxCON2 (SPIx Control 2) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240 237 239 240 212 247 249
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS) SR (CPU STATUS) STCON (PWMx Secondary Special Event Compare) STCON (PWMx Secondary Time Base Control) STCON2 (PWMx Secondary Master Clock Divider Select 2) STPER (PWMx Secondary Master Time Base Period) T1CON (Timer1 Control) TRGCONx (PWMx Trigger Control) TRIGx (PWMx Primary Trigger Compare Value) TSCON (DCI Transmit Slot Control)	 389 390 389 244 236 245 278 280 276 121 240 237 239 240 212 247 249
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxCON2 (SPIx Control 2) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240 237 239 240 212 247 249
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240 237 239 240 212 247 249 348
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	389 390 389 244 236 245 278 276 121 240 237 239 240 212 247 249 348 216
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	389 390 389 244 236 245 278 278 276 121 240 237 239 240 212 247 249 348 216 217
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	389 390 389 244 236 245 278 278 276 121 240 237 239 240 212 247 249 348 216 217
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	389 390 389 244 236 245 278 276 121 240 237 239 240 212 247 249 348 216 217 291
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	389 390 389 244 236 245 278 280 276 121 240 237 240 247 249 348 216 217 291 291 293

Resets	. 111
Brown-out Reset (BOR)	. 111
Configuration Mismatch Reset (CM)	. 111
Illegal Condition Reset (IOPUWR)	. 111
Illegal Address Mode	. 111
Illegal Opcode	. 111
Security	. 111
Uninitialized W Register	. 111
Master Clear Pin Reset (MCLR)	. 111
Master Reset Signal (SYSRST)	. 111
Power-on Reset (POR)	. 111
RESET Instruction (SWR)	. 111
Trap Conflict Reset (TRAPR)	. 111
Watchdog Timer Time-out Reset (WDTO)	. 111
Revision History	. 527
RTCC	
Control Registers	. 386
Resources	. 385
Writing to the Timer	. 385
S	
Serial Peripheral Interface (SPI)	. 273
Charles Colling Colling	

Serial Peripheral Interface (SPI)	
Special Features of the CPU	
SPI	
Control Registers	
Helpful Tips	
Symbols Used in Opcode Descriptions	

Т

Temperature and Voltage Specifications	
AC	. 503
Timer	
Control Registers	
Timer1	
Control Register	
Timer2/3, Timer4/5, Timer6/7 and Timer8/9	. 213
Timing Diagrams	
10-Bit ADC1 Conversion (CHPS<1:0> = 01,	
SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000,	
SSRCG = 0)	. 496
10-Bit ADC1 Conversion (CHPS<1:0> = 01,	
SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111,	
SSRCG = 0, SAMC<4:0> = 00010)	. 496
12-Bit ADC1 Conversion (ASAM = 0,	
SSRC<2:0> = 000, SSRCG = 0)	. 494
BOR and Master Clear Reset	
CANx I/O	. 487
External Clock	. 446
High-Speed PWMx	. 455
High-Speed PWMx Fault	. 455
I/O Characteristics	. 448
I2Cx Bus Data (Master Mode)	. 483
I2Cx Bus Data (Slave Mode)	. 485
I2Cx Bus Start/Stop Bits (Master Mode)	
I2Cx Bus Start/Stop Bits (Slave Mode)	. 485
Input Capture x (ICx)	
Load Conditions	. 490
OCx/PWMx	
Output Compare x (OCx)	
,	

Power-on Reset Characteristics	449
QEAx/QEBx Input	457
QEIx Index Pulse	458
SPI1 Master Mode (Full-Duplex, CKE = 0,	
CKP = x, SMP = 1)	474
SPI1 Master Mode (Full-Duplex, CKE = 1,	
CKP = x, SMP = 1)	473
SPI1 Master Mode (Half-Duplex, Transmit Only,	
CKE = 0)	471
SPI1 Master Mode (Half-Duplex, Transmit Only,	
CKE = 1)	472
SPI1 Slave Mode (Full-Duplex, CKE = 0,	
CKP = 0, SMP = 0)	481
SPI1 Slave Mode (Full-Duplex, CKE = 0,	
CKP = 1, SMP = 0)	479
SPI1 Slave Mode (Full-Duplex, CKE = 1,	
CKP = 0, SMP = 0)	475
SPI1 Slave Mode (Full-Duplex, CKE = 1,	
CKP = 1, SMP = 0)	477
SPI2, SPI3 Master Mode (Full-Duplex,	
CKE = 0, CKP = x, SMP = 1)	462
SPI2, SPI3 Master Mode (Full-Duplex,	
CKE = 1, CKP = x, SMP = 1)	461
SPI2, SPI3 Master Mode (Half-Duplex,	
Transmit Only, CKE = 0)	459
SPI2, SPI3 Master Mode (Half-Duplex,	
Transmit Only, CKE = 1)	460
SPI2, SPI3 Slave Mode (Full-Duplex,	
CKE = 0, CKP = 0, SMP = 0)	469
SPI2, SPI3 Slave Mode (Full-Duplex,	
CKE = 0, CKP = 1, SMP = 0)	467
SPI2, SPI3 Slave Mode (Full-Duplex,	
CKE = 1, CKP = 0, SMP = 0)	463
SPI2, SPI3 Slave Mode (Full-Duplex,	
CKE = 1, CKP = 1, SMP = 0)	
Timer1-Timer5 External Clock	
TimerQ (QEIx Module) External Clock	
UARTx I/O	487
Timing Specifications	
I2Cx Bus Data Requirements (Master Mode)	
I2Cx Bus Data Requirements (Slave Mode)	486

UART	
Control Registers	291
Helpful Tips	290
Universal Asynchronous Receiver	
Transmitter (UART)	289
User ID Words	416
V	
Voltage Regulator (On-Chip)	416
W	

Watchdog Timer (WDT)	411, 417
Programming Considerations	417
WWW Address	536
WWW, On-Line Support	12

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

dsPIC33EPXXXGM3XX/6XX/7XX

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Program Memo Product Group Pin Count Tape and Reel I Temperature Ra Package		Example: dsPlC33EP512GM710-I/PT: dsPlC33, Enhanced Performance, 512-Kbyte program memory, 100-pin, Industrial temperature, TQFP package.
Architecture:	33 = 16-Bit Digital Signal Controller	
Family:	EP = Enhanced Performance	
Product Group:	GM7 = General Purpose plus Motor Control Family	
Pin Count:	04 = 44-pin 06 = 64-pin 10 = 100/124-pin	
Temperature Range:	$ \begin{array}{rcl} I &=& -40^{\circ}\text{C to } +85^{\circ}\text{C (Industrial)} \\ \text{E} &=& -40^{\circ}\text{C to } +125^{\circ}\text{C (Extended)} \end{array} $	
Package:	BG= Plastic Thin Profile Ball Grid Array - (121-pin) 10x10 mm body (TFBGA)ML= Plastic Quad, No Lead Package - (44-pin) 8x8 mm body (QFN)MR= Plastic Quad, No Lead Package - (64-pin) 9x9 mm body (QFN)PT= Plastic Thin Quad Flatpack - (44-pin) 10x10 mm body (TQFP)PT= Plastic Thin Quad Flatpack - (64-pin) 10x10 mm body (TQFP)PT= Thin Quad Flatpack - (100-pin) 12x12x1 mm body (TQFP)PF= Thin Quad Flatpack - (100-pin) 14x14x1 mm body (TQFP)	

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013-2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-507-9

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/25/14

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

DSPIC33EP512GM604-I/ML dsPIC33EP512GM604-I/PT dsPIC33EP512GM310-I/PF dsPIC33EP512GM310-I/PT dsPIC33EP128GM604-I/PT dsPIC33EP512GM706-I/MR dsPIC33EP512GM304-I/ML dsPIC33EP512GM710-I/BG dsPIC33EP512GM710-I/PF_dsPIC33EP512GM306-I/MR_dsPIC33EP512GM310-I/BG_dsPIC33EP512GM706-H/PT dsPIC33EP512GM706-E/MR DSPIC33EP512GM710-H/PT dsPIC33EP256GM604-E/ML dsPIC33EP256GM306-I/MR dsPIC33EP512GM710-E/PF dsPIC33EP128GM706-I/MR dsPIC33EP128GM304-I/ML dsPIC33EP512GM304-I/PT dsPIC33EP256GM706-E/PT dsPIC33EP128GM710-E/BG dsPIC33EP128GM310-I/PT dsPIC33EP128GM710-I/BG dsPIC33EP512GM306-H/PT dsPIC33EP128GM706-I/PT dsPIC33EP256GM710-I/BG dsPIC33EP256GM604-I/PT dsPIC33EP128GM310-I/PF dsPIC33EP256GM310-I/PF dsPIC33EP128GM310-E/BG dsPIC33EP512GM304-E/ML dsPIC33EP512GM310-E/PF dsPIC33EP256GM310-E/BG dsPIC33EP128GM310-I/BG dsPIC33EP256GM604-I/ML dsPIC33EP512GM710-E/PT dsPIC33EP256GM310-I/BG dsPIC33EP512GM310-E/BG dsPIC33EP256GM706-I/PT dsPIC33EP128GM304-I/PT dsPIC33EP256GM604-E/PT dsPIC33EP512GM706-I/PT dsPIC33EP128GM710-I/PT dsPIC33EP256GM304-I/PT dsPIC33EP128GM710-I/PF dsPIC33EP128GM306-I/MR DSPIC33EP256GM310-I/PT dsPIC33EP256GM304-I/ML dsPIC33EP128GM304-E/ML dsPIC33EP128GM706-H/MR dsPIC33EP512GM706-E/PT dsPIC33EP256GM306-I/PT dsPIC33EP256GM310-E/PF dsPIC33EP128GM710-E/PT dsPIC33EP128GM604-E/PT dsPIC33EP512GM710-I/PT dsPIC33EP128GM706-E/MR dsPIC33EP512GM604-E/PT dsPIC33EP128GM306-I/PT dsPIC33EP128GM710-E/PF dsPIC33EP256GM706-E/MR dsPIC33EP128GM304-E/PT dsPIC33EP512GM306-I/PT dsPIC33EP512GM604-E/ML dsPIC33EP256GM706-I/MR dsPIC33EP256GM710-E/BG DSPIC33EP256GM710-I/PF dsPIC33EP512GM710-E/BG dsPIC33EP128GM306-E/PT dsPIC33EP128GM604-I/ML dsPIC33EP256GM710-E/PT dsPIC33EP512GM306-E/PT dsPIC33EP128GM604-E/ML dsPIC33EP256GM710-I/PT dsPIC33EP512GM310T-I/PT dsPIC33EP256GM310T-I/PT dsPIC33EP256GM710T-I/BG dsPIC33EP512GM604T-I/ML dsPIC33EP512GM306T-I/PT dsPIC33EP128GM710T-I/BG dsPIC33EP256GM710T-I/PT dsPIC33EP512GM310T-I/BG dsPIC33EP128GM706T-I/MR dsPIC33EP128GM306T-I/PT dsPIC33EP256GM310T-I/BG dsPIC33EP512GM310T-I/PF dsPIC33EP512GM710T-I/BG_dsPIC33EP128GM710T-I/PF_dsPIC33EP256GM706T-I/PT_dsPIC33EP256GM306T-I/PT dsPIC33EP128GM310T-I/BG