47L64

64-Kbit I^{2}C EERAM

Serial SRAM Features

- Unlimited Reads/Unlimited Writes:
  - Standard serial SRAM protocol
  - Symmetrical timing for reads and writes
- SRAM Array:
  - 8,192 x 8 bits
- High-Speed I^{2}C Interface:
  - Industry standard: 1 MHz, 400 kHz, and 100 kHz
  - Zero cycle delay writes and reads to SRAM array
  - Schmitt Trigger inputs for noise suppression
- Low-Power CMOS Technology:
  - Active current: 1 mA (maximum)
  - Standby current: 200 µA (maximum)

Hidden EEPROM Backup Features

- Cell-Based Nonvolatile Backup:
  - Mirrors SRAM array cell-for-cell
  - Transfers all data to/from SRAM cells in parallel (all cells at same time)
- Invisible-to-User Data Transfers:
  - V_{CC} level monitored inside device
  - SRAM automatically saved on power disrupt
  - SRAM automatically restored on V_{CC} return
- 100,000 Backups Minimum
- 100 Years Retention (at 55°C)

Other Features of the 47L64

- Operating Voltage Range: 2.7V to 3.6V
- Temperature Ranges:
  - Industrial (I): -40°C to +85°C
- ESD protection: >2,000V

Packages

- 8-Lead SOIC
- 8-Lead TDFN

Package Types (not to scale)

Note 1: Includes Exposed Thermal Pad (EP)

Pin Descriptions

| Pin Name	Description
V_{CAP}	External Capacitor
A1, A2	Hardware Address Pins
V_{SS}	Ground
SCL	Serial Clock Input
SDA	Serial Data Input/Output
WP	Write-Protect Input
V_{CC}	Power Supply

General Description

The Microchip Technology Inc. 47L64 serial EERAM has an SRAM memory core with hidden EEPROM backup. The device can be treated by the user as a full symmetrical read/write SRAM. Backup to EEPROM is handled by the device on any power disrupt, so the user can effectively view this device as an SRAM that never loses its data.

The device is structured as a 64-Kbit SRAM with EEPROM backup in each memory cell. The SRAM is organized as 8,192 x 8 bits and uses the I^2C serial interface. The I^2C bus uses two signal lines for communication: clock input (SCL) and data (SDA). Access to the device is controlled through a chip address and address pins, allowing up to four devices to share the same bus.

The SRAM is a conventional serial SRAM: it allows symmetrical reads and writes and has no limits on cell usage. The backup EEPROM is invisible to the user and cannot be accessed by the user independently. The device includes circuitry that detects V_{CC} dropping below a certain threshold, shuts its connection to the outside environment, and transfers all SRAM data to the EEPROM portion of each cell for safe keeping. When V_{CC} returns, the circuitry automatically returns the data to the SRAM and the user's interaction with the SRAM can continue with the same data set.

Block Diagram

Powering the Device During SRAM to EEPROM Backup (V_{CAP})

A small capacitor (typically 22 µF) is required for the proper operation of the device. This capacitor is placed between V_{CAP} (pin 1) and the system V_{SS} (see Normal Device Operation). When power is first applied to the device, this capacitor is charged to V_{CC} through the device (see Normal Device Operation). During normal SRAM operation, the capacitor remains charged to V_{CC} and the level of system V_{CC} is monitored by the device. If system V_{CC} drops below a set threshold, the device interprets this as a power-off or brown-out event. The device suspends all I/O operation, shuts off its connection with the V_{CC} pin, and uses the saved energy in the capacitor to power the device through the V_{CAP} pin as it transfers all SRAM data to EEPROM (see Vcc Power-Off Event). On the next power-up of V_{CC}, the data is transfered back to SRAM, the capacitor is recharged, and the SRAM operation continues.

Normal Device Operation

Vcc Power-Off Event

1.0   ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

Vcc...4.5V

All inputs and outputs w.r.t. Vss .... -0.6V to 4.5V

Storage temperature ....-65°C to 150°C

Ambient temperature under bias..-55°C to 85°C

ESD protection on all pins .... 2 kV

> **† NOTICE:** Stresses above those listed under 'Maximum ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

TABLE 1-1:   DC CHARACTERISTICS

DC CHARACTERISTICS			Electrical Characteristics: Industrial (I): T_{AMB} = -40°C to +85°C, V_{CC} = 2.7V to 3.6V				
Param. No.	Symbol	Characteristic	Min.	Typ.	Max.	Units	Conditions
D1	V_{IH}	High-Level input Voltage	0.8 X V_{CC}	—	V_{CC}+0.5	V	
D2	V_{IL}	Low-Level Input Voltage	-0.5	—	0.2*V_{CC}	V	
D3	V_{OL}	Low-Level Output Voltage	—	—	0.4	V	I_{OL} = 2.0 mA
D4	V_{HYS}	Hysteresis of Schmitt Trigger Inputs (SDA, SCL pins)	0.05 X V_{CC}	—	—	V	**Note 1**
D5	I_{LI}	Input Leakage Current (SDA, SCL pins)	—	—	±3	µA	V_{IN} = V_{SS} or V_{CC}
D6	I_{LO}	Output Leakage Current (SDA pin)	—	—	±3	µA	V_{OUT} = V_{SS} or V_{CC}
D7	R_{IN}	Input Resistance to Vss (A1, A2, WP pins)	50	—	—	kΩ	V_{IN} = V_{IL} (max)
D8	C_{INT}	Internal Capacitance (all inputs and outputs)	—	—	7	pF	T_{AMB} = 25°C, F_{REQ} = 1 MHz, V_{CC} = 3.3V (**Note 1**)
D9	I_{CC} Active 1	Operating Current @ 1 MHz	—	—	1	mA	V_{CC} = 3.6 V, F_{CLK} = 1 MHz
D10	I_{CC} Active 2	Operating Current @ 400 kHz	—	—	700	µA	V_{CC} = 3.6 V, F_{CLK} = 400 kHz
D11	I_{CCS}	Standby Current	—	—	200	µA	SCL, SDA, V_{CAP}, V_{CC} = 3.6V
D12	V_{TRIP}	AutoStore/AutoRecall Trip Voltage	2.3	—	2.65	V	**Note 1**
D13	V_{POR}	Power-on Reset Voltage	—	—	2.1	V	
D14	C_B	Bus Capacitance	—	—	400	pF	
D15	C_{VCAP}	V_{CAP} Capacitor	10	22	50	µF	**Note 1**

Note 1: This parameter is periodically sampled and not 100% tested.

1.1 AC CHARACTERISTICS

TABLE 1-1: AC CHARACTERISTICS

AC CHARACTERISTICS			Industrial (I):			T_{AMB} = -40°C to +85°C, V_{CC} = 2.7V to 3.6V	
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions	
1	F_{CLK}	Clock Frequency	—	1000	kHz		
2	T_{HIGH}	Clock High Time	400	—	ns		
3	T_{LOW}	Clock Low Time	600	—	ns		
4	T_R	SDA and SCL Input Rise Time	—	300	ns	**Note 1**	
5	T_F	SDA and SCL Input Fall Time	—	100	ns	**Note 1**	
6	$T_{HD:STA}$	Start Condition Hold Time	250	—	ns		
7	$T_{SU:STA}$	Start Condition Setup Time	250	—	ns		
8	$T_{HD:DAT}$	Data Input Hold Time	0	—	ns		
9	$T_{SU:DAT}$	Data Input Setup Time	100	—	ns		
10	$T_{SU:STO}$	Stop Condition Setup Time	250	—	ns		
11	T_{AA}	Output Valid from Clock	—	550	ns		
12	T_{BUF}	Bus Free Time: Time the bus must be free before a new transmission can start	500	—	ns		
13	T_{OF}	Output Fall Time from V_{IH} Minimum to V_{IL} Maximum CB ≤ 100pF	20+0.1CB	250	ns	C_B ≤ 100 pF (**Note 1**)	
14	T_{SP}	Input Filter Spike Suppression (SDA and SCL pins)	—	50	ns		
15	$T_{RESTORE}$	Power-up Recall Operation Duration	—	550	µs		
16	T_{STORE}	Store Operation Duration	—	10	ms		
17	T_{VRISE}	V_{CC} Rise Rate	30	—	µs/V	**Note 1**	
18	T_{VFALL}	V_{CC} Fall Rate	30	—	µs/V	**Note 1**	
19	—	Endurance	100,000	—	Store Cycles	25°C, V_{CC} = 3.6V (**Note 1**, **Note 2**)	
20		Retention	100		Years	55°C	

Note 1: This parameter is not tested but ensured by characterization.

2: For endurance estimates in a specific application, consult the Total Endurance Model which can be obtained on Microchip's website at www.microchip.com.

FIGURE 1-1: BUS TIMING DATA

FIGURE 1-2: **AUTOSTORE/AUTORECALL TIMING DATA**

2.0   PIN DESCRIPTION

The description of the pins are listed in Table 2-1.

TABLE 2-1:   PIN FUNCTION TABLE

Name	8-Lead SOIC	8-Lead TDFN[1]	Function
V$_{CAP}$	1	1	External Capacitor
A1	2	2	Chip Select Input
A2	3	3	Chip Select Input
Vss	4	4	Ground
SDA	5	5	Serial Data
SCL	6	6	Serial Clock
WP	7	7	Write Protect
Vcc	8	8	2.7V to 3.6V

Note 1:   The exposed pad on the TDFN package can be connected to Vss or left floating.

2.1   A1, A2 Chip Address Inputs

The A1, A2 inputs are used by the 47L64 for multiple device operation. The levels on these inputs are compared with the corresponding Chip Select bits in the slave address. The chip is selected if the comparison is true.

Up to four devices may be connected to the same bus by using different Chip Select bit combinations. These pins are not pulled up or down internally, so they must be externally connected to Vcc or Vss.

2.2   Serial Data (SDA)

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open-drain terminal, therefore, the SDA bus requires a pull-up resistor to Vcc (typical 10 kΩ for 100 kHz, 2 kΩ for 400 kHz and 1 MHz).

For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions.

2.3   Serial Clock (SCL)

This input is used to synchronize the data transfer from and to the device.

2.4   Write-Protect Input

When the WP pin is set high, then writes within the upper 1/4 of memory will not be allowed. Attempts to write in that protected region over the I^{2}C bus will return an ACK (Acknowledge) for the WRITE instruction and address byte portions of the command, and will also return an ACK (Acknowledge) for the data portion of the command, despite the fact that no data will be written. See Table 4-1. The WP pin has no effect on random or sequential read operations. If left floating, this pin is internally pulled low.

3.0 MEMORY ORGANIZATION

3.1 Data Array Organization

The 47L64 is internally organized as a continuous SRAM array for both reading and writing, along with a nonvolatile EEPROM version that is not directly accessible to the user, but which can be refreshed or recalled on power cycles.

3.2 STORE/RECALL OPERATIONS

In order to provide nonvolatile storage of the SRAM data, an EEPROM array is included on the 47L64. During normal operation, the EEPROM array is not directly accessible to the user. Instead, the 47L64 preserves the SRAM data by automatically performing store and recall operations on power-down and power-up, respectively.

3.2.1 AUTOSTORE

To simplify device usage, the 47L64 features an AutoStore mechanism. To enable this feature, the user must place a capacitor on the V_{CAP} pin. The capacitor is charged through the V_{CC} pin. When the 47L64 detects a power-down event, the device automatically switches to the capacitor for power and initiates the AutoStore operation.

To avoid extraneous store operations, the AutoStore will only be initiated if the SRAM array has been modified since the last Store or Recall operation.

The AutoStore is initiated when V_{CAP} falls below V_{TRIP}. Even if power is restored, the 47L64 cannot be accessed for T_{STORE} time and $T_{RESTORE}$ after the AutoStore is initiated.

> **Note:** If power is restored during an AutoStore operation, the AutoStore will continue and then the AutoRecall will be performed.

3.2.2 AUTORECALL

The 47L64 devices features an AutoRecall mechanism that is performed on power-up. This feature ensures that the SRAM data duplicates the EEPROM data on power-up. The AutoRecall is initiated when V_{CAP} rises above V_{TRIP}, and the 47L64 cannot be accessed for $T_{RESTORE}$ time after the AutoRecall is initiated.

> **Note 1:** If power is lost during an AutoRecall operation, the AutoRecall is aborted and the AutoStore is not performed.
>
> **2:** AutoRecall is performed every time V_{CAP} rises above V_{TRIP}.

3.2.3 POLLING ROUTINE

Since the device will not acknowledge during store and recall operations, checking for the Acknowledge signal can be used to determine when those events are complete. Once such an event has started, Acknowledge polling can be initiated immediately. This involves the master sending a Start condition, followed by the write control byte (R/$\overline{W}$ = 0) for the SRAM array. If the device is still busy, then no Acknowledge will be returned. In this case, the Start condition and control byte must be resent. If the Store or Recall are complete, then the device will return an Acknowledge, and the master can then proceed with the next read or write command. See Figure 3-1 for flow diagram.

FIGURE 3-1: POLLING FLOW

**FIGURE 3-2:** **AUTOSTORE/AUTORECALL SCENARIOS (WITH ARRAY MODIFIED)**

Note 1: When $\overline{\text{CHARGE\_CAP}}$ is a '0', VCC is connected to VCAP, allowing VCC to charge the external capacitor. See **Section 3.2.5 "Power Switchover"** for details.

FIGURE 3-3: **AUTOSTORE/AUTORECALL SCENARIOS (WITH ARRAY NOT MODIFIED)**

Note 1: When $\overline{CHARGE\_CAP}$ is a '0', Vcc is connected to Vcap, allowing Vcc to charge the external capacitor. See **Section 3.2.5 "Power Switchover"** for details.

3.2.4 TRIP VOLTAGE

The 47L64 has an internal voltage reference that is used to create a trip voltage threshold (VTRIP). When VCAP rises above VTRIP, a power-up event is detected. If this is the first power-up event after a POR, then an AutoRecall operation is initiated. When VCAP falls below VTRIP, a power-down event is detected and an AutoStore operation is initiated if the array has been modified.

> **Note:** When VCAP is below VTRIP, the 47L64 cannot be accessed and will not acknowledge any commands.

3.2.5 POWER SWITCHOVER

To support the AutoStore feature, the 47L64 must be able to charge the capacitor connected to the VCAP pin when power is available on VCC, and also automatically switch to being powered from the VCAP pin when power is removed from VCC. Since the VCAP pin is used as part of the internal power bus, this means that VCC must be disconnected when power is removed.

To accomplish this, the 47L64 has an intelligent power switchover circuit that continuously monitors the voltages on both VCC and VCAP.

During a power-up event, VCC is initially disconnected, allowing it to rise above VCAP. Once VCC is above VCAP, VCAP is connected to the VCC, charging the external capacitor. When VCAP reaches VTRIP, the AutoRecall operation is triggered.

During a power-down event, VCC is initially connected to the internal power bus. As Vcc falls, it discharges the external cap, causing VCAP to also fall. Once VCAP falls below VTRIP, the AutoStore operation is triggered, and VCC is disconnected to prevent discharging the capacitor further through VCC.

Once V_{CC} is disconnected, it will not be reconnected until both V_{CC} is greater than V_{CAP} and any internal store cycles (AutoStore) is complete. This guards against continuously connecting and disconnecting V_{CC} when V_{CAP} falls faster than V_{CC}.

Preliminary

4.0 FUNCTIONAL DESCRIPTION

4.0.1 PRINCIPLES OF OPERATION

The 47L64 is a 64-Kbit serial EERAM designed to support a bidirectional two-wire bus and data transmission protocol (I^2C). A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device which generates the Start and Stop conditions, while the 47L64 works as slave. Both master and slave can operate as transmitter or receiver but the master device determines which mode is active.

4.1 BUS CHARACTERISTICS

4.1.1 SERIAL INTERFACE

The following **bus protocol** has been defined:

• Data transfer may be initiated only when the bus is not busy.
• During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a Start or Stop condition.

Accordingly, the following bus conditions have been defined (Figure 4-1).

4.1.1.1 Bus Not Busy (A)

Both data and clock lines remain high.

4.1.1.2 Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high determines a Start condition. All commands must be preceded by a Start condition.

4.1.1.3 Stop Data Transfer (C)

A low-to-high transition of the SDA line while the clock (SCL) is high determines a Stop condition. All operations must end with a Stop condition.

4.1.1.4 Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one bit of data per clock pulse.

Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of the data bytes transferred between the Start and Stop conditions is determined by the master device.

4.1.1.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an Acknowledge signal after the reception of each byte. The master device must generate an extra clock pulse which is associated with this Acknowledge bit.

A device that acknowledges must pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the Acknowledge related clock pulse. Of course, setup and hold times must be taken into account. During reads, a master must signal an end of data to the slave by NOT generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (47L64) will leave the data line high to enable the master to generate the Stop condition.

The 47L64 will generate an Acknowledge bit on receiving a correct control byte and following address and data bytes. Table 4-1 summarizes these situations. The device will not generate Acknowledge bits for any bytes following if the control byte is incorrect, such as when the address bits do not match the A1, A2 pins, see **Section 4.2 "Device Addressing"**.

FIGURE 4-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS

FIGURE 4-2: **ACKNOWLEDGE TIMING**

TABLE 4-1: **ACKNOWLEDGE TABLE FOR SRAM WRITES**

Instruction	ACK	Address MSB	ACK	Address LSB	ACK	Data Byte	ACK
SRAM Write in Unprotected Block	ACK	Address	ACK	Address	ACK	Data	ACK
SRAM Write in Protected Block	ACK	Address	ACK	Address	ACK	Data	ACK

あ

4.2   DEVICE ADDRESSING

The control byte is the first byte received following the Start condition from the master device (Figure 4-3). The control byte begins with a 4-bit op code. The next two bits are the user-configurable chip select bits, A_2 and A_1. The next bit is a non-configurable chip select bit that must always be set to '1'. The chip select bits A_2 and A_1 in the control byte must match the logic levels on the corresponding A2 and A1 pins for the device to respond.

The last bit of the control byte defines the operation to be performed. When set to a '1' a read operation is selected, and when set to a '0' a write operation is selected.

The combination of the 4-bit op code and the three chip select bits is called the slave address. Upon receiving a valid slave address, the slave device outputs an Acknowledge signal on the SDA line. Depending on the state of the R/$\overline{W}$ bit, the 47L64 will select a read or a write operation.

> **Note:** When V_{CAP} is below V_{TRIP}, the 47L64 cannot be accessed and will not acknowledge any commands.

FIGURE 4-3:   CONTROL BYTE FORMAT

The 47L64 is divided into two functional units: the SRAM array and the Control registers. **Section 4.3 "SRAM Array"** describes the functionality for the SRAM array.

The 4-bit op code in the control byte determines which unit will be accessed during an operation. Table 4-2 shows the standard control bytes used by the 47L64.

TABLE 4-2:   CONTROL BYTES

Operation	Op Code	Chip Select	R/$\overline{W}$ Bit
SRAM Read	1010	A_2 A_1 1	1
SRAM Write	1010	A_2 A_1 1	0

4.3 SRAM ARRAY

The SRAM array is the only user-accessible memory panel available on the 47L64. The EEPROM array, which can only be directly accessed through test mode operations, provides nonvolatile storage to back up the SRAM data.

To select the SRAM array, the master device must use the respective 4-bit op code, '1010', when transmitting the control byte.

> **Note:** If an AutoStore is triggered during an SRAM read or write operation, the operation is aborted in order to execute the Store.

4.3.1 WRITE OPERATION

When the SRAM array is selected and the R/W̄ bit in the control byte is set to '0', a write operation is selected and the next two bytes received are interpreted as the array address. The Most Significant address bits are transferred first, followed by the Least Significant bits, and are shifted directly into the internal Address Pointer. The Address Pointer determines where in the SRAM array the next read or write operation begins.

Data is stored into the SRAM array as soon as it is received, specifically on the rising edge of SCL during each Acknowledge bit. If a write operation is aborted for any reason, all received data will already be stored in SRAM, except for the last data byte if the rising edge of SCL during the Acknowledge for that byte has not yet been reached.

> **Note:** If an attempt is made to write to a protected portion of the array, the device will not respond with an Acknowledge after the data byte is received, the current operation will be terminated without incrementing the Address Pointer, and any data transmitted on the SDA line will be ignored until a new operation is begun with a Start condition.

4.3.1.1 Byte Write

After the 47L64 has received the 2-byte array address, responding with an Acknowledge after each address byte, the master device will transmit the data byte to be written into the addressed memory location. The 47L64 acknowledges again and the master generates a Stop condition (Figure 4-4). The data byte is latched into the SRAM array on the rising edge of SCL during the Acknowledge.

After a byte write command, the internal Address Pointer will point to the address location following the location that was just written.

4.3.1.2 Sequential Write

To write multiple data bytes in a single operation, the SRAM write control byte, array address, and the first data byte are transmitted to the 47L64 in the same way as for a byte write. However, instead of generating a Stop condition, the master transmits additional data bytes (Figure 4-5). Upon receipt of each byte, the 47L64 responds with an Acknowledge, during which the data is latched into the SRAM array on the rising edge of SCL, and the Address Pointer is incremented by one. Sequential write operations are limited to the address 0x1FFF, and if the master should transmit enough bytes further, the Address Pointer will roll over to 0x0000 and continue writing. There is no limit to the number of bytes that can be written in a single command.

In the event that the WP pin is set high, writes to addresses in the upper 1/4 portion of the array will not be allowed. Attempts to write in that region will receive an ACK response from the device for the address bytes, but will receive a NACK for data bytes written (see Table 4-1).

FIGURE 4-4: **SRAM BYTE WRITE**

BUS ACTIVITY MASTER

START

CONTROL BYTE

ADDRESS HIGH BYTE

ADDRESS LOW BYTE

DATA

STOP

SDA LINE

S 1 0 1 0 A2 A1 1 0   X X X   P

BUS ACTIVITY

ACK   ACK   ACK   ACK

DATA LATCHED INTO SRAM

X = Don't Care

FIGURE 4-5: **SRAM SEQUENTIAL WRITE**

BUS ACTIVITY MASTER

START

CONTROL BYTE

ADDRESS HIGH BYTE

ADDRESS LOW BYTE

DATA BYTE 0

DATA BYTE N

STOP

SDA LINE

S 1 0 1 0 A2 A1 1 0   X X X   P

BUS ACTIVITY

ACK   ACK   ACK   ACK   ACK

DATA LATCHED INTO SRAM

X = Don't Care

4.3.2 READ OPERATION

When the SRAM array is selected and the R/W̄ bit is set to '1', a read operation is selected. For read operations, the array address is not transmitted, instead, the internal Address Pointer is used to determine where the read starts.

During read operations, the master device generates the Acknowledge bit after each data byte, and it is this bit which determines whether the operation will continue or end. A '0' (Acknowledge) bit requests more data and continues the read, while a '1' (No Acknowledge) bit ends the read operation.

4.3.2.1 Current Address Read

The current address read operation relies on the current value of the Address Pointer to determine from where to start reading. The Address Pointer is automatically incremented after each data byte is read or written. Therefore, if the previous access was to address n (where n is any legal address), the next current address read operation would access data beginning with address n+1.

Upon receipt of the control byte with the R/W̄ bit set to '1', the 47L64 issues an Acknowledge and transmits the 8-bit data byte. The master will not acknowledge the transfer, but does generate a Stop condition and the 47L64 discontinues transmission (Figure 4-6).

FIGURE 4-6: SRAM CURRENT ADDRESS READ

4.3.2.2 Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the Address Pointer must be set. This is done by sending the array address to the 47L64 as part of a write operation (R/W̄ bit set to '0'). After the array address is sent, the master generates a Start condition following the Acknowledge. This terminates the write operation, but not before the Address Pointer has been set. Then, the master issues the SRAM control byte again but with the R/W̄ bit set to a '1'. The 47L64 will then issue an Acknowledge and transmit the 8-bit data byte. The master will not Acknowledge the transfer but does generate a Stop condition, which causes the 47L64 to discontinue transmission (Figure 4-7). After a random read operation, the Address Pointer will point to the address location following the one that was just read.

4.3.2.3 Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 47L64 transmits the first data byte, the master issues an Acknowledge as opposed to the Stop condition used in a random read. The Acknowledge directs the 47L64 to transmit the next sequentially addressed 8-bit byte (Figure 4-8). Following the final byte transmitted to the master, the master will NOT generate an Acknowledge but will generate a Stop condition. To provide sequential reads, the 47L64 increments the internal Address Pointer by one after the transfer of each data byte. This allows the entire memory contents to be serially read during one operation. The Address Pointer will automatically roll over at the end of the array to address 0x0000 after the last data byte in the array has been transferred.

FIGURE 4-7: SRAM RANDOM READ

FIGURE 4-8: **SRAM SEQUENTIAL READ**

5.0 PACKAGING INFORMATION

5.1 Package Marking Information

8-Lead SOIC (3.90 mm)

```
XXXXXXXX
XXXXYYWW
 ○    Ⓜ NNN
```

Example

```
   47L64
SN (e3)1849
 ○   Ⓜ 13F
```

8-Lead 2x3 TDFN

```
XXX
YWW
 NN
 •
```

Example

```
EK4
849
 13
 •
```

1st Line Marking		
Part No.	SOIC	TDFN
47L64	47L64	EK4

Legend:		
	XX...X	Part number or part number code
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code (2 characters for small packages)
	(e3)	JEDEC® designator for Matte Tin (Sn)

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

TOP VIEW

SIDE VIEW

VIEW A–A

VIEW C

Microchip Technology Drawing No. C04-057-SN Rev E Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	e		1.27 BSC	
Overall Height	A	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E		6.00 BSC	
Molded Package Width	E1		3.90 BSC	
Overall Length	D		4.90 BSC	
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	c	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
      REF: Reference Dimension, usually without tolerance, for information purposes only.
5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev E Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	C		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

    BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev E

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN]
With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

> **Note:** For the most current package drawings, please see the Microchip Packaging Specification located at
> http://www.microchip.com/packaging

TOP VIEW

SIDE VIEW

BOTTOM VIEW

Microchip Technology Drawing No. C04-129-MN Rev E Sheet 1 of 2

**8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN]
With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)**

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

	Units		MILLIMETERS		
	Dimension Limits		MIN	NOM	MAX
Number of Pins	N			8	
Pitch	e			0.50 BSC	
Overall Height	A		0.70	0.75	0.80
Standoff	A1		0.00	0.02	0.05
Contact Thickness	A3			0.20 REF	
Overall Length	D			2.00 BSC	
Overall Width	E			3.00 BSC	
Exposed Pad Length	D2		1.35	1.40	1.45
Exposed Pad Width	E2		1.25	1.30	1.35
Contact Width	b		0.20	0.25	0.30
Contact Length	L		0.25	0.30	0.45
Contact-to-Exposed Pad	K		0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated

4. Dimensioning and tolerancing per ASME Y14.5M

    BSC: Basic Dimension. Theoretically exact value shown without tolerances.

    REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129-MN Rev E Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN]
With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note:	For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	X2			1.60
Optional Center Pad Length	Y2			1.50
Contact Pad Spacing	C		2.90	
Contact Pad Width (X8)	X1			0.25
Contact Pad Length (X8)	Y1			0.85
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
      BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing No. C04-129-MN Rev. B

APPENDIX A: REVISION HISTORY

Revision B (01/2020)

Updated V_{CAP} Capacitor values and Section 2.4 Write-Protect Input; Updated Section 4.1.1.5.

Revision A (03/2019)

Initial release of the document.

THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X][1]	X	/XX	XXX
Device	Tape and Reel Option	Temperature Range	Package	Pattern

Device: 47L64 = 64 Kbit I^{2}C EERAM

Tape and Reel Option:
Blank = Standard packaging (tube or tray)
T = Tape and Reel[1]

Temperature Range:
I = -40°C to +85°C (Industrial)

Package:
SN = Plastic Small Outline - Narrow, 3.90 mm Body, 8-lead (SOIC)
MNY = Plastic Dual Flat, No Lead Package - 2x3x0.8 mm Body, 8-lead (TDFN)

Examples:

a) 47L64T-I/SN = Tape and Reel, Industrial temp., SOIC package,

b) 47L64-I/SN = Industrial temp., SOIC package

c) 47L64T-I/MNY = Tape and Reel, Industrial temp., TDFN package

Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.

- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

- Microchip is willing to work with the customer who is concerned about the integrity of their code.

- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Trademarks

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/support
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880- 3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Microchip](#):
  [47L64T-I/SN](#)