

PIC24FJ256GB210 Family Data Sheet

64/100-Pin, 16-Bit Flash Microcontrollers with USB On-The-Go (OTG)

© 2010 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-60932-209-0

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



64/100-Pin, 16-Bit Flash Microcontrollers with USB On-The-Go (OTG)

Universal Serial Bus Features:

- · USB v2.0 On-The-Go (OTG) Compliant
- Dual Role Capable Can act as either Host or Peripheral
- Low-Speed (1.5 Mbps) and Full-Speed (12 Mbps) USB Operation in Host mode
- Full-Speed USB Operation in Device mode
- High-Precision PLL for USB
- · Supports up to 32 Endpoints (16 bidirectional):
- USB module can use the internal RAM location from 0x800 to 0xFFFF as USB endpoint buffers
- On-Chip USB Transceiver with Interface for Off-Chip Transceiver
- Supports Control, Interrupt, Isochronous and Bulk Transfers
- On-Chip Pull-up and Pull-Down Resistors

Peripheral Features:

- Enhanced Parallel Master Port/Parallel Slave Port (EPMP/PSP):
 - Direct access from CPU with an Extended Data Space (EDS) interface
 - 4, 8 and 16-bit wide data bus
 - Up to 23 programmable address lines
 - Up to 2 chip select lines
 - Up to 2 Acknowledgement lines (one per chip select)
 - Programmable address/data multiplexing
 - Programmable address and data Wait states
 - Programmable polarity on control signals

Peripheral Features (Continued):

- Peripheral Pin Select:
 Up to 44 available pins (100-pin devices)
- Three 3-Wire/4-Wire SPI modules (supports 4 Frame modes)
- Three I²C[™] modules Supporting Multi-Master/Slave modes and 7-Bit/10-Bit Addressing
- Four UART modules:
 Supports RS-485, RS-232, LIN/J2602 protocols and IrDA[®]
- Five 16-Bit Timers/Counters with Programmable
 Prescaler
- Nine 16-Bit Capture Inputs, each with a Dedicated Time Base
- Nine 16-Bit Compare/PWM Outputs, each with a Dedicated Time Base
- Hardware Real-Time Clock and Calendar (RTCC)
- Enhanced Programmable Cyclic Redundancy Check (CRC) Generator
- · Up to 5 External Interrupt Sources

				R	emappa	able Per	ipheral	s							
PIC24FJ Device	Pins	Program Memory (bytes)	SRAM (bytes)	Remappable Pins	16-Bit Timers	IC/OC PWM	UART w/IrDA [®]	IdS	I²C ™	10-Bit A/D (ch)	Comparators	СТМИ	dSd/dWd3	RTCC	USB OTG
PIC24FJ128GB206	64	128K	96K	29	5	9/9	4	3	3	16	3	Y	Y	Y	Y
PIC24FJ256GB206	64	256K	96K	29	5	9/9	4	3	3	16	3	Y	Y	Y	Y
PIC24FJ128GB210	100/121	128K	96K	44	5	9/9	4	3	3	24	3	Y	Y	Y	Y
PIC24FJ256GB210	100/121	256K	96K	44	5	9/9	4	3	3	24	3	Y	Y	Y	Y

High-Performance CPU

- Modified Harvard Architecture
- · Up to 16 MIPS Operation at 32 MHz
- 8 MHz Internal Oscillator
- 17-Bit x 17-Bit Single-Cycle Hardware Multiplier
- 32-Bit by 16-Bit Hardware Divider
- 16 x 16-Bit Working Register Array
- C Compiler Optimized Instruction Set Architecture with Flexible Addressing modes
- Linear Program Memory Addressing, up to 12 Mbytes
- Data Memory Addressing, up to 16 Mbytes:
 - 2K SFR space
 - 30K linear data memory
 - 66K extended data memory
 - Remaining (from 16 Mbytes) memory (external) can be accessed using extended data Memory (EDS) and EPMP (EDS is divided into 32-Kbyte pages)
- Two Address Generation Units for Separate Read and Write Addressing of Data Memory

Power Management:

- On-Chip Voltage Regulator of 1.8V
- · Switch between Clock Sources in Real Time
- Idle, Sleep and Doze modes with Fast Wake-up and Two-Speed Start-up
- Run Mode: 800 μA/MIPS, 3.3V Typical
- + Sleep mode Current Down to 20 $\mu\text{A},$ 3.3V Typical
- Standby Current with 32 kHz Oscillator: 22 $\mu\text{A},$ 3.3V Typical


Analog Features:

- 10-Bit, up to 24-Channel Analog-to-Digital (A/D) Converter at 500 ksps:
 - Operation is possible in Sleep mode
 - Band gap reference input feature
- Three Analog Comparators with Programmable
 Input/Output Configuration
- Charge Time Measurement Unit (CTMU):
 - Supports capacitive touch sensing for touch screens and capacitive switches
 - Minimum time measurement setting at 100 ps
- Available LVD Interrupt VLVD Level

Special Microcontroller Features:

- Operating Voltage Range of 2.2V to 3.6V
- 5.5V Tolerant Input (digital pins only)
- Configurable Open-Drain Outputs on Digital I/O Ports
- High-Current Sink/Source (18 mA/18 mA) on all I/O Ports
- Selectable Power Management modes:
- Sleep, Idle and Doze modes with fast wake-up
- Fail-Safe Clock Monitor (FSCM) Operation:
- Detects clock failure and switches to on-chip, FRC oscillator
- On-Chip LDO Regulator
- Power-on Reset (POR) and Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Flexible Watchdog Timer (WDT) with On-Chip Low-Power RC Oscillator for Reliable Operation
- In-Circuit Serial Programming[™] (ICSP[™]) and In-Circuit Debug (ICD) via 2 Pins
- JTAG Boundary Scan Support
- Flash Program Memory:
 - 10,000 erase/write cycle endurance (minimum)
 - 20-year data retention minimum
 - Selectable write protection boundary
 - Self-reprogrammable under software control
 - Write protection option for Configuration Words

Pin Diagram (64-Pin TQFP/QFN)




Pin	Function	Pin	Function
1	PMD5/CN63/RE5	33	RP16/USBID/CN71/RF3
2	SCL3/PMD6/CN64/RE6	34	VBUS/RF7
3	SDA3/PMD7/CN65/RE7	35	Vusb
4	C1IND/RP21/PMA5/CN8/RG6	36	D-/CN84/RG3
5	C1INC/RP26/PMA4/CN9/RG7	37	D+/CN83/RG2
6	C2IND/RP19/PMA3/CN10/RG8	38	Vdd
7	MCLR	39	OSCI/CLKI/CN23/RC12
8	C2INC/RP27/PMA2/CN11/RG9	40	OSCO/CLKO/CN22/RC15
9	Vss	41	Vss
10	Vdd	42	RTCC/DMLN/ RP2 /CN53/RD8
11	PGEC3/AN5/C1INA/VBUSON/RP18/CN7/RB5	43	DPLN/SDA1/ RP4 /PMACK2/CN54/RD9
12	PGED3/AN4/C1INB/USBOEN/RP28/CN6/RB4	44	SCL1/ RP3 /PMA15/PMCS2 ⁽¹⁾ /CN55/RD10
13	AN3/C2INA/VPIO/CN5/RB3	45	RP12/PMA14/PMCS1 ⁽¹⁾ /CN56/RD11
14	AN2/C2INB/VMIO/RP13/CN4/RB2	46	DMH/ RP11 /INT0/CN49/RD0
15	PGEC1/AN1/VREF-/ RP1 /CN3/RB1	47	SOSCI/C3IND/CN1/RC13
16	PGED1/AN0/VREF+/PMA6/ RP0 /CN2/RB0	48	SOSCO/SCLKI/T1CK/C3INC/RPI37/CN0/RC14
17	PGEC2/AN6/ RP6 /CN24/RB6	49	VCPCON/RP24/VBUSCHG/CN50/RD1
18	PGED2/AN7/ RP7 /RCV/CN25/RB7	50	DPH/ RP23 /PMACK1/CN51/RD2
19	AVdd	51	RP22/PMBE0/CN52/RD3
20	AVss	52	RP25/PMWR/CN13/RD4
21	AN8/ RP8 /CN26/RB8	53	RP20/PMRD/CN14/RD5
22	AN9/ RP9 /PMA7/CN27/RB9	54	C3INB/CN15/RD6
23	TMS/CVREF/AN10/PMA13/CN28/RB10	55	C3INA/SESSEND/CN16/RD7
24	TDO/AN11/PMA12/CN29/RB11	56	VCAP
25	Vss	57	ENVREG
26	Vdd	58	VBUSST/VCMPST1/VBUSVLD/CN68/RF0
27	TCK/AN12/CTEDG2/PMA11/CN30/RB12	59	VCMPST2/SESSVLD/CN69/RF1
28	TDI/AN13/CTEDG1/PMA10/CN31/RB13	60	PMD0/CN58/RE0
29	AN14/CTPLS/ RP14 /PMA1/CN32/RB14	61	PMD1/CN59/RE1
30	AN15/RP29/REFO/PMA0/CN12/RB15	62	PMD2/CN60/RE2
31	SDA2/ RP10 /PMA9/CN17/RF4	63	PMD3/CN61/RE3
32	SCL2/ RP17 /PMA8/CN18/RF5	64	PMD4/CN62/RE4
Leaend:	RPn and RPIn represent remappable pins for Peripheral Pin	Soloot fun	otiono

TABLE 1: COMPLETE PIN FUNCTION DESCRIPTIONS FOR 64-PIN DEVICES

Legend: RPn and RPIn represent remappable pins for Peripheral Pin Select functions.

Note 1: Pin assignment for PMCSx when CSF<1:0> are not equal to '00'.

Pin Diagram (100-Pin TQFP)



Pin	Function	Pin	Function
1	CN82/RG15	41	AN12/PMA11/CTEDG2/CN30/RB12
2	VDD	42	AN13/PMA10/CTEDG1/CN31/RB13
3	PMD5/CN63/RE5		AN14/CTPLS/RP14/PMA1/CN32/RB14
4	SCL3/PMD6/CN64/RE6	44	AN15/REFO/RP29/PMA0/CN12/RB15
5	SDA3/PMD7/CN65/RE7	45	Vss
6	RPI38/CN45/RC1	46	VDD
7	RPI39/CN46/RC2	47	RPI43/CN20/RD14
8	RPI40/CN47/RC3	48	RP5/CN21/RD15
9	AN16/RPI41/PMCS2/PMA22 ⁽²⁾ /CN48/RC4	49	RP10/PMA9/CN17/RF4
10	AN17/C1IND/RP21/PMA5/PMA18 ⁽²⁾ /CN8/RG6	50	RP17/PMA8/CN18/RF5
11	AN18/C1INC/RP26/PMA4/PMA20 ⁽²⁾ /CN9/RG7	51	RP16/USBID/CN71/RF3
12	AN19/C2IND/RP19/PMA3/PMA21 ⁽²⁾ /CN10/RG8	52	RP30/CN70/RF2
13	MCLR	53	RP15/CN74/RF8
14	AN20/C2INC/RP27/PMA2/CN11/RG9	54	VBUS/CN73/RF7
15	Vss	55	Vusb
16	VDD	56	D-/CN84/RG3
17	TMS/CN33/RA0	57	D+/CN83/RG2
18	RPI33/PMCS1/CN66/RE8	58	SCL2/CN35/RA2
19	AN21/RPI34/PMA19/CN67/RE9	59	SDA2/PMA20/PMA4 ⁽²⁾ /CN36/RA3
20	PGEC3/AN5/C1INA/VBUSON/RP18/CN7/RB5	60	TDI/PMA21/PMA3 ⁽²⁾ /CN37/RA4
21	PGED3/AN4/C1INB/USBOEN/RP28/CN6/RB4	61	TDO/CN38/RA5
22	AN3/C2INA/VPIO/CN5/RB3	62	VDD
23	AN2/C2INB/VMIO/RP13/CN4/RB2	63	OSCI/CLKI/CN23/RC12
24	PGEC1/AN1/VREF- ⁽¹⁾ /RP1/CN3/RB1	64	OSCO/CLKO/CN22/RC15
25	PGED1/AN0/VREF+ ⁽¹⁾ / RP0 /CN2/RB0	65	Vss
26	PGEC2/AN6/ RP6 /CN24/RB6	66	SCL1/ RPI36 /PMA22/PMCS2 ⁽²⁾ /CN43/RA14
27	PGED2/AN7/ RP7 /RCV/CN25/RB7	67	SDA1/RPI35/PMBE1/CN44/RA15
28	VREF-/PMA7/CN41/RA9	68	DMLN/RTCC/ RP2 /CN53/RD8
29	VREF+/PMA6/CN42/RA10	69	DPLN/ RP4 /PMACK2/CN54/RD9
30	AVDD	70	RP3/PMA15/PMCS2 ⁽³⁾ /CN55/RD10
31	AVss	71	RP12/PMA14/PMCS1 ⁽³⁾ /CN56/RD11
32	AN8/ RP8 /CN26/RB8	72	DMH/RP11/INT0/CN49/RD0
33	AN9/ RP9 /CN27/RB9	73	SOSCI/C3IND/CN1/RC13
34	AN10/CVREF/PMA13/CN28/RB10	74	SOSCO/SCLKI/T1CK/C3INC/RPI37/CN0/RC14
35	AN11/PMA12/CN29/RB11	75	Vss
36	Vss	76	VCPCON/RP24/VBUSCHG/CN50/RD1
37	VDD	77	DPH/ RP23 /PMACK1/CN51/RD2
38	TCK/CN34/RA1	78	RP22/PMBE0/CN52/RD3
39	RP31/CN76/RF13	79	RPI42/PMD12/CN57/RD12
40	RPI32/PMA18/PMA5 ⁽²⁾ /CN75/RF12	80	PMD13/CN19/RD13

TABLE 2: **COMPLETE PIN FUNCTION DESCRIPTIONS FOR 100-PIN DEVICES**

Legend: RPn and RPIn represent remappable pins for Peripheral Pin Select (PPS) functions. Note

Alternate pin assignments for VREF+ and VREF- when the ALTVREF Configuration bit is programmed. 1:

2: Alternate pin assignments for EPMP when the ALTPMP Configuration bit is programmed (only in 100-pin devices).

Pin assignment for PMCSx when CSF<1:0> is not equal to '00'. 3:

TABLE 2: COMPLETE PIN FUNCTION DESCRIPTIONS FOR 100-PIN DEVICES (CONTINUED)

Pin	Function		Function
81	RP25/PMWR/CN13/RD4	91	AN23/CN39/RA6
82	82 RP20 /PMRD/CN14/RD5		AN22/PMA17/CN40/RA7
83	83 C3INB/PMD14/CN15/RD6		PMD0/CN58/RE0
84	C3INA/SESSEND/PMD15/CN16/RD7	94	PMD1/CN59/RE1
85	VCAP	95	PMA16/CN81/RG14
86	ENVREG	96	CN79/RG12
87	VBUSST/VCMPST1/VBUSVLD/PMD11/CN68/RF0	97	CN80/RG13
88	VCMPST2/SESSVLD/PMD10/CN69/RF1	98	PMD2/CN60/RE2
89	PMD9/CN78/RG1	99	PMD3/CN61/RE3
90	PMD8/CN77/RG0	100	PMD4/CN62/RE4

Legend:

RPn and RPIn represent remappable pins for Peripheral Pin Select (PPS) functions. Note

1: Alternate pin assignments for VREF+ and VREF- when the ALTVREF Configuration bit is programmed.

Alternate pin assignments for EPMP when the ALTPMP Configuration bit is programmed (only in 100-pin devices). 2:

Pin assignment for PMCSx when CSF<1:0> is not equal to '00'. 3:

Pin Diagram – Top View (121-Pin BGA)⁽¹⁾

	1	2	3	4	5	6	7	8	9	10	11
A	ORE4	RE3	RG13	O RE0	ORG0	RF1		O N/C	RD12	RD2	ORD1
в	O N/C	RG15	RE2	O RE1	O RA7	O RF0	O Vcap	RD5	RD3	O Vss	O RC14
с	e RE6	O Vdd	RG12	O RG14	O RA6	O N/C	O RD7	RD4	O VDD	O RC13	RD11
D	RC1	RE7	RE5	O Vss	O Vss	O N/C	O RD6	RD13	RD0	O n/c	RD10
Е	O RC4	RC3	O RG6	RC2	O Vdd	ORG1	O N/C	ORA15	RD8	RD9	RA14
F		O RG8	O RG9	O RG7	O Vss	O n/c	O N/C	O Vdd	O OSCI/ RC12	O Vss	O OSCO/ RC15
G	RE8	O RE9	RA0	O N/C	O Vdd	O Vss	O Vss	O N/C	RA5	RA3	O RA4
н	O PGEC3/ RB5	O PGED3/ RB4	O Vss	O Vdd	O N/C	O Vdd	O n/c	O VBUS/RF7	O Vusb	O D+/RG2	RA2
J	O RB3	O RB2	O PGED2/RB7	O AVDD	O RB11	RA1	O RB12	O N/C	O N/C	RF8	O D-/RG3
к	O PGEC1/ RB1	O PGED1/ RB0	O RA10	O RB8	O N/C	RF12	O RB14	O Vdd	RD15	USBID/ RF3	RF2
L	O PGEC2/ RB6	O RA9	O AVss	O RB9	O RB10	O RF13	O RB13	O RB15	R D14	RF4	RF5

Note 1: See Table 3 for complete functional pinout descriptions.

Legend: RPn and **RPIn** represent remappable pins for Peripheral Pin Select functions. Shaded pins indicate pins tolerant to up to +5.5V.

PMD4/CN62/RE4 PMD3/CN61/RE3 PMD3/CN61/RE3 PMD3/CN61/RE3 PMD0/CN58/RE0 PMD8/CN77/RG0 /CMPST2/SESSVLD/PMD10/CN69/RF1 ENVREG V/C RPI42/PMD12/CN57/RD12 PPH/RP23/PMACK1/CN51/RD2 /CPCON/RP24/VBUSCHG/CN50/RD1 V/C PMD2/CN60/RE2 PMD1/CN59/RE1 N22/PMA17/CN40/RA7 //BUSST/VCMPST1/VBUSVLD/PMD11/CN68/RE0	E5 E6 E7 E8 E9 E10 E11 F1 F1 F2 F3 F4 F5 F6 F7 F8	VDD PMD9/CN78/RG1 N/C SDA1/RPI35/PMBE1/CN44/RA15 DMLN/RTCC/RP2/CN53/RD8 DPLN/RP4/PMACK2/CN54/RD9 SCL1/RPI36/PMA22/PMCS2 ⁽²⁾ /CN43/RA14 MCLR AN19/C2IND/RP19/PMA3/PMA21 ⁽²⁾ /CN10/RG8 AN20/C2INC/RP27/PMA2/CN11/RG9 AN18/C1INC/RP26/PMA4/PMA20 ⁽²⁾ /CN9/RG7 Vss N/C
CN80/RG13 PMD0/CN58/RE0 PMD8/CN77/RG0 /cmpst2/SESSVLD/PMD10/CN69/RF1 ENVREG V/C RPI42/PMD12/CN57/RD12 DPH/RP23/PMACK1/CN51/RD2 /cpcon/RP24/VBuschg/CN50/RD1 V/C EN82/RG15 PMD1/CN59/RE1 AN22/PMA17/CN40/RA7	E7 E8 E9 E10 E11 F1 F2 F3 F4 F5 F6 F7	N/C SDA1/ RPI35 /PMBE1/CN44/RA15 DMLN/RTCC/ RP2 /CN53/RD8 DPLN/ RP4 /PMACK2/CN54/RD9 SCL1/ RPI36 /PMA22/PMCS2 ⁽²⁾ /CN43/RA14 MCLR AN19/C2IND/ RP19 /PMA3/PMA21 ⁽²⁾ /CN10/RG8 AN20/C2INC/ RP27 /PMA2/CN11/RG9 AN18/C1INC/ RP26 /PMA4/PMA20 ⁽²⁾ /CN9/RG7 Vss N/C
PMD0/CN58/RE0 PMD8/CN77/RG0 /cmpst2/SESSVLD/PMD10/CN69/RF1 ENVREG V/C RPI42/PMD12/CN57/RD12 DPH/RP23/PMACK1/CN51/RD2 /cpcon/RP24/VBuschg/CN50/RD1 V/C ENVREG /model PMD2/CN60/RE2 PMD1/CN59/RE1 NN22/PMA17/CN40/RA7	E8 E9 E10 F1 F2 F3 F4 F5 F6 F7	SDA1/RPI35/PMBE1/CN44/RA15 DMLN/RTCC/RP2/CN53/RD8 DPLN/RP4/PMACK2/CN54/RD9 SCL1/RPI36/PMA22/PMCS2 ⁽²⁾ /CN43/RA14 MCLR AN19/C2IND/RP19/PMA3/PMA21 ⁽²⁾ /CN10/RG8 AN20/C2INC/RP27/PMA2/CN11/RG9 AN18/C1INC/RP26/PMA4/PMA20 ⁽²⁾ /CN9/RG7 Vss N/C
PMD8/CN77/RG0 /cmpst2/SESSVLD/PMD10/CN69/RF1 ENVREG //C RPI42/PMD12/CN57/RD12 DPH/RP23/PMACK1/CN51/RD2 /cPccon/RP24/VBUSCHG/CN50/RD1 //C CN82/RG15 PMD2/CN60/RE2 PMD1/CN59/RE1 NN22/PMA17/CN40/RA7	E9 E10 E11 F1 F2 F3 F4 F5 F6 F7	DMLN/RTCC/ RP2 /CN53/RD8 DPLN/ RP4 /PMACK2/CN54/RD9 SCL1/ RP136 /PMA22/PMCS2 ⁽²⁾ /CN43/RA14 MCLR AN19/C2IND/ RP19 /PMA3/PMA21 ⁽²⁾ /CN10/RG8 AN20/C2INC/ RP27 /PMA2/CN11/RG9 AN18/C1INC/ RP26 /PMA4/PMA20 ⁽²⁾ /CN9/RG7 VSS N/C
/CMPST2/SESSVLD/PMD10/CN69/RF1 ENVREG V/C RPI42/PMD12/CN57/RD12 DPH/RP23/PMACK1/CN51/RD2 /CPCON/RP24/VBUSCHG/CN50/RD1 V/C CN82/RG15 PMD2/CN60/RE2 PMD1/CN59/RE1 NN22/PMA17/CN40/RA7	E10 E11 F1 F2 F3 F4 F5 F6 F7	DPLN/ RP4 /PMACK2/CN54/RD9 SCL1/ RPI36 /PMA22/PMCS2 ⁽²⁾ /CN43/RA14 <u>MCLR</u> AN19/C2IND/ RP19 /PMA3/PMA21 ⁽²⁾ /CN10/RG8 AN20/C2INC/ RP27 /PMA2/CN11/RG9 AN18/C1INC/ RP26 /PMA4/PMA20 ⁽²⁾ /CN9/RG7 VSS N/C
ENVREG V/C RPI42/PMD12/CN57/RD12 DPH/RP23/PMACK1/CN51/RD2 //CC CN82/RG15 PMD2/CN60/RE2 PMD1/CN59/RE1 AN22/PMA17/CN40/RA7	E11 F1 F2 F3 F4 F5 F6 F7	SCL1/RPI36/PMA22/PMCS2 ⁽²⁾ /CN43/RA14 MCLR AN19/C2IND/RP19/PMA3/PMA21 ⁽²⁾ /CN10/RG8 AN20/C2INC/RP27/PMA2/CN11/RG9 AN18/C1INC/RP26/PMA4/PMA20 ⁽²⁾ /CN9/RG7 Vss N/C
V/C RPI42/PMD12/CN57/RD12 DPH/RP23/PMACK1/CN51/RD2 /CPCON/RP24/VBUSCHG/CN50/RD1 V/C CN82/RG15 PMD2/CN60/RE2 PMD1/CN59/RE1 AN22/PMA17/CN40/RA7	F1 F2 F3 F4 F5 F6 F7	MCLR AN19/C2IND/RP19/PMA3/PMA21 ⁽²⁾ /CN10/RG8 AN20/C2INC/RP27/PMA2/CN11/RG9 AN18/C1INC/RP26/PMA4/PMA20 ⁽²⁾ /CN9/RG7 Vss N/C
RPI42/PMD12/CN57/RD12 DPH/RP23/PMACK1/CN51/RD2 /CPCON/RP24/VBUSCHG/CN50/RD1 I/C DN82/RG15 PMD2/CN60/RE2 PMD1/CN59/RE1 NN22/PMA17/CN40/RA7	F2 F3 F4 F5 F6 F7	AN19/C2IND/ RP19 /PMA3/PMA21 ⁽²⁾ /CN10/RG8 AN20/C2INC/ RP27 /PMA2/CN11/RG9 AN18/C1INC/ RP26 /PMA4/PMA20 ⁽²⁾ /CN9/RG7 Vss N/C
DPH/ RP23 /PMACK1/CN51/RD2 /CPCON/ RP24 /VBUSCHG/CN50/RD1 //C CN82/RG15 PMD2/CN60/RE2 PMD1/CN59/RE1 AN22/PMA17/CN40/RA7	F3 F4 F5 F6 F7	AN20/C2INC/ RP27 /PMA2/CN11/RG9 AN18/C1INC/ RP26 /PMA4/PMA20 ⁽²⁾ /CN9/RG7 Vss N/C
/CPCON/ RP24 /VBUSCHG/CN50/RD1 V/C CN82/RG15 PMD2/CN60/RE2 PMD1/CN59/RE1 AN22/PMA17/CN40/RA7	F4 F5 F6 F7	AN18/C1INC/ RP26 /PMA4/PMA20 ⁽²⁾ /CN9/RG7 Vss N/C
V/C CN82/RG15 PMD2/CN60/RE2 PMD1/CN59/RE1 N22/PMA17/CN40/RA7	F5 F6 F7	Vss N/C
CN82/RG15 PMD2/CN60/RE2 PMD1/CN59/RE1 N22/PMA17/CN40/RA7	F6 F7	N/C
2MD2/CN60/RE2 2MD1/CN59/RE1 2N22/PMA17/CN40/RA7	F7	
2MD1/CN59/RE1 N22/PMA17/CN40/RA7		N/C
N22/PMA17/CN40/RA7	F8	-
		VDD
	F9	OSCI/CLKI/CN23/RC12
	F10	Vss
/сар	F11	OSCO/CLKO/CN22/RC15
RP20/PMRD/CN14/RD5	G1	RPI33/PMCS1/CN66/RE8
RP22/PMBE0/CN52/RD3	G2	AN21/RPI34/PMA19/CN67/RE9
/ss	G3	TMS/CN33/RA0
SOSCO/SCLKI/T1CK/C3INC/RPI37/CN0/RC14	G4	N/C
SCL3/PMD6/CN64/RE6	G5	VDD
/DD	G6	Vss
/SYNC/CN79/RG12	G7	Vss
PMA16/CN81/RG14	G8	N/C
N23/CN39/RA6	G9	TDO/CN38/RA5
I/C	G10	SDA2/PMA20/PMA4 ⁽²⁾ /CN36/RA3
C3INA/SESSEND/PMD15/CN16/RD7	G11	TDI/PMA21/PMA3 ⁽²⁾ /CN37/RA4
RP25/PMWR/CN13/RD4	H1	PGEC3/AN5/C1INA/VBUSON/RP18/CN7/RB5
/DD	H2	PGED3/AN4/C1INB/USBOEN/RP28/CN6/RB4
SOSCI/C3IND/CN1/RC13	H3	Vss
RP12/PMA14/PMCS1 ⁽³⁾ /CN56/RD11	H4	Vdd
RPI38/CN45/RC1	H5	N/C
DA3/PMD7/CN65/RE7	H6	Vdd
PMD5/CN63/RE5	H7	N/C
/ss	H8	VBUS/CN73/RF7
/ss	H9	Vusb
1/C	H10	D+/CN83/RG2
C3INB/PMD14/CN15/RD6		SCL2/CN35/RA2
PMD13/CN19/RD13		AN3/C2INA/VPIO/CN5/RB3
DMH/ RP11 /INT0/CN49/RD0		AN2/C2INB/VMIO/ RP13 /CN4/RB2
V/C		PGED2/AN7/ RP7 /RCV/CN25/RB7
RP3/PMA15/PMCS2 ⁽³⁾ /CN55/RD10		AVDD
N16/ RPI41 /PMCS2/PMA22 ⁽²⁾ /CN48/RC4		AN11/PMA12/CN29/RB11
		TCK/CN34/RA1
		AN12/PMA11/CTEDG2/CN30/RB12
	J8	
	MA16/CN81/RG14 N23/CN39/RA6 /C 3INA/SESSEND/PMD15/CN16/RD7 P25 /PMWR/CN13/RD4 DD OSCI/C3IND/CN1/RC13 P12 /PMA14/PMCS1 ⁽³⁾ /CN56/RD11 P138 /CN45/RC1 DA3/PMD7/CN65/RE7 MD5/CN63/RE5 SS SS (/C 3INB/PMD14/CN15/RD6 MD13/CN19/RD13 MH/ RP11 /INT0/CN49/RD0 /C P3 /PMA15/PMCS2 ⁽³⁾ /CN55/RD10	MA16/CN81/RG14 G8 N23/CN39/RA6 G9 /C G10 3INA/SESSEND/PMD15/CN16/RD7 G11 P25/PMWR/CN13/RD4 H1 DD H2 OSCI/C3IND/CN1/RC13 H3 P12/PMA14/PMCS1 ⁽³⁾ /CN56/RD11 H4 P138/CN45/RC1 H5 DA3/PMD7/CN65/RE7 H6 MD5/CN63/RE5 H7 SS H8 SS H9 /C J1 MD13/CN19/RD13 J1 MH/RP11/INT0/CN49/RD0 J2 /C J3 P3/PMA15/PMCS2 ⁽³⁾ /CN55/RD10 J4 N16/RP141/PMCS2/PMA22 ⁽²⁾ /CN48/RC4 J5 P140/CN47/RC3 J6

Legend: Note

1:

RPn and **RPIn** represent remappable pins for Peripheral Pin Select functions. Alternate pin assignments for VREF+ and VREF- when the ALTVREF Configuration bit is programmed. Alternate pin assignments for EPMP when the ALTPMP Configuration bit is programmed (only in 100-pin devices). 2:

3: Pin assignment for PMCSx when CSF<1:0> is not equal to '00'.

TABLE 3: COMPLETE PIN FUNCTION DESCRIPTIONS FOR 121-PIN (BGA) DEVICES (CONTINUED)

Pin	Function		Function
J9	N/C	L1	PGEC2/AN6/ RP6 /CN24/RB6
J10	RP15/CN74/RF8	L2	VREF- ⁽¹⁾ /PMA7/CN41/RA9
J11	11 D-/CN84/RG3		AVSS
K1	K1 PGEC1/AN1/VREF- ⁽¹⁾ /RP1/CN3/RB1		AN9/ RP9 /CN27/RB9
K2	PGED1/AN0/VREF+ ⁽¹⁾ / RP0 /CN2/RB0	L5	AN10/CVREF/PMA13/CN28/RB10
K3	VREF+ ⁽¹⁾ /PMA6/CN42/RA10	L6	RP31/CN76/RF13
K4	AN8/ RP8 /CN26/RB8	L7	AN13/PMA10/CTEDG1/CN31/RB13
K5	N/C	L8	AN15/REFO/RP29/PMA0/CN12/RB15
K6	RPI32/PMA18/PMA5 ⁽²⁾ /CN75/RF12	L9	RPI43/CN20/RD14
K7	AN14/CTPLS/RP14/PMA1/CN32/RB14	L10	RP10/PMA9/CN17/RF4
K8	VDD	L11	RP17/PMA8/SCL2/CN18/RF5
K9	RP5/CN21/RD15	—	—
K10	RP16/USBID/CN71/RF3	_	_
K11	RP30/CN70/RF2	—	—

Legend: Note

RPn and **RPIn** represent remappable pins for Peripheral Pin Select functions. Alternate pin assignments for VREF+ and VREF- when the ALTVREF Configuration bit is programmed. 1:

Alternate pin assignments for EPMP when the ALTPMP Configuration bit is programmed (only in 100-pin devices). 2:

Pin assignment for PMCSx when CSF<1:0> is not equal to '00'. 3:

Table of Contents

1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-Bit Microcontrollers	
3.0	CPU	
4.0	Memory Organization	
5.0	Flash Program Memory	
6.0	Resets	
7.0	Interrupt Controller	
8.0	Oscillator Configuration	
9.0	Power-Saving Features	149
10.0	I/O Ports	151
11.0	-	
12.0		
13.0	Input Capture with Dedicated Timers	191
14.0		
15.0		
16.0		
17.0		
18.0	Universal Serial Bus with On-The-Go Support (USB OTG)	
19.0		
20.0		
21.0		
22.0	· · · · · · · · · · · · · · · · · · ·	
23.0	······································	
24.0		
25.0		
26.0		
27.0		
28.0		
29.0		
	Packaging Information	
	endix A: Revision History	
	X	
	Microchip Web Site	
	omer Change Notification Service	
	omer Support	
	der Response	
Prod	uct Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24FJ128GB206
- PIC24FJ256GB206
- PIC24FJ128GB210
- PIC24FJ256GB210

The PIC24FJ256GB210 family enhances on the existing line of Microchip's 16-bit microcontrollers, adding a large data RAM, up to 96 Kbytes. The PIC24FJ256GB210 family allows the CPU to fetch data directly from an external memory device using the EPMP module.

1.1 Core Features

1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC[®] Digital Signal Controllers (DSCs). The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 12 Mbytes (program space) and 32 Kbytes (data)
- A 16-element working register array with built-in software stack support
- A 17 x 17 hardware multiplier with support for integer math
- Hardware support for 32 by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages, such as 'C'
- Operational performance up to 16 MIPS

1.1.2 POWER-SAVING TECHNOLOGY

All of the devices in the PIC24FJ256GB210 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

• **On-the-Fly Clock Switching:** The device clock can be changed under software control to the Timer1 source or the internal, low-power RC oscillator during operation, allowing the user to incorporate power-saving ideas into their software designs.

- **Doze Mode Operation:** When timing-sensitive applications, such as serial communications, require the uninterrupted operation of peripherals, the CPU clock speed can be selectively reduced, allowing incremental power savings without missing a beat.
- Instruction-Based Power-Saving Modes: The microcontroller can suspend all operations, or selectively shut down its core while leaving its peripherals active with a single instruction in software.

1.1.3 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC24FJ256GB210 family offer five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes using crystals or ceramic resonators.
- Two External Clock modes offering the option of a divide-by-2 clock output.
- A Fast Internal Oscillator (FRC) with a nominal 8 MHz output, which can also be divided under software control to provide clock speeds as low as 31 kHz.
- A Phase Lock Loop (PLL) frequency multiplier, available to the external oscillator modes and the FRC oscillator, which allows clock speeds of up to 32 MHz.
- A separate Low-Power Internal RC Oscillator (LPRC) with a fixed 31 kHz output, which provides a low-power option for timing-insensitive applications.

The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor (FSCM). This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

1.1.4 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve. The consistent pinout scheme used throughout the entire family also aids in migrating from one device to the next larger, or even in jumping from 64-pin to 100-pin devices.

The PIC24F family is pin compatible with devices in the dsPIC33 family, and shares some compatibility with the pinout schema for PIC18 and dsPIC30. This extends the ability of applications to grow from the relatively simple, to the powerful and complex, yet still selecting a Microchip device.

1.2 USB On-The-Go

The USB On-The-Go (USB OTG) module provides on-chip functionality as a target device, compatible with the USB 2.0 standard, as well as limited stand-alone functionality as a USB embedded host. By implementing USB Host Negotiation Protocol (HNP), the module can also dynamically switch between device and host operation, allowing for a much wider range of versatile USB enabled applications on a microcontroller platform.

In addition to USB host functionality, PIC24FJ256GB210 family devices provide a true single chip USB solution, including an on-chip transceiver and voltage regulator, and a voltage boost generator for sourcing bus power during host operations.

1.3 Other Special Features

- **Peripheral Pin Select:** The Peripheral Pin Select (PPS) feature allows most digital peripherals to be mapped over a fixed set of digital I/O pins. Users may independently map the input and/or output of any one of the many digital peripherals to any one of the I/O pins.
- Communications: The PIC24FJ256GB210 family incorporates a range of serial communication peripherals to handle a range of application requirements. There are three independent I²C[™] modules that support both Master and Slave modes of operation. Devices also have, through the PPS feature, four independent UARTs with built-in IrDA[®] encoders/decoders and three SPI modules.
- Analog Features: All members of the PIC24FJ256GB210 family include a 10-bit A/D Converter (ADC) module and a triple comparator module. The ADC module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, and faster sampling speeds. The comparator module includes three analog comparators that are configurable for a wide range of operations.
- **CTMU Interface:** In addition to their other analog features, members of the PIC24FJ256GB210 family include the CTMU interface module. This provides a convenient method for precision time measurement and pulse generation, and can serve as an interface for capacitive sensors.

- Enhanced Parallel Master/Parallel Slave Port: There are general purpose I/O ports, which can be configured for parallel data communications. In this mode, the device can be master or slave on the communication bus. 4-bit, 8-bit and 16-bit data transfers, with up to 23 external address lines, are supported in Master modes.
- Real-Time Clock and Calendar: (RTCC) This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for use of the core application.

1.4 Details on Individual Family Members

Devices in the PIC24FJ256GB210 family are available in 64-pin and 100-pin packages. The general block diagram for all devices is shown in Figure 1-1.

The devices are differentiated from each other in seven ways:

- 1. Flash program memory (128 Kbytes for PIC24FJ128GB2XX devices and 256 Kbytes for PIC24FJ256GB2XX devices).
- Available I/O pins and ports (52 pins on 6 ports for PIC24FJXXXGB2XX devices and 84 pins on 7 ports for PIC24FJXXXGB2XX devices).
- Available Interrupt-on-Change Notification (ICN) inputs (52 on PIC24FJXXXGB2XX devices and 84 on PIC24FJXXXGB2XX devices).
- Available remappable pins (29 pins on PIC24FJXXXGB2XX devices and 44 pins on PIC24FJXXXGB2XX devices).
- Analog channels for ADC (16 channels for PIC24FJXXXGB206 devices and 24 channels for PIC24FJXXXGB2XX devices).

All other features for devices in this family are identical. These are summarized in Table 1-1 and Table 1-2.

A list of the pin features available on the PIC24FJ256GB210 family devices, sorted by function, is shown in Table 1-1. Note that this table shows the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of the data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

Features	PIC24FJ128GB206	PIC24FJ256GB206			
Operating Frequency	DC – 32 MHz				
Program Memory (bytes)	128K	256K			
Program Memory (instructions)	44,032	87,552			
Data Memory (bytes)	96	δK			
Interrupt Sources (soft vectors/NMI traps)	65 (6	61/4)			
I/O Ports	Ports B, C	, D, E, F, G			
Total I/O Pins	5	2			
Remappable Pins	29 (28 I/O, ²	1 Input only)			
Timers:					
Total Number (16-bit)	5	(1)			
32-Bit (from paired 16-bit timers)	_	2			
Input Capture Channels	9 ⁽¹⁾				
Output Compare/PWM Channels	9 ⁽¹⁾				
Input Change Notification Interrupt	52				
Serial Communications:					
UART	4 ⁽¹⁾ 3 ⁽¹⁾				
SPI (3-wire/4-wire)					
I ² C™	3				
Parallel Communications (EPMP/PSP)	Yes				
JTAG Boundary Scan	Yes				
10-Bit Analog-to-Digital Converter (ADC) Module (input channels)	16				
Analog Comparators		3			
CTMU Interface	Yes				
USB OTG	Yes				
Resets (and Delays)	POR, BOR, RESET Instruction, MCLR, WDT; Illegal Opco REPEAT Instruction, Hardware Traps, Configuration W Mismatch (OST, PLL Lock)				
Instruction Set	76 Base Instructions, Multiple	e Addressing Mode Variation			
Packages	64-Pin TQFP and QFN				


TABLE 1-1: DEVICE FEATURES FOR THE PIC24FJ256GB210 FAMILY: 64-PIN

Note 1: Peripherals are accessible through remappable pins.

Features	PIC24FJ128GB210	PIC24FJ256GB210			
Operating Frequency	DC – 32 MHz				
Program Memory (bytes)	128K	256K			
Program Memory (instructions)	44,032	87,552			
Data Memory (bytes)	9	6K			
Interrupt Sources (soft vectors/NMI traps)	65 (61/4)			
I/O Ports	Ports A, B,	C, D, E, F, G			
Total I/O Pins	8	34			
Remappable Pins	44 (32 I/O, ²	12 input only)			
Timers:					
Total Number (16-bit)	5	(1)			
32-Bit (from paired 16-bit timers)		2			
Input Capture Channels	9 ⁽¹⁾				
Output Compare/PWM Channels	9 ⁽¹⁾				
Input Change Notification Interrupt	84				
Serial Communications:					
UART	4 ⁽¹⁾ 3 ⁽¹⁾				
SPI (3-wire/4-wire)					
I ² C™	3				
Parallel Communications (EPMP/PSP)	Yes				
JTAG Boundary Scan	Yes				
10-Bit Analog-to-Digital Converter (ADC) Module (input channels)	2	24			
Analog Comparators	3				
CTMU Interface	Yes				
USB OTG	Yes				
Resets (and delays)	POR, BOR, RESET Instruction, MCLR, WDT; Illegal Opcode, REPEAT Instruction, Hardware Tra Configuration Word Mismatch (OST, PLL Lock)				
Instruction Set	76 Base Instructions, Multiple	e Addressing Mode Variation			
Packages	100-Pin TQFP a	and 121-Pin BGA			

TABLE 1-2: DEVICE FEATURES FOR THE PIC24FJ256GB210 FAMILY: 100-PIN DEVICES

Note 1: Peripherals are accessible through remappable pins.



	Pin Number			Input		
Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Buffer	Description
AN0	16	25	K2	1	ANA	
AN1	15	24	K1	I	ANA	
AN2	14	23	J2	I	ANA	
AN3	13	22	J1	Ι	ANA	
AN4	12	21	H2	I	ANA	
AN5	11	20	H1	I	ANA	
AN6	17	26	L1	I	ANA	
AN7	18	27	J3	Ι	ANA	
AN8	21	32	K4	Ι	ANA	
AN9	22	33	L4	Ι	ANA	
AN10	23	34	L5	I	ANA	
AN11	24	35	J5	I	ANA	
AN12	27	41	J7	I	ANA	A/D Analog Inputs.
AN13	28	42	L7	I	ANA	
AN14	29	43	K7	I	ANA	
AN15	30	44	L8	I	ANA	
AN16	_	9	E1	I	ANA	
AN17	_	10	E3	I	ANA	
AN18	—	11	F4	Ι	ANA	
AN19	—	12	F2	I	ANA	
AN20	—	14	F3	Ι	ANA	
AN21	—	19	G2	I	ANA	
AN22	—	92	B5	Ι	ANA	
AN23	—	91	C5	Ι	ANA	
AVdd	19	30	J4	Р	—	Positive Supply for Analog modules.
AVss	20	31	L3	Р	_	Ground Reference for Analog modules.
C1INA	11	20	H1	I	ANA	Comparator 1 Input A.
C1INB	12	21	H2	I	ANA	Comparator 1 Input B.
C1INC	5	11	F4	I	ANA	Comparator 1 Input C.
C1IND	4	10	E3	Ι	ANA	Comparator 1 Input D.
C2INA	13	22	J1	I	ANA	Comparator 2 Input A.
C2INB	14	23	J2	I	ANA	Comparator 2 Input B.
C2INC	8	14	F3	I	ANA	Comparator 2 Input C.
C2IND	6	12	F2	I	ANA	Comparator 2 Input D.
C3INA	55	84	C7	I	ANA	Comparator 3 Input A.
C3INB	54	83	D7	I	ANA	Comparator 3 Input B.
C3INC	48	74	B11	I	ANA	Comparator 3 Input C.
C3IND	47	73	C10	I	ANA	Comparator 3 Input D.
CLKI	39	63	F9	I	ST	Main Clock Input Connection.
CLKO	40	64	F11	0		System Clock Output.
-	TTL = TTL inp ANA = Analog		put			Schmitt Trigger input buffer = I ² C/SMBus input buffer

TABLE 1-3: PIC24FJ256GB210 FAMILY PINOUT DESCRIPTIONS

2: The PMSC2 signal will replace the PMA15 signal on the 15-pin PMA when CSF<1:0> = 01 or 10.

3: The PMCS1 signal will replace the PMA14 signal on the 14-pin PMA when CSF<1:0> = 10.

FunctionCN0CN1CN2CN3CN4	64-Pin TQFP/QFN 48 47	100-Pin TQFP	121-Pin	I/O	Input	Description
CN1 CN2 CN3			BGA	I/O	Buffer	p
CN2 CN3	47	74	B11	Ι	ST	
CN3	÷/	73	C10	I	ST	
	16	25	K2	I	ST	
CN4	15	24	K1	I	ST	
	14	23	J2	I	ST	
CN5	13	22	J1	I	ST	
CN6	12	21	H2	I	ST	
CN7	11	20	H1	I	ST	
CN8	4	10	E3	I	ST	
CN9	5	11	F4	Ι	ST	
CN10	6	12	F2	I	ST	1
CN11	8	14	F3	I	ST	1
CN12	30	44	L8	Ι	ST	1
CN13	52	81	C8	I	ST	1
CN14	53	82	B8	1	ST	1
CN15	54	83	D7	I	ST	
CN16	55	84	C7	I	ST	
CN17	31	49	L10	I	ST	
CN18	32	50	L11	I	ST	
CN19	_	80	D8	I	ST	
CN20	_	47	L9	1	ST	Interrupt-on-Change Inputs.
CN21	_	48	K9	I	ST	
CN22	40	64	F11	I	ST	
CN23	39	63	F9	I	ST	
CN24	17	26	L1	I	ST	
CN25	18	27	J3	I	ST	
CN26	21	32	K4	I	ST	
CN27	22	33	L4	I	ST	
CN28	23	34	L5	1	ST	1
CN29	24	35	J5	1	ST	1
CN30	27	41	J7	1	ST	1
CN31	28	42	L7	1	ST	1
CN32	29	43	K7	1	ST	1
CN33	_	17	G3	1	ST	1
CN34	_	38	J6	1	ST	1
CN35	_	58	H11	I	ST	1
CN36	_	59	G10	1	ST	
CN37	_	60	G11	1	ST	1
CN38	_	61	G9	1	ST	1
CN39	_	91	C5	· ·	ST	1

Note 1: The alternate EPMP pins are selected when the ALTPMP (CW3<12>) bit is programmed to '0'.

2: The PMSC2 signal will replace the PMA15 signal on the 15-pin PMA when CSF<1:0> = 01 or 10.

3: The PMCS1 signal will replace the PMA14 signal on the 14-pin PMA when CSF<1:0> = 10.

_		Pin Number	1		Input	_
Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Buffer	Description
CN40	_	92	B5	Ι	ST	
CN41	_	28	L2	I	ST	
CN42	_	29	K3	I	ST	
CN43	_	66	E11	Ι	ST	
CN44	_	67	E8	I	ST	
CN45	_	6	D1	I	ST	
CN46	_	7	E4	I	ST	
CN47	_	8	E2	I	ST	
CN48	_	9	E1	I	ST	
CN49	46	72	D9	Ι	ST	
CN50	49	76	A11	I	ST	
CN51	50	77	A10	I	ST	
CN52	51	78	B9	I	ST	
CN53	42	68	E9	I	ST	
CN54	43	69	E10	I	ST	
CN55	44	70	D11	Ι	ST	
CN56	45	71	C11	I	ST	
CN57	_	79	A9	I	ST	
CN58	60	93	A4	Ι	ST	
CN59	61	94	B4	I	ST	
CN60	62	98	B3	I	ST	Interrupt-on-Change Inputs.
CN61	63	99	A2	Ι	ST	
CN62	64	100	A1	I	ST	
CN63	1	3	D3	I	ST	
CN64	2	4	C1	Ι	ST	
CN65	3	5	D2	I	ST	
CN66	_	18	G1	I	ST	
CN67	_	19	G2	I	ST	
CN68	58	87	B6	I	ST	
CN69	59	88	A6	I	ST	
CN70	_	52	K11	I	ST	
CN71	33	51	K10	I	ST	
CN73	_	54	H8	I	ST	
CN74	_	53	J10	I	ST	
CN75	_	40	K6	I	ST	
CN76	_	39	L6	I	ST	
CN77	_	90	A5	I	ST	
CN78	_	89	E6	I	ST	
CN79	_	96	C3	I	ST	
CN80	_	97	A3	1	ST	

TABLE 1-3: PIC24FJ256GB210 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Note 1: The alternate EPMP pins are selected when the ALTPMP (CW3<12>) bit is programmed to '0'.

2: The PMSC2 signal will replace the PMA15 signal on the 15-pin PMA when CSF<1:0> = 01 or 10.

3: The PMCS1 signal will replace the PMA14 signal on the 14-pin PMA when CSF<1:0> = 10.

	Pin Number			1		
Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description
CN81	—	95	C4	I	ST	
CN82	_	1	B2	I	ST	
CN83	37	57	H10	I	ST	Interrupt-on-Change Inputs.
CN84	36	56	J11	I	ST	
CTEDG1	28	42	L7	I	ANA	CTMU External Edge Input 1.
CTEDG2	27	41	J7	I	ANA	CTMU External Edge Input 2.
CTPLS	29	43	K7	0	—	CTMU Pulse Output.
CVREF	23	34	L5	0	—	Comparator Voltage Reference Output.
D+	37	57	H10	I/O	—	USB Differential Plus Line (internal transceiver).
D-	36	56	J11	I/O	—	USB Differential Minus Line (internal transceiver).
DMH	46	72	D9	0	—	D- External Pull-up Control Output.
DMLN	42	68	E9	0	—	D- External Pull-down Control Output.
DPH	50	77	A10	0	—	D+ External Pull-up Control Output.
DPLN	43	69	E10	0	—	D+ External Pull-down Control Output.
ENVREG	57	86	J7	Ι	ST	Voltage Regulator Enable.
INT0	46	72	D9	Ι	ST	External Interrupt Input.
MCLR	7	13	F1	I	ST	Master Clear (device Reset) Input. This line is brought low to cause a Reset.
OSCI	39	63	F9	I	ANA	Main Oscillator Input Connection.
OSCO	40	64	F11	0	ANA	Main Oscillator Output Connection.
PGEC1	15	24	K1	I/O	ST	In-Circuit Debugger/Emulator/ICSP™ Programming Clock 1.
PGED1	16	25	K2	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data 1.
PGEC2	17	26	L1	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Clock 2.
PGED2	18	27	J3	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data 2.
PGEC3	11	20	H1	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Clock 3.
PGED3	12	21	H2	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data 3.
Legend:	TTL = TTL inp	ut buffer	•		ST =	Schmitt Trigger input buffer

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

Note 1: The alternate EPMP pins are selected when the ALTPMP (CW3<12>) bit is programmed to '0'.

2: The PMSC2 signal will replace the PMA15 signal on the 15-pin PMA when CSF<1:0> = 01 or 10.

3: The PMCS1 signal will replace the PMA14 signal on the 14-pin PMA when CSF<1:0> = 10.

Function		Pin Number			Incut	
	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description
PMA0	30	44	L8	I/O	ST	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).
PMA1	29	43	K7	I/O	ST	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes).
PMA2	8	14	F3	0	—	
PMA3	6	12, 60 ⁽¹⁾	F2, G11 ⁽¹⁾	0	_	
PMA4	5	11,59 ⁽¹⁾	F4,G10 ⁽¹⁾	0	_	
PMA5	4	10,40 ⁽¹⁾	E3,K6 ⁽¹⁾	0	_	
PMA6	16	29	K3	0	_	
PMA7	22	28	L2	0	—	
PMA8	32	50	L11	0	—	
PMA9	31	49	L10	0	—	
PMA10	28	42	L7	0	—	
PMA11	27	41	J7	0	—	
PMA12	24	35	J5	0	_	Parallel Master Port Address bits<22:2>.
PMA13	23	34	L5	0	—	
PMA14	45	71	C11	0	_	
PMA15	44	70	D11	0	_	
PMA16	_	95	C4	0	—	
PMA17		92	B5	0	_	
PMA18	_	40,10 ⁽¹⁾	K6,E3 ⁽¹⁾	0	_	
PMA19	_	19	G2	0	—	
PMA20		59, 11 ⁽¹⁾	G10, F4 ⁽¹⁾	0	_	
PMA21		60,12 ⁽¹⁾	G11,F2 ⁽¹⁾	0	—	
PMA22	—	66,9 ⁽¹⁾	E11,E1 ⁽¹⁾	0	—	
PMACK1	50	77	A10	I	ST/TTL	Parallel Master Port Acknowledge Input 1.
PMACK2	43	69	E10	I	ST/TTL	Parallel Master Port Acknowledge Input 2.
PMALL	30	44	L8	0	—	Parallel Master Port Lower Address Latch Strobe.
PMALH	29	43	K7	0	—	Parallel Master Port Higher Address Latch Strobe.
PMALU	—	14	F3	0	—	Parallel Master Port Upper Address Latch Strobe.
PMBE0	51	78	B9	0	—	Parallel Master Port Byte Enable Strobe 0.
PMBE1	—	67	E8	0	_	Parallel Master Port Byte Enable Strobe 1.
PMCS1	45	71 ⁽³⁾ ,18	C11 ⁽³⁾ ,G1	I/O	ST/TTL	Parallel Master Port Chip Select Strobe 1.
PMCS2	44	70 ⁽²⁾ ,9, 66 ⁽¹⁾	D11 ⁽²⁾ ,E1, E11 ⁽¹⁾	0	-	Parallel Master Port Chip Select Strobe 2.

Note 1: The alternate EPMP pins are selected when the ALTPMP (CW3<12>) bit is programmed to '0'.

2: The PMSC2 signal will replace the PMA15 signal on the 15-pin PMA when CSF<1:0> = 01 or 10.

3: The PMCS1 signal will replace the PMA14 signal on the 14-pin PMA when CSF<1:0> = 10.

	Pin Number				Innut	
Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description
PMD0	60	93	A4	I/O	ST/TTL	
PMD1	61	94	B4	I/O	ST/TTL	
PMD2	62	98	B3	I/O	ST/TTL	
PMD3	63	99	A2	I/O	ST/TTL	
PMD4	64	100	A1	I/O	ST/TTL	
PMD5	1	3	D3	I/O	ST/TTL	
PMD6	2	4	C1	I/O	ST/TTL	
PMD7	3	5	D2	I/O	ST/TTL	Devellet Menter Devt Dete kite (45:0)
PMD8	_	90	A5	I/O	ST/TTL	Parallel Master Port Data bits<15:0>.
PMD9	_	89	E6	I/O	ST/TTL	
PMD10	_	88	A6	I/O	ST/TTL	
PMD11	_	87	B6	I/O	ST/TTL	
PMD12	_	79	A9	I/O	ST/TTL	
PMD13	—	80	D8	I/O	ST/TTL	
PMD14	_	83	D7	I/O	ST/TTL	
PMD15	_	84	C7	I/O	ST/TTL	
PMRD	53	82	B8	I/O	ST/TTL	Parallel Master Port Read Strobe.
PMWR	52	81	C8	I/O	ST/TTL	Parallel Master Port Write Strobe.
RA0	_	17	G3	I/O	ST	
RA1	—	38	J6	I/O	ST	
RA2	—	58	H11	I/O	ST	
RA3	_	59	G10	I/O	ST	
RA4	_	60	G11	I/O	ST	
RA5	—	61	G9	I/O	ST	POPTA Digital I/O
RA6	—	91	C5	I/O	ST	PORTA Digital I/O.
RA7	—	92	B5	I/O	ST	
RA9	_	28	L2	I/O	ST	
RA10	_	29	K3	I/O	ST	
RA14	_	66	E11	I/O	ST	
RA15	_	67	E8	I/O	ST	
	TTL = TTL inpu ANA = Analog		put		ST = I ² C™	Schmitt Trigger input buffer = I ² C/SMBus input buffer

Note 1: The alternate EPMP pins are selected when the ALTPMP (CW3<12>) bit is programmed to '0'.

2: The PMSC2 signal will replace the PMA15 signal on the 15-pin PMA when CSF<1:0> = 01 or 10.

3: The PMCS1 signal will replace the PMA14 signal on the 14-pin PMA when CSF<1:0> = 10.

		Pin Number				
Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description
RB0	16	25	K2	I/O	ST	
RB1	15	24	K1	I/O	ST	
RB2	14	23	J2	I/O	ST	
RB3	13	22	J1	I/O	ST	
RB4	12	21	H2	I/O	ST	
RB5	11	20	H1	I/O	ST	
RB6	17	26	L1	I/O	ST	
RB7	18	27	J3	I/O	ST	
RB8	21	32	K4	I/O	ST	PORTB Digital I/O.
RB9	22	33	L4	I/O	ST	
RB10	23	34	L5	I/O	ST	
RB11	24	35	J5	I/O	ST	
RB12	27	41	J7	I/O	ST	
RB13	28	42	L7	I/O	ST	
RB14	29	43	K7	I/O	ST	
RB15	30	44	L8	I/O	ST	
RC1		6	D1	I/O	ST	
RC2	_	7	E4	I/O	ST	
RC3	_	8	E2	I/O	ST	
RC4	_	9	E1	I/O	ST	
RC12	39	63	F9	I/O	ST	PORTC Digital I/O.
RC13	47	73	C10	I/O	ST	
RC14	48	74	B11	I/O	ST	
RC15	40	64	F11	I/O	ST	
RCV	18	27	J3	I	ST	USB Receive Input (from external transceiver).
-	TTL = TTL inp ANA = Analog		put	I	ST = I ² C™	Schmitt Trigger input buffer = I ² C/SMBus input buffer

TABLE 1-3: PIC24FJ256GB210 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Note 1: The alternate EPMP pins are selected when the ALTPMP (CW3<12>) bit is programmed to '0'.

2: The PMSC2 signal will replace the PMA15 signal on the 15-pin PMA when CSF<1:0> = 01 or 10.

3: The PMCS1 signal will replace the PMA14 signal on the 14-pin PMA when CSF<1:0> = 10.

		Pin Number			Input	
Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Buffer	Description
RD0	46	72	D9	I/O	ST	
RD1	49	76	A11	I/O	ST	
RD2	50	77	A10	I/O	ST	
RD3	51	78	B9	I/O	ST	
RD4	52	81	C8	I/O	ST	
RD5	53	82	B8	I/O	ST	
RD6	54	83	D7	I/O	ST	
RD7	55	84	C7	I/O	ST	
RD8	42	68	E9	I/O	ST	PORTD Digital I/O.
RD9	43	69	E10	I/O	ST	
RD10	44	70	D11	I/O	ST	
RD11	45	71	C11	I/O	ST	
RD12	_	79	A9	I/O	ST	
RD13	_	80	D8	I/O	ST	1
RD14	—	47	L9	I/O	ST	1
RD15	—	48	K9	I/O	ST	
RE0	60	93	A4	I/O	ST	
RE1	61	94	B4	I/O	ST	
RE2	62	98	B3	I/O	ST	
RE3	63	99	A2	I/O	ST	
RE4	64	100	A1	I/O	ST	
RE5	1	3	D3	I/O	ST	PORTE Digital I/O.
RE6	2	4	C1	I/O	ST	
RE7	3	5	D2	I/O	ST	
RE8	_	18	G1	I/O	ST	
RE9	_	19	G2	I/O	ST	
REFO	30	44	L8	0		Reference Clock Output.
RF0	58	87	B6	I/O	ST	
RF1	59	88	A6	I/O	ST	
RF2	—	52	K11	I/O	ST	
RF3	33	51	K10	I/O	ST	
RF4	31	49	L10	I/O	ST	
RF5	32	50	L11	I/O	ST	PORTF Digital I/O.
RF7	34	54	H8	I/O	ST	
RF8	—	53	J10	I/O	ST	
RF12	—	40	K6	I/O	ST	
RF13	—	39	L6	I/O	ST	
	TTL = TTL inp ANA = Analog		put		l ² C™	Schmitt Trigger input buffer = I ² C/SMBus input buffer

Note 1: The alternate EPMP pins are selected when the ALTPMP (CW3<12>) bit is programmed to '0'.

2: The PMSC2 signal will replace the PMA15 signal on the 15-pin PMA when CSF<1:0> = 01 or 10.

3: The PMCS1 signal will replace the PMA14 signal on the 14-pin PMA when CSF<1:0> = 10.

		Pin Number			Innut	
Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description
RG0	—	90	A5	I/O	ST	
RG1		89	E6	I/O	ST	
RG2	37	57	H10	I/O	ST	
RG3	36	56	J11	I/O	ST	
RG6	4	10	E3	I/O	ST	
RG7	5	11	F4	I/O	ST	
RG8	6	12	F2	I/O	ST	PORTG Digital I/O.
RG9	8	14	F3	I/O	ST	
RG12	_	96	C3	I/O	ST	
RG13	_	97	A3	I/O	ST	
RG14		95	C4	I/O	ST	
RG15	_	1	B2	I/O	ST	
RP0	16	25	K2	I/O	ST	
RP1	15	24	K1	I/O	ST	
RP2	42	68	E9	I/O	ST	
RP3	44	70	D11	I/O	ST	
RP4	43	69	E10	I/O	ST	
RP5		48	K9	I/O	ST	
RP6	17	26	L1	I/O	ST	
RP7	18	27	J3	I/O	ST	
RP8	21	32	K4	I/O	ST	
RP9	22	33	L4	I/O	ST	Demonstration Device and (manufacture events)
RP10	31	49	L10	I/O	ST	Remappable Peripheral (input or output).
RP11	46	72	D9	I/O	ST	
RP12	45	71	C11	I/O	ST	
RP13	14	23	J2	I/O	ST	
RP14	29	43	K7	I/O	ST	
RP15	—	53	J10	I/O	ST	
RP16	33	51	K10	I/O	ST	
RP17	32	50	L11	I/O	ST	
RP18	11	20	H1	I/O	ST	
RP19	6	12	F2	I/O	ST	
Legend:	TTL = TTL inpu	ut buffer			ST =	Schmitt Trigger input buffer

TABLE 1-3: PIC24FJ256GB210 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

ANA = Analog level input/output

ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

Note 1: The alternate EPMP pins are selected when the ALTPMP (CW3<12>) bit is programmed to '0'.

2: The PMSC2 signal will replace the PMA15 signal on the 15-pin PMA when CSF<1:0> = 01 or 10.

3: The PMCS1 signal will replace the PMA14 signal on the 14-pin PMA when CSF<1:0> = 10.

		Pin Number			Input	
Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Buffer	Description
RP20	53	82	B8	I/O	ST	
RP21	4	10	E3	I/O	ST	
RP22	51	78	B9	I/O	ST	
RP23	50	77	A10	I/O	ST	
RP24	49	76	A11	I/O	ST	
RP25	52	81	C8	I/O	ST	
RP26	5	11	F4	I/O	ST	Remappable Peripheral (input or output).
RP27	8	14	F3	I/O	ST	
RP28	12	21	H2	I/O	ST	
RP29	30	44	L8	I/O	ST	
RP30	_	52	K11	I/O	ST	
RP31	_	39	L6	I/O	ST	
RPI32	—	40	K6	I	ST	
RPI33	_	18	G1	I	ST	
RPI34	_	19	G2	Ι	ST	
RPI35	_	67	E8	I	ST	
RPI36	_	66	E11	I	ST	
RPI37	48	74	B11	I	ST	
RPI38	—	6	D1	I	ST	Remappable Peripheral (input only).
RPI39	_	7	E4	I	ST	
RPI40	_	8	E2	I	ST	
RPI41	—	9	E1	I	ST	
RPI42	—	79	A9	I	ST	
RPI43	—	47	L9	I	ST	
RTCC	42	68	E9	0		Real-Time Clock Alarm/Seconds Pulse Output.
SCL1	44	66	E11	I/O	I ² C™	I2C1 Synchronous Serial Clock Input/Output.
SCL2	32	58	H11	I/O	l ² C	I2C2 Synchronous Serial Clock Input/Output.
SCL3	2	4	C1	I/O	l ² C	I2C3 Synchronous Serial Clock Input/Output.
SCLKI	48	74	B11	0	ANA	Secondary Clock Input.
SDA1	43	67	E8	I/O	l ² C	I2C1 Data Input/Output.
SDA2	31	59	G10	I/O	l ² C	I2C2 Data Input/Output.
SDA3	3	5	D2	I/O	l ² C	I2C3 Data Input/Output.
SESSEND	55	84	C7	Ι	ST	USB VBUS Boost Generator, Comparator Input 3.
SESSVLD	59	88	A6	I	ST	USB VBUS Boost Generator, Comparator Input 2.
SOSCI	47	73	C10	I	ANA	Secondary Oscillator/Timer1 Clock Input.
SOSCO	48	74	B11	0	ANA	Secondary Oscillator/Timer1 Clock Output.
T1CK	48	74	B11	1	ST	Timer1 Clock.

Note 1: The alternate EPMP pins are selected when the ALTPMP (CW3<12>) bit is programmed to '0'.

2: The PMSC2 signal will replace the PMA15 signal on the 15-pin PMA when CSF<1:0> = 01 or 10.

3: The PMCS1 signal will replace the PMA14 signal on the 14-pin PMA when CSF<1:0> = 10.

		Pin Number			Innut	
Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Input Buffer	Description
ТСК	27	38	J6	I	ST	JTAG Test Clock Input.
TDI	28	60	G11	Ι	ST	JTAG Test Data Input.
TDO	24	61	G9	0	_	JTAG Test Data Output.
TMS	23	17	G3	I	ST	JTAG Test Mode Select Input.
USBID	33	51	K10	Ι	ST	USB OTG ID (OTG mode only).
USBOEN	12	21	H2	0	—	USB Output Enable Control (for external transceiver).
VBUS	34	54	H8	I	ANA	USB Voltage, Host mode (5V).
VBUSCHG	49	76	A11	0	—	External USB VBUS Charge Output.
VBUSON	11	20	H1	0	—	USB OTG External Charge Pump Control.
VBUSST	58	87	B6	I	ANA	USB OTG Internal Charge Pump Feedback Control.
VBUSVLD	58	87	B6	I	ST	USB VBUS Boost Generator, Comparator Input 1.
VCAP	56	85	B7	Р	_	External Filter Capacitor Connection (regulator enabled).
VCMPST1	58	87	B6	I	ST	USB VBUS Boost Generator, Comparator Input 1.
VCMPST2	59	88	A6	I	ST	USB VBUS Boost Generator, Comparator Input 2.
VCPCON	49	76	A11	0	_	USB OTG VBUS PWM/Charge Output.
Vdd	10, 26, 38	2, 16, 37, 46, 62	C2, C9, F8, G5, H6, K8, H4, E5	Р	—	Positive Supply for Peripheral Digital Logic and I/O Pins.
VMIO	14	23	J2	I	ST	USB Differential Minus Input/Output (external transceiver).
VPIO	13	22	J1	Ι	ST	USB Differential Plus Input/Output (external transceiver).
VREF-	15	28, 24 ⁽⁴⁾	L2, K1 ⁽⁴⁾	I	ANA	A/D and Comparator Reference Voltage (low) Input.
VREF+	16	29, 25 ⁽⁴⁾	K3, K2 ⁽⁴⁾	I	ANA	A/D and Comparator Reference Voltage (high) Input.
Vss	9, 25, 41	15, 36, 45, 65, 75	B10, F5, F10, G6, G7, H3, D4, D5	Ρ	—	Ground Reference for Logic and I/O Pins.
VUSB	35	55	H9	Р		USB Voltage (3.3V).
-	TTL = TTL inp ANA = Analog	Schmitt Trigger input buffer = I ² C/SMBus input buffer				

TABLE 1-3: PIC24FJ256GB210 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Note 1: The alternate EPMP pins are selected when the ALTPMP (CW3<12>) bit is programmed to '0'.

2: The PMSC2 signal will replace the PMA15 signal on the 15-pin PMA when CSF<1:0> = 01 or 10.

3: The PMCS1 signal will replace the PMA14 signal on the 14-pin PMA when CSF<1:0> = 10.

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC24FJ256GB210 family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")
- ENVREG and VCAP pins (PIC24FJ devices only) (see Section 2.4 "Voltage Regulator Pins (ENVREG and VCAP)")

These pins must also be connected if they are being used in the end application:

- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **Section 2.5 "ICSP Pins**")
- OSCI and OSCO pins when an external oscillator source is used


(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for analog modules is implemented

Note: The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.



Key (all values are recommendations):

C1 through C6: 0.1 µF, 20V ceramic

C7: 10 $\mu\text{F},\,6.3\text{V}$ or greater, tantalum or ceramic

R1: 10 kΩ

R2: 100 Ω to 470 Ω

- Note 1: See Section 2.4 "Voltage Regulator Pins (ENVREG and VCAP)" for explanation of ENVREG pin connections.
 - 2: The example shown is for a PIC24F device with five VDD/VSS and AVDD/AVSS pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μ F in parallel with 0.001 μ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including microcontrollers to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.


2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: device Reset, and device programming and debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the $\overline{\text{MCLR}}$ pin should be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



Overstress (EOS). Ensure that the MCLR pin

VIH and VIL specifications are met.

2.4 Voltage Regulator Pins (ENVREG and VCAP)


Note:	This section applies only to PIC24FJ
	devices with an on-chip voltage regulator.

The on-chip voltage regulator enable pin (ENVREG) must always be connected directly to a supply voltage.

Refer to **Section 26.2 "On-Chip Voltage Regulator"** for details on connecting and using the on-chip regulator.

When the regulator is enabled, a low-ESR (<5 Ω) capacitor is required on the VCAP pin to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must use a capacitor of 10 μ F connected to ground. The type can be ceramic or tantalum. A suitable example is the Murata GRM21BF50J106ZE01 (10 μ F, 6.3V) or equivalent. Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

The placement of this capacitor should be close to VCAP. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 29.0 "Electrical Characteristics"** for additional information.



2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 Ω .

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 27.0 "Development Support"**.

2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.


Layout suggestions are shown in Figure 2-4. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins and other signals in close proximity to the oscillator are benign (i.e., free of high frequencies, short rise and fall times and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

FIGURE 2-4: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Configuration of Analog and Digital Pins During ICSP Operations

If an ICSP compliant emulator is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins. Depending on the particular device, this is done by clearing all bit in the ANSx registers.

All PIC24FJ devices will have several ANSx registers (one for each port). Refer to (**Section 10.0 "I/O Ports**") for more specific information.

The bits in these registers that correspond to the A/D pins that initialized the emulator must not be changed by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must modify the appropriate bits during initialization of the ADC module, as follows:

• Set the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.

When a Microchip debugger/emulator is used as a programmer, the user application firmware must correctly configure the ANSx registers. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

NOTES:

3.0 CPU

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 44. "CPU with Extended Data Space (EDS)" (DS39732). The information in this data sheet supersedes the information in the FRM.

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The 16th working register (W15) operates as a Software Stack Pointer for interrupts and calls.

The lower 32 Kbytes of the data space can be accessed linearly. The upper 32 Kbytes of the data space are referred to as extended data space to which the extended data RAM, EPMP memory space or program memory can be mapped.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs. The core supports Inherent (no operand), Relative, Literal, Memory Direct Addressing modes along with three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements.

For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (that is, A + B = C) to be executed in a single cycle.

A high-speed, 17-bit x 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit x 16-bit or 8-bit x 8-bit, integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit, integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.

The PIC24F has a vectored exception scheme with up to 8 sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is shown in Figure 3-1.

3.1 Programmer's Model

The programmer's model for the PIC24F is shown in Figure 3-2. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions. A description of each register is provided in Table 3-1. All registers associated with the programmer's model are memory mapped.

PIC24FJ256GB210 FAMILY




TABLE 3-1:CPU CORE REGISTERS

Register(s) Name	Description			
W0 through W15	Working Register Array			
PC	23-Bit Program Counter			
SR	ALU STATUS Register			
SPLIM	Stack Pointer Limit Value Register			
TBLPAG	Table Memory Page Address Register			
RCOUNT	Repeat Loop Counter Register			
CORCON	CPU Control Register			
DISICNT	Disable Interrupt Count Register			
DSRPAG	Data Space Read Page Register			
DSWPAG	Data Space Write Page Register			

PIC24FJ256GB210 FAMILY




FIGURE 3-2:

3.2 CPU Control Registers

REGISTER 3-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HSC
—	—	—	—	—	—	—	DC
bit 15							bit 8

R/W-0, HSC ⁽¹⁾	R/W-0, HSC ⁽¹⁾	R/W-0, HSC ⁽¹⁾	R-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-9	Unimplemented: Read as '0'
bit 8	DC: ALU Half Carry/Borrow bit
	 1 = A carry out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data) of the result occurred
	0 = No carry out from the 4 th or 8 th low-order bit of the result has occurred
bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(1,2)
	111 = CPU interrupt priority level is 7 (15); user interrupts are disabled
	110 = CPU interrupt priority level is 6 (14)
	101 = CPU interrupt priority level is 5 (13) 100 = CPU interrupt priority level is 4 (12)
	011 = CPU interrupt priority level is 3 (11)
	010 = CPU interrupt priority level is 2 (10)
	001 = CPU interrupt priority level is 1 (9)
	000 = CPU interrupt priority level is 0 (8)
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop in progress
	0 = REPEAT loop not in progress
bit 3	N: ALU Negative bit
	1 = Result was negative
	0 = Result was not negative (zero or positive)
bit 2	OV: ALU Overflow bit
	 1 = Overflow occurred for signed (2's complement) arithmetic in this arithmetic operation 0 = No overflow has occurred
bit 1	Z: ALU Zero bit
	1 = An operation, which affects the Z bit, has set it at some time in the past
	0 = The most recent operation, which affects the Z bit, has cleared it (i.e., a non-zero result)
bit 0	C: ALU Carry/Borrow bit
	1 = A carry out from the Most Significant bit of the result occurred
	0 = No carry out from the Most Significant bit of the result occurred
Note 1:	The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1.
2:	The IPL Status bits are concatenated with the IPL3 (CORCON<3>) bit to form the CPU Interrupt Priority
	$ ovel (IDI) \rangle$ The value in parentheses indicates the IDI when $IDI 2 = 1$

Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1.

PIC24FJ256GB210 FAMILY

REGISTER 3-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—		_	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/C-0, HSC	R-1	U-0	U-0
—	—			IPL3 ⁽¹⁾	r		—
bit 7							bit 0

Legend:	C = Clearable bit	r = Reserved bit	HSC = Hardware Settable/Clearable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4 Unimplemented: Read as '0'

- bit 3 IPL3: CPU Interrupt Priority Level Status bit⁽¹⁾ 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less
- bit 2 Reserved: Read as '1'
- bit 1-0 Unimplemented: Read as '0'
- **Note 1:** The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level; see Register 3-1 for bit description.

3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location. The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

PIC24FJ256GB210 FAMILY

3.3.2 DIVIDER

The divide block supports signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.

A full summary of instructions that use the shift operation is provided in Table 3-2.

TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE BIT AND MULTI-BIT SHIFT OPERATION

Instruction	Description
ASR	Arithmetic shift right source register by one or more bits.
SL	Shift left source register by one or more bits.
LSR	Logical shift right source register by one or more bits.

4.0 MEMORY ORGANIZATION

As Harvard architecture devices, PIC24F microcontrollers feature separate program and data memory spaces and busses. This architecture also allows direct access of program memory from the data space during code execution.

4.1 **Program Memory Space**


The program address memory space of the PIC24FJ256GB210 family devices is 4M instructions. The space is addressable by a 24-bit value derived

from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping, as described in **Section 4.3 "Interfacing Program and Data Memory Spaces"**.

User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24FJ256GB210 family of devices are shown in Figure 4-1.

FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24FJ256GB210 FAMILY DEVICES



PROGRAM MEMORY 4.1.1 ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

4.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 0x00000 and 0x000200 for hard coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 0x000000 with the actual address for the start of code at 0x000002.

PIC24F devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. A more detailed discussion of the interrupt vector tables is provided in Section 7.1 "Interrupt Vector Table".

FLASH CONFIGURATION WORDS 4.1.3

In PIC24FJ256GB210 family devices, the top four words of on-chip program memory are reserved for configuration information. On device Reset, the configuration information is copied into the appropriate Configuration register. The addresses of the Flash Word Configuration for devices in the PIC24FJ256GB210 family are shown in Table 4-1. Their location in the memory map is shown with the other memory vectors in Figure 4-1.

The Configuration Words in program memory are a compact format. The actual Configuration bits are mapped in several different registers in the configuration memory space. Their order in the Flash Configuration Words does not reflect a corresponding arrangement in the configuration space. Additional details on the device Configuration Words are provided in Section 26.1 "Configuration Bits".

FLASH CONFIGURATION TABLE 4-1: WORDS FOR PIC24FJ256GB210 FAMILY DEVICES

Device	Program Memory (Words)	Configuration Word Addresses
PIC24FJ128GB2XX	44,032	0x0157F8:0x0157FE
PIC24FJ256GB2XX	87,552	0x02ABF8:0x02ABFE




FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

4.2 Data Memory Space

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 45. "Data Memory with Extended Data Space (EDS)" (DS39733). The information in this data sheet supersedes the information in the FRM.

The PIC24F core has a 16-bit wide data memory space, addressable as a single linear range.

The data space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The data space memory map is shown in Figure 4-3.

The 16-bit wide data addresses in the data memory space point to bytes within the Data Space (DS). This gives a DS address range of 64 Kbytes or 32K words. The lower 32 Kbytes (0x0000 to 0x7FFF) of DS is compatible with the PIC24F microcontrollers without EDS.

The upper 32 Kbytes of data memory address space (0x8000 - 0xFFFF) are used as an EDS window.

The EDS window is used to access all memory region implemented in EDS, as shown in Figure 4-4.

The EDS includes any additional internal data memory not accessible by the lower 32-Kbyte data address space and any external memory through EPMP. For more details on accessing internal extended data memory, refer to the "*PIC24F Family Reference Manual*", Section 45. "Data Memory with Extended Data Space (EDS)" (DS39733). For more details on accessing external memory using EPMP, refer to the "*PIC24F Family Reference Manual*", Section 42. "Enhanced Parallel Master Port (EPMP)" (DS39730). In PIC24F microcontrollers with EDS, the program memory can also be read from EDS. This is called Program Space Visibility (PSV). Table 4-2 lists the total memory accessible by each of the devices in this family.

The EDS is organized as pages, with a single page called an EDS page that equals the EDS window (32 Kbytes). A particular EDS page is selected through the Data Space Read register (DSRPAG) or Data Space Write register (DSWPAG). For PSV, only the DSRPAG register is used. The combination of the DSRPAG register value and the 16-bit wide data address forms a 24-bit Effective Address (EA). For more information on EDS, refer to **Section 4.3.3 "Reading Data from Program Memory Using EDS"**.

TABLE 4-2: TOTAL MEMORY ACCESSIBLE BY THE DEVICE

Devices	Internal RAM	External RAM Access Using EPMP	Program Memory Access Using EDS
PIC24FJXXXGB210	96 Kbytes (30K + 66K ⁽¹⁾)	Yes (up to 16 MB)	Yes
PIC24FJXXXGB206	96 Kbytes (30K + 66K ⁽¹⁾)	Yes (up to 64 KB)	Yes

Note 1: The internal RAM above 30 Kbytes can be accessed through the EDS window.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.




FIGURE 4-3: DATA SPACE MEMORY MAP FOR PIC24FJ256GB210 FAMILY DEVICES⁽¹⁾

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with $PIC^{\textcircled{O}}$ MCUs and improve data space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all EA calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word, which contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode, but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB. The Most Significant Byte (MSB) is not modified.

A Sign-Extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users

can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

4.2.3 NEAR DATA SPACE

The 8-Kbyte area between 0000h and 1FFFh is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the data space is indirectly addressable. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing with a 16-bit address field.

4.2.4 SPECIAL FUNCTION REGISTER (SFR) SPACE

The first 2 Kbytes of the near data space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A diagram of the SFR space, showing where the SFRs are actually implemented, is shown in Table 4-3. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete list of implemented SFRs, including their addresses, is shown in Tables 4-4 throughTable 4-33.

			SFR	Space Add	ess				
	xx00	xx20	xx40	xx60	хх	80	xxA0	xxC0	xxE0
000h		Core		ICN			Inter	rupts	
100h	Tim	ners	(Capture			C	ompare	
200h	l ² C™	UART	SPI/UART	SPI/I ² C	S	PI	UART	I/	0
300h		ADC/CTMU		—	_	-	—	_	—
400h	_	—	—	—			USB		ANSEL
500h		—	_	—	_	-	_	_	_
600h	EPMP	RTC/Comp	CRC	_			PPS		
700h	_	—	System	NVM/PMD	_	_	—	—	—

 TABLE 4-3:
 IMPLEMENTED REGIONS OF SFR DATA SPACE

Legend: — = There are no implemented SFRs in this block

TABLE 4	-4: C		RE REG	ISTER	6 MAP													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000								Working R	egister 0								0000
WREG1	0002								Working R	egister 1								0000
WREG2	0004								Working R	egister 2								0000
WREG3	0006								Working R	egister 3								0000
WREG4	0008								Working R	egister 4								0000
WREG5	000A								Working R	egister 5								0000
WREG6	000C		Working Register 6 Working Register 7															0000
WREG7	000E																	0000
WREG8	0010		Working Register 7 Working Register 8															0000
WREG9	0012		Working Register 8 Working Register 9															0000
WREG10	0014																	0000
WREG11	0016								Working Re	egister 11								0000
WREG12	0018								Working Re	egister 12								0000
WREG13	001A								Working Re	egister 13								0000
WREG14	001C								Working Re	egister 14								0000
WREG15	001E								Working Re	egister 15								0800
SPLIM	0020							Stack	Pointer Lim	it Value Reg	gister							xxxx
PCL	002E							Program	n Counter L	ow Word R	egister							0000
PCH	0030	_	—	_	—	_	_	_	-			Program	n Counter F	Register Hig	h Byte			0000
DSRPAG	0032	_	—	_	—	_	_			Exte	ended Data	Space Rea	d Page Add	dress Regis	ter			0001
DSWPAG	0034	_	—	_	—	_	_	_			Extende	d Data Spac	e Write Pag	e Address F	Register			0001
RCOUNT	0036							Rep	eat Loop Co	unter Regi	ster							xxxx
SR	0042	—	—	—	—	—	—	—	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
CORCON	0044	—	—	—	—	—	—	—	_	—	—	—	—	IPL3	r	—	_	0004
DISICNT	0052	—	—						Disable	Interrupts	Counter Re	gister		-				xxxx
TBLPAG	0054	—	—	—	—	_	—	—	—			Table M	lemory Page	e Address R	egister			0000

DS39975A-page 48

Legend: — = unimplemented, read as '0'; r = Reserved. Reset values are shown in hexadecimal.

TABLE 4-5: ICN REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNPD1	0056	CN15PDE	CN14PDE	CN13PDE	CN12PDE	CN11PDE	CN10PDE	CN9PDE	CN8PDE	CN7PDE	CN6PDE	CN5PDE	CN4PDE	CN3PDE	CN2PDE	CN1PDE	CN0PDE	0000
CNPD2	0058	CN31PDE	CN30PDE	CN29PDE	CN28PDE	CN27PDE	CN26PDE	CN25PDE	CN24PDE	CN23PDE	CN22PDE	CN21PDE ⁽¹⁾	CN20PDE ⁽¹⁾	CN19PDE ⁽¹⁾	CN18PDE	CN17PDE	CN16PDE	0000
CNPD3	005A	CN47PDE ⁽¹⁾	CN46PDE ⁽¹⁾	CN45PDE ⁽¹⁾	CN44PDE ⁽¹⁾	CN43PDE ⁽¹⁾	CN42PDE ⁽¹⁾	CN41PDE ⁽¹⁾	CN40PDE ⁽¹⁾	CN39PDE ⁽¹⁾	CN38PDE ⁽¹⁾	CN37PDE ⁽¹⁾	CN36PDE ⁽¹⁾	CN35PDE ⁽¹⁾	CN34PDE ⁽¹⁾	CN33PDE ⁽¹⁾	CN32PDE	0000
CNPD4	005C	CN63PDE	CN62PDE	CN61PDE	CN60PDE	CN59PDE	CN58PDE	CN57PDE ⁽¹⁾	CN56PDE	CN55PDE	CN54PDE	CN53PDE	CN52PDE	CN51PDE	CN50PDE	CN49PDE	CN48PDE ⁽¹⁾	0000
CNPD5	005E	CN79PDE ⁽¹⁾	CN78PDE ⁽¹⁾	CN77PDE ⁽¹⁾	CN76PDE ⁽¹⁾	CN75PDE ⁽¹⁾	CN74PDE ⁽¹⁾	CN73PDE ⁽¹⁾	-	CN71PDE	CN70PDE(1)	CN69PDE	CN68PDE	CN67PDE ⁽¹⁾	CN66PDE ⁽¹⁾	CN65PDE	CN64PDE	0000
CNPD6	0060	_	_	_	_	_	_	_	_	_	_	_	CN84PDE	CN83PDE	CN82PDE ⁽¹⁾	CN81PDE ⁽¹⁾	CN80PDE ⁽¹⁾	0000
CNEN1	0062	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0064	CN31IE	CN30IE	CN29IE	CN28IE	CN27IE	CN26IE	CN25IE	CN24IE	CN23IE	CN22IE	CN21IE ⁽¹⁾	CN20IE ⁽¹⁾	CN19IE ⁽¹⁾	CN18IE	CN17IE	CN16IE	0000
CNEN3	0066	CN47IE ⁽¹⁾	CN46IE ⁽¹⁾	CN45IE ⁽¹⁾	CN44IE ⁽¹⁾	CN43IE ⁽¹⁾	CN42IE ⁽¹⁾	CN41IE ⁽¹⁾	CN40IE ⁽¹⁾	CN39IE ⁽¹⁾	CN38IE ⁽¹⁾	CN37IE ⁽¹⁾	CN36IE ⁽¹⁾	CN35IE ⁽¹⁾	CN34IE ⁽¹⁾	CN33IE ⁽¹⁾	CN32IE	0000
CNEN4	0068	CN63IE	CN62IE	CN61IE	CN60IE	CN59IE	CN58IE	CN57IE ⁽¹⁾	CN56IE	CN55IE	CN54IE	CN53IE	CN52IE	CN51IE	CN50IE	CN49IE	CN48IE ⁽¹⁾	0000
CNEN5	006A	CN79IE ⁽¹⁾	CN78IE ⁽¹⁾	CN77IE ⁽¹⁾	CN76IE ⁽¹⁾	CN75IE ⁽¹⁾	CN74IE ⁽¹⁾	CN73IE ⁽¹⁾	_	CN71IE	CN70IE ⁽¹⁾	CN69IE	CN68IE	CN67IE ⁽¹⁾	CN66IE ⁽¹⁾	CN65IE	CN64IE	0000
CNEN6	006C	—	_	_	_	_	_	_	_	—	_	—	CN84IE	CN83IE	CN82IE ⁽¹⁾	CN81IE ⁽¹⁾	CN80IE ⁽¹⁾	0000
CNPU1	006E	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	0070	CN31PUE	CN30PUE	CN29PUE	CN28PUE	CN27PUE	CN26PUE	CN25PUE	CN24PUE	CN23PUE	CN22PUE	CN21PUE ⁽¹⁾	CN20PUE ⁽¹⁾	CN19PUE ⁽¹⁾	CN18PUE	CN17PUE	CN16PUE	0000
CNPU3	0072	CN47PUE ⁽¹⁾	CN46PUE ⁽¹⁾	CN45PUE ⁽¹⁾	CN44PUE ⁽¹⁾	CN43PUE ⁽¹⁾	CN42PUE ⁽¹⁾	CN41PUE ⁽¹⁾	CN40PUE ⁽¹⁾	CN39PUE ⁽¹⁾	CN38PUE ⁽¹⁾	CN37PUE ⁽¹⁾	CN36PUE ⁽¹⁾	CN35PUE ⁽¹⁾	CN34PUE ⁽¹⁾	CN33PUE ⁽¹⁾	CN32PUE	0000
CNPU4	0074	CN63PUE	CN62PUE	CN61PUE	CN60PUE	CN59PUE	CN58PUE	CN57PUE ⁽¹⁾	CN56PUE	CN55PUE	CN54PUE	CN53PUE	CN52PUE	CN51PUE	CN50PUE	CN49PUE	CN48PUE ⁽¹⁾	0000
CNPU5	0076	CN79PUE ⁽¹⁾	CN78PUE ⁽¹⁾	CN77PUE ⁽¹⁾	CN76PUE ⁽¹⁾	CN75PUE ⁽¹⁾	CN74PUE ⁽¹⁾	CN73PUE ⁽¹⁾	_	CN71PUE	CN70PUE ⁽¹⁾	CN69PUE	CN68PUE	CN67PUE ⁽¹⁾	CN66PUE ⁽¹⁾	CN65PUE	CN64PUE	0000
CNPU6	0078	_	_	_	_	_	_	_	_	_	—		CN84PUE	CN83PUE	CN82PUE ⁽¹⁾	CN81PUE ⁽¹⁾	CN80PUE ⁽¹⁾	0000

 Legend:
 — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

 Note
 1:
 Unimplemented in 64-pin devices; read as '0'.

TABLE	4-6:	INT	ERRUP	т солт	ROLLE	R REG	ISTER N	IAP										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	_	_	_	_	_	_	-	_	_	_	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	_	—	_	_	_	_	_	_	—	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	_	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF	T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	_	IC8IF	IC7IF	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	8800		_	PMPIF	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF	IC5IF	IC4IF	IC3IF	_	_	_	SPI2IF	SPF2IF	0000
IFS3	008A	_	RTCIF	_	—	_	_	_	_	_	INT4IF	INT3IF	_	—	MI2C2IF	SI2C2IF	_	0000
IFS4	008C	-	_	CTMUIF	_	-	_	_	LVDIF	_	_	_	_	CRCIF	U2ERIF	U1ERIF	_	0000
IFS5	008E		_	IC9IF	OC9IF	SPI3IF	SPF3IF	U4TXIF	U4RXIF	U4ERIF	USB1IF	MI2C3IF	SI2C3IF	U3TXIF	U3RXIF	U3ERIF	_	0000
IEC0	0094	_		AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE	T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	-	IC8IE	IC7IE	—	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0098		_	PMPIE	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE	IC5IE	IC4IE	IC3IE	_	_	_	SPI2IE	SPF2IE	0000
IEC3	009A	_	RTCIE	_	—		_	-	_	_	INT4IE	INT3IE	_	—	MI2C2IE	SI2C2IE	_	0000
IEC4	009C	-	_	CTMUIE	_	-	_	_	LVDIE	_	_	_	_	CRCIE	U2ERIE	U1ERIE	_	0000
IEC5	009E		_	IC9IE	OC9IE	SPI3IE	SPF3IE	U4TXIE	U4RXIE	U4ERIE	USB1IE	MI2C3IE	SI2C3IE	U3TXIE	U3RXIE	U3ERIE	_	0000
IPC0	00A4	_	T1IP2	T1IP1	T1IP0		OC1IP2	OC1IP1	OC1IP0	_	IC1IP2	IC1IP1	IC1IP0	—	INT0IP2	INT0IP1	INT0IP0	4444
IPC1	00A6	-	T2IP2	T2IP1	T2IP0		OC2IP2	OC2IP1	OC2IP0	—	IC2IP2	IC2IP1	IC2IP0	—	_	_	_	4440
IPC2	00A8		U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0	_	SPF1IP2	SPF1IP1	SPF1IP0	_	T3IP2	T3IP1	T3IP0	4444
IPC3	00AA	_		_	—		_	-	_	_	AD1IP2	AD1IP1	AD1IP0	—	U1TXIP2	U1TXIP1	U1TXIP0	0044
IPC4	00AC	-	CNIP2	CNIP1	CNIP0	-	CMIP2	CMIP1	CMIP0	_	MI2C1IP2	MI2C1IP1	MI2C1IP0	—	SI2C1IP2	SI2C1IP1	SI2C1IP0	4444
IPC5	00AE		IC8IP2	IC8IP1	IC8IP0	-	IC7IP2	IC7IP1	IC7IP0	—	—	—	—	—	INT1IP2	INT1IP1	INT1IP0	4404
IPC6	00B0	_	T4IP2	T4IP1	T4IP0		OC4IP2	OC4IP1	OC4IP0	—	OC3IP2	OC3IP1	OC3IP0	—	—	—	—	4440
IPC7	00B2	-	U2TXIP2	U2TXIP1	U2TXIP0		U2RXIP2	U2RXIP1	U2RXIP0	—	INT2IP2	INT2IP1	INT2IP0	—	T5IP2	T5IP1	T5IP0	4444
IPC8	00B4		-	—	—	-	-	-	-	—	SPI2IP2	SPI2IP1	SPI2IP0	—	SPF2IP2	SPF2IP1	SPF2IP0	0044
IPC9	00B6	_	IC5IP2	IC5IP1	IC5IP0		IC4IP2	IC4IP1	IC4IP0	_	IC3IP2	IC3IP1	IC3IP0	—	_	_	_	4440
IPC10	00B8	_	OC7IP2	OC7IP1	OC7IP0		OC6IP2	OC6IP1	OC6IP0	_	OC5IP2	OC5IP1	OC5IP0	_	IC6IP2	IC6IP1	IC6IP0	4444
IPC11	00BA	_	_	—	—	_	_	_	_	—	PMPIP2	PMPIP1	PMPIP0	_	OC8IP2	OC8IP1	OC8IP0	0044
IPC12	00BC	_	_	_	_	_	MI2C2IP2	MI2C2IP1	MI2C2IP0	_	SI2C2IP2	SI2C2IP1	SI2C2IP0	_		_		0440
IPC13	00BE	_	_	_	—	_	INT4IP2	INT4IP1	INT4IP0	_	INT3IP2	INT3IP1	INT3IP0	_	_	_	_	0440
IPC15	00C2	_	_	—	_	_	RTCIP2	RTCIP1	RTCIP0	—	_	_	_	_	_	_	_	0400

DS39975A-page 50

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-6: INTERRUPT CONTROLLER REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC16	00C4	_	CRCIP2	CRCIP1	CRCIP0	—	U2ERIP2	U2ERIP1	U2ERIP0	—	U1ERIP2	U1ERIP1	U1ERIP0	—	—	_	—	4440
IPC18	00C8	_	-	_	_	_	_	_	_	_	_	_	_	_	LVDIP2	LVDIP1	LVDIP0	0004
IPC19	00CA	_		_	_	_	_	_	_	_	CTMUIP2	CTMUIP1	CTMUIP0	_	_	_	_	0040
IPC20	00CC	_	U3TXIP2	U3TXIP1	U3TXIP0	_	U3RXIP2	U3RXIP1	U3RXIP0		U3ERIP2	U3ERIP1	U3ERIP0	_	—	_	_	4440
IPC21	00CE	_	U4ERIP2	U4ERIP1	U4ERIP0		USB1IP2	USB1IP1	USB1IP0		MI2C3IP2	MI2C3IP1	MI2C3IP0	-	SI2C3IP2	SI2C3IP1	SI2C3IP0	4444
IPC22	00D0	_	SPI3IP2	SPI3IP1	SPI3IP0	_	SPF3IP2	SPF3IP1	SPF3IP0	_	U4TXIP2	U4TXIP1	U4TXIP0	_	U4RXIP2	U4RXIP1	U4RXIP0	4444
IPC23	00D2	_	_	_	_	_	_	_	_		IC9IP2	IC9IP1	IC9IP0	_	OC9IP2	OC9IP1	OC9IP0	0044
INTTREG	00E0	CPUIRQ	_	VHOLD	_	ILR3	ILR2	ILR1	ILR0		VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-7: TIMER REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1 F	Register								0000
PR1	0102								Timer1 Peri	od Register								FFFF
T1CON	0104	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS		0000
TMR2	0106		Timer2 Register															0000
TMR3HLD	0108						Time	er3 Holding I	Register (for	32-bit timer	operations o	nly)						0000
TMR3	010A								Timer3 F	Register								0000
PR2	010C								Timer2 Peri	od Register								FFFF
PR3	010E								Timer3 Peri	od Register								FFFF
T2CON	0110	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_	0000
T3CON	0112	TON	_	TSIDL			_	_	_		TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000
TMR4	0114								Timer4 F	Register								0000
TMR5HLD	0116						Ti	imer5 Holdir	g Register (or 32-bit ope	erations only	')						0000
TMR5	0118								Timer5 F	Register								0000
PR4	011A								Timer4 Peri	od Register								FFFF
PR5	011C								Timer5 Peri	od Register								FFFF
T4CON	011E	TON	_	TSIDL			_	_	_		TGATE	TCKPS1	TCKPS0	T45	_	TCS	_	0000
T5CON	0120	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

CTBUF 0144 Input Capture 1 Input Capture 2 Input Capture 3 Input Capture 3 <t< th=""><th>ABLE 4</th><th>4-8:</th><th>INPU</th><th>I CAPI</th><th>URE R</th><th>EGISTE</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></t<>	ABLE 4	4-8:	INPU	I CAPI	URE R	EGISTE													
CICON2 0142	ile Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1BUF 0144 Input Capture 1 Input Capture 2 Input Capture 3 Input Capture 4 Input Capture 4 <t< td=""><td>1CON1</td><td>0140</td><td>_</td><td>_</td><td>ICSIDL</td><td>ICTSEL2</td><td>ICTSEL1</td><td>ICTSEL0</td><td>_</td><td>—</td><td>_</td><td>ICI1</td><td>ICI0</td><td>ICOV</td><td>ICBNE</td><td>ICM2</td><td>ICM1</td><td>ICM0</td><td>0000</td></t<>	1CON1	0140	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
GTMR 0146 input Capture 1 Timer Value Register GCTMR 0146 — — — ICTSEL2 ICTSEL2 ICTSEL0 — — ICT ICT0 ICOV ICON ICON <t< td=""><td>1CON2</td><td>0142</td><td>_</td><td>_</td><td>_</td><td>—</td><td>_</td><td>_</td><td>_</td><td>IC32</td><td>ICTRIG</td><td>TRIGSTAT</td><td>—</td><td>SYNCSEL4</td><td>SYNCSEL3</td><td>SYNCSEL2</td><td>SYNCSEL1</td><td>SYNCSEL0</td><td>000D</td></t<>	1CON2	0142	_	_	_	—	_	_	_	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
C2CON1 0148 — — ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 — — ICT ICD ICOV ICBNE ICAL ICM ICAL ICAL <thi< td=""><td>1BUF</td><td>0144</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Input Cap</td><td>oture 1 Buffe</td><td>er Register</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></thi<>	1BUF	0144								Input Cap	oture 1 Buffe	er Register							0000
C2CON2 014A	1TMR	0146								Input Captur	e 1 Timer Va	alue Register							xxxx
C2BUF 014C Input Capture 2 Buffer Register IC2TMR 014E Input Capture 2 Timer Value Register IC3CON1 0152 — — — — — — — — — SYNCSEL3	2CON1	0148	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
C2TMR 014E input Capture 2 Timer Value Register IC3CON1 0150 - - ICSID ICTSL2 ICTSL1 ICTSL0 - - ICI1 ICO ICON ICBNE ICM2 ICM1 ICM2 ICM2 ICM1 ICM2 ICM2 ICM1 ICI3 IC3DCN2 0154 - - - - - ICI1 ICI0 ICOV ICBNE SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL4 SYNCSEL4 SYNCSEL4 SYNCSEL4 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL4 SYNCSEL4 SYNCSEL4 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL4 SYNCSEL4 SYNCSEL4 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL4 SYNCSEL4 SYNCSEL4	2CON2	014A	_	_	_	_	_		_	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
C3CONT 0150 — — ICTSL ICTSL ICTSL ICTSL ICTSL ICTSL ICM2 ICM2 ICM2 ICM2 ICM2 ICM1 ICM2 ICM2 ICM2 ICM2 ICM2 ICM1 ICM2 ICM1 ICM2 <	2BUF	014C				•				Input Cap	oture 2 Buffe	er Register		•	•	•	•	•	0000
C3CON2 0152 IC32 ICTRIG TRIGSTAT SYNCSEL3 SYNCSEL4 <td>2TMR</td> <td>014E</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Input Captur</td> <td>e 2 Timer Va</td> <td>alue Register</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>xxxx</td>	2TMR	014E								Input Captur	e 2 Timer Va	alue Register							xxxx
C3BUF 0154 Input Capture 3 Buffer Register IC3TMR 0156	3CON1	0150	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
ICSTMR 0156 Input Capture 3 Timer Value Register IC4CON1 0158 - - ICSDL ICTSEL2 ICTSEL1 ICTSEL0 - - IC11 ICO ICOV ICBNE ICM2 ICM1 ICIT	3CON2	0152	_	_	_	—	_	_		IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC4CON1 0158	3BUF	0154		Input Capture 3 Buffer Register Input Capture 3 Timer Value Register															0000
IC4CON2 015A — — — — — IC32 ICTRIG TRIGSTAT — SYNCSEL3 SYNC	3TMR	0156		Input Capture 3 Buffer Register Input Capture 3 Timer Value Register — — ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 — — ICI1 ICI0 ICOV ICBNE ICM2 ICM1 ICI															xxxx
IC4BUF 015C Input Capture 4 Buffer Register IC4TMR 015E Input Capture 4 Timer Value Register IC5C0N1 0160 — — ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 — — IC1 IC10 ICOV ICBNE ICM1 ICSON2 IC5C0N2 0162 — — — — — IC11 IC10 ICOV ICBNE ICM1 ICSCON2 IC5C0N2 0164 — — — — Input Capture 5 Buffer Register IC6C0N1 0168 — — ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 — — IC11 IC10 ICOV ICBNE SYNCSEL2 SYNCSEL3	4CON1	0158	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC4TMR 016E Input Capture 4 Timer Value Register IC5CON1 0160 - - ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 - - IC11 IC10 ICOV ICBNE ICM2 ICM1 IC IC5CON1 0160 - - - - - - SYNCSEL3 SYNCSEL4 SYNCSEL3	4CON2	015A	_	_	_	—	_	_	_	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
ICSCON1 0160 - - ICSID ICTSEL2 ICTSEL1 ICTSEL1 ICTSEL0 - - ICI ICI0 ICOV ICBNE ICM2 ICM1 ICM1 ICSCON2 0162 - - - - - ICTSEL1 ICTSEL1 ICTSEL1 ICTSEL1 ICTSEL2 ICTSEL2 ICTSEL2 SYNCSEL3 SYNCSEL3 <td< td=""><td>4BUF</td><td>015C</td><td></td><td colspan="14"> ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 IC1 IC10 ICOV ICBNE ICM2 ICM1 IC IC10 ICOV ICBNE ICM2 ICM1 IC IC32 ICTRIG TRIGSTAT SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL4</td><td>•</td><td>0000</td></td<>	4BUF	015C		ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 IC1 IC10 ICOV ICBNE ICM2 ICM1 IC IC10 ICOV ICBNE ICM2 ICM1 IC IC32 ICTRIG TRIGSTAT SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL4														•	0000
ICSCON2 0162 — — — — — IC32 ICTRIG TRIGSTAT — SYNCSEL3 SYNC	4TMR	015E								Input Captur	e 4 Timer Va	alue Register							xxxx
ICSBUF 0164 Input Capture 5 Buffer Register ICSTMR 0166 Input Capture 5 Timer Value Register ICSCON1 0168 ICSIDL ICTSEL2 ICTSEL2 ICTSEL1 ICTSEL0 IC11 IC0 ICOV ICBNE ICM2 ICM1 ICM2 ICM1 IC IC6BUF 0166 IC32 ICTRIG TRIGSTAT SYNCSEL3 SYNCSEL2 SYNCSEL2 SYNCSEL3	5CON1	0160	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
ICSTMR 0166 Input Capture 5 Timer Value Register IC6CON1 0168 - - ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 - - IC11 ICI0 ICOV ICBNE ICM2 ICM1 IC IC6CON2 016A - - - - - IC11 ICI0 ICOV ICBNE ICM2 ICM1 IC IC6BUF 016C - - - - Input Capture 6 Buffer Register Input Capture 6 Timer Value Register ICOV ICBNE ICM2 ICM1 IC IC7CON1 0170 - - ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 - - IC11 ICI0 ICOV ICBNE ICM2 ICM1 ICM2 ICM1 ICCV ICM2 ICM1 ICM2	5CON2	0162		_		_			_	IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC6CON1 0168 - - IC3DL ICTSEL2 ICTSEL1 ICTSEL0 - - IC11 IC10 ICOV ICBNE ICM2 ICM1 IC6C0N2 016A - - - - ICTRIG TRIGSTAT - SYNCSEL3 SYNCSEL2 SYNCSEL3 SY	5BUF	0164				•				Input Cap	oture 5 Buffe	er Register		•	•	•	•	•	0000
IC6CON2 016A — — — — — IC32 ICTRIG TRIGSTAT — SYNCSEL3 SYNC	5TMR	0166								Input Captur	e 5 Timer Va	alue Register							xxxx
IC6BUF 016C Input Capture 6 Buffer Register IC6TMR 016E Input Capture 6 Timer Value Register IC7CON1 0170 - - ICTSEL2 ICTSEL2 ICTSEL1 ICTSEL0 - - IC11 IC10 ICOV ICBNE ICM2 ICM1 I IC7CON1 0170 - - - - - - IC12 ICI1 ICI0 ICOV ICBNE ICM2 ICM1 I IC7CON2 0172 - - - - - - - IC32 ICTRIG TRIGSTAT - SYNCSEL3 SYN	6CON1	0168	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
ICGTMR 016E Input Capture 6 Timer Value Register ICGTON1 0170 - - ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 - - IC11 ICI0 ICOV ICBNE ICM2 ICM1 ICM1 IC7CON1 0170 - - - - IC11 ICI0 ICOV ICBNE ICM2 ICM1 ICM1 IC7CON2 0172 - - - - IC32 ICTRIG TRIGSTAT - SYNCSEL3 SYNCSEL2 SYNCSEL2 SYNCSEL3 SYNCSEL2 SYNCSEL2 SYNCSEL1 SYNCSEL3 SYNCSEL2 SYNCSEL3 SYNCSEL2 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL2 SYNCSEL3 SYNCSEL2 SYNCSEL4 SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL3 SYNCSEL3 SYNCSEL2 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL3 SYNCSEL2 SYNCSEL3 SYNCSEL3 SYNCSEL2 SYNCSEL3 SYNCSEL3 SYNCSEL2 SYNCSEL3 SYNCSEL3 <	6CON2	016A	_	_	_	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
ICTCON1 0170 — ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 — — IC11 IC10 ICOV ICBNE ICM2 ICM1 ICM1 IC7CON2 0172 — — — — — — ICTSEL1 ICTSEL2 ICTSEL1 ICTSEL0 — — IC11 IC10 ICOV ICBNE ICM2 ICM1 ICM1 IC7C0N2 0172 — — — — — — IC32 ICTRIG TRIGSTAT — SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL3 SYNCSEL2 SYNCSEL1 ICTSUN ICTSUN ICTSUN ICTSEL2 ICTSEL1 ICTSEL0 — — — IC11 IC10 ICOV ICBNE ICM2 ICM1 ICM1 ICM2 ICM1 ICM2 ICM1 ICM1 ICM2 ICM1	6BUF	016C				•				Input Cap	oture 6 Buffe	er Register		•	•	•	•	•	0000
IC7CON2 0172 - - - - IC32 ICTRIG TRIGSTAT - SYNCSEL3 SYNCSEL2 SYNCSEL2 SYNCSEL3 SYNCSEL2 SYNCSEL3 <	6TMR	016E								Input Captur	e 6 Timer Va	alue Register							xxxx
IC7BUF 0174 Input Capture 7 Buffer Register IC7TMR 0176 Input Capture 7 Timer Value Register IC8CON1 0178 — — ICTSEL2 ICTSEL3	7CON1	0170	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC7TMR 0176 Input Capture 7 Timer Value Register IC8CON1 0178 - - ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 - - - ICI1 ICI0 ICOV ICBNE ICM2 ICM1 ICM1 IC8CON1 0178 - - ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 - - - ICI1 ICI0 ICOV ICBNE ICM2 ICM1 ICM1 IC8CON2 017A - - - - - - - - SYNCSEL3 SYNCSEL4 SYNCSEL4 SYNCSEL4 SYNCSEL4 SYNCSEL4 SYNCSEL3 SYNCSEL4 SYNCSEL4 SYNCSEL3 SYNCSEL4 SYNCSEL3 SYNCSEL4 SYNCSEL4 SYNCSEL4 SYNCSEL4 SYNCSEL4 SYNCSEL3 SYNCSEL4	7CON2	0172	_	_	_	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC8CON1 0178 - - ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 - - - ICI1 ICI0 ICOV ICBNE ICM2 ICM1 ICM1 IC8CON2 017A - - - - IC32 ICTRIG TRIGSTAT - SYNCSEL3 SYNCSEL2 SYNCSEL3 SYNCSEL4 SYNCSEL4 SYNCSEL4 SYNCSEL4 SYNCSE13 SYNCSEL4 SYNCSE13 SYNCSE14 SYNCSE12 SYNCSE14 SY	7BUF	0174								Input Cap	oture 7 Buffe	er Register							0000
IC8CON2 017A — — — — — IC32 ICTRIG TRIGSTAT — SYNCSEL3 SYNCSEL2 SYNCSEL3 SYNC	7TMR	0176								Input Captur	e 7 Timer Va	alue Register							xxxx
IC8BUF 017C Input Capture 8 Buffer Register IC8TMR 017E Input Capture 8 Buffer Register IC9CON1 0180 — — ICSIDL ICTSEL2 ICTSEL2 ICTSEL1 ICTSEL0 — — — ICI1 ICI0 ICOV ICBNE ICM2 ICM1 ICM1 IC9CON2 0182 — — — — — — IC32 ICTRIG TRIGSTAT — SYNCSEL3 SYNCSEL2 SYNCSEL1 S IC9BUF 0184	8CON1	0178	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC8TMR 017E Input Capture 8 Timer Value Register IC9CON1 0180 — — ICSIDL ICTSEL2 ICTSEL2 ICTSEL1 ICTSEL0 — — ICI1 ICI0 ICOV ICBNE ICM2 ICM1 ICM1 IC9CON2 0182 — — — — — IC32 ICTRIG TRIGSTAT — SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL1 SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL3 SYNCSEL4 SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL4 SYNCSEL5 <t< td=""><td>8CON2</td><td>017A</td><td>—</td><td>_</td><td>—</td><td>_</td><td></td><td></td><td>_</td><td>IC32</td><td>ICTRIG</td><td>TRIGSTAT</td><td></td><td>SYNCSEL4</td><td>SYNCSEL3</td><td>SYNCSEL2</td><td>SYNCSEL1</td><td>SYNCSEL0</td><td>000D</td></t<>	8CON2	017A	—	_	—	_			_	IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC9CON1 0180 ICSIDL ICTSEL2 ICTSEL1 ICTSEL0 ICI1 ICI0 ICOV ICBNE ICM2 ICM1 IC9CON2 0182 IC32 ICTRIG TRIGSTAT SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL4 SYNCSEL3 SYNCSEL4 SYNCSEL3 SYNCSEL1 SYNCSEL4	8BUF	017C								Input Cap	oture 8 Buffe	er Register							0000
IC9CON2 0182 — — — — IC32 ICTRIG TRIGSTAT — SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL3 IC9BUF 0184	8TMR	017E								Input Captur	e 8 Timer Va	alue Register							xxxx
IC9BUF 0184 Input Capture 9 Buffer Register IC9TMR 0186 Input Capture 9 Timer Value Register	9CON1	0180	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC9TMR 0186 Input Capture 9 Timer Value Register	9CON2	0182	_	_	—	—	—	_	_	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
	9BUF	0184								Input Cap	oture 9 Buffe	er Register			•			•	0000
	9TMR	0186								Input Captur	e 9 Timer Va	alue Register							xxxx
Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	egend:	— = u	nimplement	ed, read as	'0'. Reset v	alues are sh	own in hexa	decimal.											<u> </u>

TABLE 4-8: INPUT CAPTURE REGISTER MAP

TABLE	4-9:	OUT	ГРИТ С	OMPA	RE REG	ISTER I	MAP											
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON1	0190	—	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC1CON2	0192	FLTMD	FLTOUT	FLTTRIEN	OCINV		DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC1RS	0194								Output Comp	are 1 Seconda	ny Register							0000
OC1R	0196								Output	Compare 1 Re	gister							0000
OC1TMR	0198								Output Compa	are 1 Timer Va	ue Register							xxxx
OC2CON1	019A	_	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC2CON2	019C	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC2RS	019E								Output Comp	are 2 Seconda	ny Register							0000
OC2R	01A0								Output	Compare 2 Re	gister							0000
OC2TMR	01A2																	xxxx
OC3CON1	01A4	_	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC3CON2	01A6	FLTMD	FLTOUT FLTTRIEN OCINV — DCB1 DCB0 OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL3 Output Compare 3 Secondary Register															000C
OC3RS	01A8		ID FLTOUT FLTTRIEN OCINV — DCB1 DCB0 OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNC															0000
OC3R	01AA		Output Compare 3 Secondary Register Output Compare 3 Register															0000
OC3TMR	01AC		Output Compare 3 Secondary Register															xxxx
OC4CON1	01AE	—	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC4CON2	01B0	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC4RS	01B2								Output Comp	are 4 Seconda	ny Register							0000
OC4R	01B4								Output	Compare 4 Re	gister							0000
OC4TMR	01B6								Output Compa	are 4 Timer Va	ue Register							xxxx
OC5CON1	01B8	_	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT1	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC5CON2	01BA	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC5RS	01BC								Output Comp	are 5 Seconda	ny Register							0000
OC5R	01BE								Output	Compare 5 Re	gister							0000
OC5TMR	01C0								Output Compa	are 5 Timer Va	ue Register							xxxx
OC6CON1	01C2	_	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC6CON2	01C4	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC6RS	01C6								Output Comp	are 6 Seconda	ny Register							0000
OC6R	01C8								Output	Compare 6 Re	gister							0000
OC6TMR	01CA								Output Compa	are 6 Timer Va	ue Register							xxxx
OC7CON1	01CC	—	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC7CON2	01CE	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC7RS	01D0								Output Comp	are 7 Seconda	ry Register							0000
OC7R	01D2								Output	Compare 7 Re	gister							0000
OC7TMR	01D4								Output Compa	are 7 Timer Va	ue Register							xxxx

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS39975A-page 53

TABLE 4-9: OUTPUT COMPARE REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC8CON1	01D6	_	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC8CON2	01D8	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC8RS	01DA								Output Compa	are 8 Seconda	ry Register							0000
OC8R	01DC								Output 0	Compare 8 Re	gister							0000
OC8TMR	01DE								Output Compa	re 8 Timer Val	ue Register							xxxx
OC9CON1	01E0		_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC9CON2	01E2	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC9RS	01E4								Output Compa	are 9 Seconda	ry Register							0000
OC9R	01E6								Output 0	Compare 9 Re	gister							0000
OC9TMR	01E8								Output Compa	re 9 Timer Val	ue Register							xxxx
Legend:	_=	unimpleme	nted, read	as '0'. Reset	values are	shown in he	xadecimal.											

TABLE 4-10: I²C™ REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	_	_	—	_		_	_	_				I2C1 Receiv	/e Register				0000
I2C1TRN	0202		_	—	_	_	_	_	_				I2C1 Transm	nit Register				00FF
I2C1BRG	0204	_		_	_			_				I2C1 Baud I	Rate Generat	or Register				0000
I2C1CON	0206	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW SMEN GCEN STREN ACKDT ACKEN RCEN PEN RSEN SEN										
I2C1STAT	0208	ACKSTAT	TRSTAT	—	_	_	BCL											0000
I2C1ADD	020A	_		_	_							I2C1 Addre	ss Register					0000
I2C1MSK	020C	—	_	_	_	_	_				12	C1 Address	Mask Registe	er				0000
I2C2RCV	0210	—	—	—	—	_	—	—	—				I2C2 Receiv	/e Register				0000
I2C2TRN	0212	—	_	—	—	_	_	—	_				I2C2 Transm	nit Register				00FF
I2C2BRG	0214	_	_	—	_	_	_	_				I2C2 Baud I	Rate Generat	or Register				0000
I2C2CON	0216	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C2STAT	0218	ACKSTAT	TRSTAT	—	—	-	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
I2C2ADD	021A	_		—	_							I2C2 Addre	ss Register					0000
I2C2MSK	021C	_		—	_						12	C2 Address	Mask Registe	er				0000
I2C3RCV	0270	_		—	_			_	—				I2C3 Receiv	/e Register				0000
I2C3TRN	0272	_		—	_			_	—				I2C3 Transm	nit Register				00FF
I2C3BRG	0274	_		_	_			_				I2C3 Baud I	Rate Generat	or Register				0000
I2C3CON	0276	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW										
I2C3STAT	0278	ACKSTAT	TRSTAT	—			BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	s	R/W	RBF	TBF	0000
I2C3ADD	027A	_	_	—	—		_					I2C3 Addre	ss Register					0000
I2C3MSK	027C	_	_	_	_	_	_		I2C3 Address Mask Register									

TABLE 4-11: UART REGISTER MAPS

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets			
U1MODE	0220	UARTEN	-	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000			
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110			
U1TXREG	0224	_	_	_	_	_	_	_				UART1	Transmit Re	gister				xxxx			
U1RXREG	0226	_		_		_	_	_				UART1	Receive Re	gister				0000			
U1BRG	0228							UART1 Baud Rate Generator Prescaler Register													
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000			
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110			
U2TXREG	0234	_	_	_	_	_	_	_				UART2	Transmit Re	gister				xxxx			
U2RXREG	0236	_	_	_	_	_	_	_				UART2	Receive Re	gister				0000			
U2BRG	0238							UART2 Bau	id Rate Gene	erator Prescale	er Register							0000			
U3MODE	0250	UARTEN		USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000			
U3STA	0252	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110			
U3TXREG	0254	—		—		_	—	_				UART3	Transmit Re	gister				xxxx			
U3RXREG	0256	_	_	—	-	_	—	_				UART3	Receive Re	gister				0000			
U3BRG	0258							UART3 Bau	id Rate Gene	erator Prescale	er Register							0000			
U4MODE	02B0	UARTEN		USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000			
U4STA	02B2	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	KBF TRMT URXISEL1 URXISEL0 ADDEN RIDLE PERR FERR OERR URXDA												
U4TXREG	02B4	—		—		—	—	_													
U4RXREG	02B6	_		_		_	_	_	UART4 Receive Register 00												
U4BRG	02B8							UART4 Bau	id Rate Gene	erator Prescale	er Register							0000			
Legend:		molemented	road as 'o'	Poset values	are chown	in hovedooi															

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: SPI REGISTER MAPS

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	—	SPISIDL			SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI1CON2	0244	FRMEN	SPIFSD	SPIFPOL	_	_	_	_	_	_	_	_	_	—	—	SPIFE	SPIBEN	0000
SPI1BUF	0248							SPI	1 Transmit ar	d Receive B	uffer							0000
SPI2STAT	0260	SPIEN	—	SPISIDL	-	-	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI2CON2	0264	FRMEN	SPIFSD	SPIFPOL	_	_	_	_	_	_	_	_	_	—	_	SPIFE	SPIBEN	0000
SPI2BUF	0268							SPI	2 Transmit ar	d Receive B	uffer							0000
SPI3STAT	0280	SPIEN	_	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI3CON1	0282	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI3CON2	0284	FRMEN	SPIFSD	SPIFPOL	_	_	_	_	_	_	_	_	_	—	_	SPIFE	SPIBEN	0000
SPI3BUF	0288							SPI	3 Transmit ar	d Receive B	uffer							0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: PORTA REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit2	Bit 1	Bit 0	All Resets
TRISA	02C0	TRISA15	TRISA14	_	—		TRISA10	TRISA9		TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	C6FF
PORTA	02C2	RA15	RA14	_	_	_	RA10	RA9	_	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx
LATA	02C4	LATA15	LATA14	_	_	_	LATA10	LATA9	_	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
ODCA	02C6	ODA15	ODA14	_	—	-	ODA10	ODA9		ODA7	ODA6	ODA5	ODA4	ODA3	ODA2	ODA1	ODA0	0000

 Legend:
 -- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices.

 Note
 1:
 PORTA and all associated bits are unimplemented on 64-pin devices and read as '0'. Bits are available on 100-pin devices only, unless otherwise noted.

TABLE 4-14: PORTB REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	02CC	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
ODCB	02CE	ODB15	ODB14	ODB13	ODB12	ODB11	ODB10	ODB9	ODB8	ODB7	ODB6	ODB5	ODB4	ODB3	ODB2	ODB1	ODB0	0000

Legend: Reset values are shown in hexadecimal.

TABLE 4-15: PORTC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4 ⁽¹⁾	Bit 3 ⁽¹⁾	Bit 2 ⁽¹⁾	Bit 1 ⁽¹⁾	Bit 0	All Resets
TRISC	02D0	TRISC15	TRISC14	TRISC13	TRISC12	_	_	_	_	_			TRISC4	TRISC3	TRISC2	TRISC1	_	F01E
PORTC	02D2	RC15 ^(2,3)	RC14	RC13	RC12 ⁽²⁾	_	_	_	_	_	_	_	RC4	RC3	RC2	RC1	_	xxxx
LATC	02D4	LATC15	LATC14	LATC13	LATC12	_	_	_	_	_	_	_	LATC4	LATC3	LATC2	LATC1	_	xxxx
ODCC	02D6	ODC15	ODC14	ODC13	ODC12		_	_	_	_	_	_	ODC4	ODC3	ODC2	ODC1	_	0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices.

Note 1: Bits are unimplemented in 64-pin devices; read as '0'.

RC12 and RC15 are only available when the primary oscillator is disabled or when EC mode is selected (POSCMD<1:0> Configuration bits = 11 or 00); otherwise read as '0'. RC15 is only available when the POSCMD<1:0> Configuration bits = 11 or 00 and the OSCIOFN Configuration bit = 1. 2:

3:

TABLE 4-16: PORTD REGISTER MAP

File Name	Addr	Bit 15 ⁽¹⁾	Bit 14 ⁽¹⁾	Bit 13 ⁽¹⁾	Bit 12 ⁽¹⁾	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	02D8	TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFFF
PORTD	02DA	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
LATD	02DC	LATD15	LATD14	LATD13	LATD12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
ODCD	02DE	ODD15	ODD14	ODD13	ODD12	ODD11	ODD10	ODD9	ODD8	ODD7	ODD6	ODD5	ODD4	ODD3	ODD2	ODD1	ODD0	0000

- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices. Legend:

Note 1: Bits are unimplemented in 64-pin devices; read as '0'.

TABLE 4-17: PORTE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9 ⁽¹⁾	Bit 8 ⁽¹⁾	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	02E0	_	_	—	_	_	—	TRISE9	TRISE8	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	03FF
PORTE	02E2	_	_	_	_	_	_	RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
LATE	02E4	_	_	_	_	_	_	LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx
ODCE	02E6	_	_	_	_	_	_	ODE9	ODE8	ODE7	ODE6	ODE5	ODE4	ODE3	ODE2	ODE1	ODE0	0000

- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices. Legend:

Note 1: Bits are unimplemented in 64-pin devices; read as '0'.

TABLE 4-18: PORTF REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13 ⁽¹⁾	Bit 12 ⁽¹⁾	Bit 11	Bit 10	Bit 9	Bit 8 ⁽¹⁾	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 ⁽¹⁾	Bit 1	Bit 0	All Resets
TRISF	02E8	_		TRISF13	TRISF12	_	_	_	TRISF8	TRISF7		TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	31BF
PORTF	02EA	_	_	RF13	RF12		_	_	RF8	RF7	_	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
LATF	02EC	-		LATF13	LATF12	-	-		LATF8	LATF7		LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
ODCF	02EE	—	_	ODF13	ODF12	_	_	_	ODF8	ODF7	_	ODF5	ODF4	ODF3	ODF2	ODF1	ODF0	0000

 Legend:
 - = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices.

 Note
 1:
 Bits are unimplemented in 64-pin devices; read as '0'.

TABLE 4-19: PORTG REGISTER MAP

File Name	Addr	Bit 15 ⁽¹⁾	Bit 14 ⁽¹⁾	Bit 13 ⁽¹⁾	Bit 12 ⁽¹⁾	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 ⁽¹⁾	Bit 0 ⁽¹⁾	All Resets
TRISG	02F0	TRISG15	TRISG14	TRISG13	TRISG12	_	_	TRISG9	TRISG8	TRISG7	TRISG6	_	_	TRISG3	TRISG2	TRISG1	TRISG0	F3CF
PORTG	02F2	RG15	RG14	RG13	RG12	_	_	RG9	RG8	RG7	RG6	_	_	RG3	RG2	RG1	RG0	xxxx
LATG	02F4	LATG15	LATG14	LATG13	LATG12	_	_	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	LATG1	LATG0	xxxx
ODCG	02F6	ODG15	ODG14	ODG13	ODG12		_	ODG9	ODG8	ODG7	ODG6	_	_	ODG3	ODG2	ODG1	ODG0	0000

- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices. Legend:

Bits are unimplemented in 64-pin devices; read as '0'. Note 1:

TABLE 4-20: PAD CONFIGURATION REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PADCFG	02FC	_	_		_				_		_	_				RTSECSEL	PMPTTL	0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-21: ADC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Da	ta Buffer 0								xxxx
ADC1BUF1	0302								ADC Da	ta Buffer 1								xxxx
ADC1BUF2	0304								ADC Da	ta Buffer 2								xxxx
ADC1BUF3	0306								ADC Da	ta Buffer 3								xxxx
ADC1BUF4	0308								ADC Da	ta Buffer 4								xxxx
ADC1BUF5	030A								ADC Da	ta Buffer 5								xxxx
ADC1BUF6	030C								ADC Da	ta Buffer 6								xxxx
ADC1BUF7	030E								ADC Da	ta Buffer 7								xxxx
ADC1BUF8	0310								ADC Da	ta Buffer 8								xxxx
ADC1BUF9	0312								ADC Da	ta Buffer 9								xxxx
ADC1BUFA	0314								ADC Dat	a Buffer 10								xxxx
ADC1BUFB	0316								ADC Dat	a Buffer 11								xxxx
ADC1BUFC	0318								ADC Dat	a Buffer 12								xxxx
ADC1BUFD	031A								ADC Dat	a Buffer 13								xxxx
ADC1BUFE	031C								ADC Dat	a Buffer 14								xxxx
ADC1BUFF	031E								ADC Dat	a Buffer 15								xxxx
ADC1BUF10	0340								ADC Dat	a Buffer 16								xxxx
ADC1BUF11	0342								ADC Dat	a Buffer 17								xxxx
ADC1BUF12	0344								ADC Dat	a Buffer 18								xxxx
ADC1BUF13	0346								ADC Dat	a Buffer 19								xxxx
ADC1BUF14	0348								ADC Dat	a Buffer 20								xxxx
ADC1BUF15	034A								ADC Dat	a Buffer21								xxxx
ADC1BUF16	034C								ADC Dat	a Buffer 22								xxxx
ADC1BUF17	034E								ADC Dat	a Buffer 23								xxxx
ADC1BUF18	0350								ADC Dat	a Buffer 24								xxxx
ADC1BUF19	0352								ADC Dat	a Buffer 25								xxxx
ADC1BUF1A	0354								ADC Dat	a Buffer 26								xxxx
ADC1BUF1B	0356								ADC Dat	a Buffer 27								xxxx
ADC1BUF1C	0358								ADC Dat	a Buffer 28								xxxx
ADC1BUF1D	035A								ADC Dat	a Buffer 29								xxxx
ADC1BUF1E	035C								ADC Dat	a Buffer 30								xxxx
ADC1BUF1F	035E								ADC Dat	a Buffer 31								xxxx
				Description														

PIC24FJ256GB210 FAMILY

 Legend:
 — = unimplemented, read as '0', r = Reserved, maintain as '0'. Reset values are shown in hexadecimal.

 Note
 1:
 Unimplemented in 64-pin devices, read as '0'

TABLE 4-21: ADC REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
AD1CON1	0320	ADON	_	ADSIDL	_	_	_	FORM1	FORM0	SSRC2	SSRC1	SSRC0	_	_	ASAM	SAMP	DONE	0000
AD1CON2	0322	VCFG2	VCFG1	VCFG0	r	_	CSCNA			BUFS	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD1CON3	0324	ADRC	r	r	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS	0328	CH0NB	_	_	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA	—		CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1CSSH	032E	_			_	CSSL27	CSSL26	CSSL25	CSSL24	CSSL23 ⁽¹⁾	CSSL22 ⁽¹⁾	CSSL21 ⁽¹⁾	CSSL20 ⁽¹⁾	CSSL19 ⁽¹⁾	CSSL18 ⁽¹⁾	CSSL17 ⁽¹⁾	CSSL16 ⁽¹⁾	0000
AD1CSSL	0330	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000

Legend: — = unimplemented, read as '0', r = Reserved, maintain as '0'. Reset values are shown in hexadecimal. Note 1: Unimplemented in 64-pin devices, read as '0'

TABLE 4-22: CTMU REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CTMUCON	033C	CTMUEN		CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	EDG2POL	EDG2SEL1	EDG2SEL0	EDG1POL	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	0000
CTMUICON	033E	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	_	_	_	_	_	_	_	_	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-23: USB OTG REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1OTGIR ⁽²⁾	0480	_	_	_	_	_	_	_	_	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	—	VBUSVDIF	0000
U1OTGIE ⁽²⁾	0482	_	—	—	_	_	_	_	_	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE	0000
U1OTGSTAT ²⁾	0484	-	_	-	-	_	_	_	_	ID	_	LSTATE	_	SESVD	SESEND	_	VBUSVD	0000
U10TGCON(2)	0486	_	—	—	_	_	_	_	_	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS	0000
U1PWRC	0488	_	—	—	_	_	_	_	_	UACTPND	_	_	USLPGRD	_	_	USUSPND	USBPWR	0000
U1IR	048A ⁽¹⁾	-	_	_	-	_	_	_	_	STALLIF	_	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF	0000
		-	-	_		_	_	_	_	STALLIF	ATTACHIF ⁽¹⁾	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	DETACHIF ⁽¹⁾	0000
U1IE	048C ⁽¹⁾	_	—	—	_	_	_	_	_	STALLIE	_	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE	0000
		-	_	_	-	_	_	_	_	STALLIE	ATTACHIE ⁽¹⁾	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	DETACHIE ⁽¹⁾	0000
U1EIR	048E ⁽¹⁾	-	-	_		_	_	_	_	BTSEF	_	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF	0000
		_	—	—	_	_	_	_	_	BTSEF	_	DMAEF	BTOEF	DFN8EF	CRC16EF	EOFEF ⁽¹⁾	PIDEF	0000
U1EIE	0490 ⁽¹⁾	_	_	_	_	_	_	_	_	BTSEE	_	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE	PIDEE	0000
		_	_	_	_	_	_	_	_	BTSEE	_	DMAEE	BTOEE	DFN8EE	CRC16EE	EOFEE ⁽¹⁾	PIDEE	0000
U1STAT	0492	_	_	—	_		_		_	ENDPT3	ENDPT2	ENDPT1	ENDPT0	DIR	PPBI	_	_	0000
U1CON	0494 ⁽¹⁾	_	_	_	_	_	_	_	_	_	SE0	PKTDIS	_	HOSTEN	RESUME	PPBRST	USBEN	0000
		_	_	—	_		_		_	JSTATE ⁽¹⁾	SE0	TOKBUSY	USBRST	HOSTEN	RESUME	PPBRST	SOFEN ⁽¹⁾	0000
U1ADDR	0496	_	_	_	_		_		-	LSPDEN ⁽¹⁾			USB Device Ac	ldress (DEVA	DDR) Register	•		0000
U1BDTP1	0498	_	_	_	_		_		_		E	Buffer Descripto	r Table Base Ad	dress Registe	er		_	0000
U1FRML	049A	_	_	—	_		_		_			F	Frame Count Re	gister Low By	te			0000
U1FRMH	049C	_	_	_	_		_		-	—	_	_	_	_	Frame (Count Register	High Byte	0000
U1TOK ⁽²⁾	049E	_	_	_	_	_	_	_	_	PID3	PID2	PID1	PID0	EP3	EP2	EP1	EP0	0000
U1SOF ⁽²⁾	04A0	_	_	—	_		_		_				Start-of-Frame (Count Registe	er	•		0000
U1CNFG1	04A6	_	_	_	_		_		-	UTEYE	UOEMON	_	USBSIDL	_	_	PPB1	PPB0	0000
U1CNFG2	04A8	_	_	_	_		_		_	_	_	UVCMPSEL	PUVBUS	EXTI2CEN	UVBUSDIS	UVCMPDIS	UTRDIS	0000
U1EP0	04AA	_	_	—	_		_		_	LSPD ⁽¹⁾	RETRYDIS ⁽¹⁾	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP1	04AC	_	_	—	_		_		_	—	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP2	04AE	_	_	_	_		_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP3	04B0	_	_	_	_	-	_	—	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP4	04B2	_	_	—	_		_		—	—	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP5	04B4	_	_	_	_		—	_	_	—	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP6	04B6	_	_	_	_	_	_	_	_	—	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP7	04B8	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP8	04BA	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP9	04BC	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

PIC24FJ256GB210 FAMILY

 met: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.
 Alternate register or bit definitions when the module is operating in Host mode.
 This register is available in Host mode only. Legend: Note 1

TABLE 4-23: USB OTG REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1EP10	04BE	_					_		_			_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP11	04C0	-						_		_		_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP12	04C2	_		-	-	-	-	-	-		-	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP13	04C4	_	_	_	_			_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP14	04C6	_		_	_	-	-	-	-			—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1EP15	04C8	_	_	_	_	_	_	_	_		_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
U1PWMRRS	04CC			USB Pow	ver Supply F	WM Duty C	ycle Registe	r				USB F	ower Supply F	WM Period I	Register			0000
U1PWMCON	04CE	PWMEN	-	-	_	-	_	PWMPOL	CNTEN	_	_	_	_	_	_	_	_	0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Atternate register or bit definitions when the module is operating in Host mode. This register is available in Host mode only. Note 1:

2:

TABLE 4-24: ANCFG REGISTER MAP

	File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
A	NCFG	04DE	_	_	_	_	_	_	_	_	_		_	_	_	VBG6EN	VBG2EN	VBGEN	0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-25: ANSEL REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets ⁽²⁾
ANSA ⁽¹⁾	04E0	_		-	-		ANSA10 ⁽¹⁾	ANSA9 ⁽¹⁾		ANSA7(1)	ANSA6 ⁽¹⁾		_	_	_		_	06C0
ANSB	04E2	ANSB15	ANSB14	ANSB13	ANSB12	ANSB11	ANSB10	ANSB9	ANSB8	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	FFFF
ANSC	04E4	_	ANSC14	ANSC13	_	_	_	_	_	_	_	_	ANSC4 ⁽¹⁾	-	_	_	_	6010
ANSD	04E6	_	_	_	_	_	_	_	_	ANSD7	ANSD6	_	_		_	_	_	00C0
ANSE ⁽¹⁾	04E8	_	_	_	_	_	_	ANSE9 ⁽¹⁾	_	_	_	_	_		_	_	_	0200
ANSF	04EA	_	_	_	_	_	_	_	_	_	_	_	_	-	_	_	ANSF0	0001
ANSG	04EC	_	_	_	_	_	_	ANSG9	ANSG8	ANSG7	ANSG6	_	_		_	_	_	03C0

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Unimplemented in 64-pin devices, read as '0'. Note 1:

2: Reset values are valid for 100-pin devices only.

TABLE 4-26: ENHANCED PARALLEL MASTER/SLAVE PORT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON1	0600	PMPEN	—	PSIDL	ADRMUX1	ADRMUX0	—	MODE1	MODE0	CSF1	CSF0	ALP	ALMODE	—	BUSKEEP	IRQM1	IRQM0	0000
PMCON2	0602	BUSY	_	ERROR	TIMEOUT	r	r	r	r	RADDR23	RADDR22	RADDR21	RADDR20	RADDR19	RADDR18	RADDR17	RADDR16	0000
PMCON3	0604	PTWREN	PTRDEN	PTBE1EN	PTBE0EN	_	AWAITM1	AWAITM0	AWAITE	_	PTEN22 ⁽¹⁾	PTEN21 ⁽¹⁾	PTEN20 ⁽¹⁾	PTEN19 ⁽¹⁾	PTEN18 ⁽¹⁾	PTEN17 ⁽¹⁾	PTEN16 ⁽¹⁾	0000
PMCON4	0606	PTEN15	PTEN14	PTEN13	PTEN12	PTEN11	PTEN10	PTEN9	PTEN8	PTEN7	PTEN6	PTEN5	PTEN4	PTEN3	PTEN2	PTEN1	PTEN0	0000
PMCS1CF	0608	CSDIS	CSP	CSPTEN	BEP	_	WRSP	RDSP	SM	ACKP	PTSZ1	PTSZ0	_	_		_	_	0000
PMCS1BS	060A	BASE23	BASE22	BASE21	BASE20	BASE19	BASE18	BASE17	BASE16	BASE15	_	_	_	BASE11	_	_	_	0200
PMCS1MD	060C	ACKM1	ACKM0	r	r	r	_	_	_	DWAITB1	DWAITB0	DWAITM3	DWAITM2	DWAITM1	DWAITM0	DWAITE1	DWAITE0	0000
PMCS2CF	060E	CSDIS	CSP	CSPTEN	BEP	_	WRSP	RDSP	SM	ACKP	PTSZ1	PTSZ0	_	_		_	_	0000
PMCS2BS	0610	BASE23	BASE22	BASE21	BASE20	BASE19	BASE18	BASE17	BASE16	BASE15	_	_	_	BASE11	_	_	_	0600
PMCS2MD	0612	ACKM1	ACKM0	r	r	r	_	_	_	DWAITB1	DWAITB0	DWAITM3	DWAITM2	DWAITM1	DWAITM0	DWAITE1	DWAITE0	0000
PMDOUT1	0614			EF	MP Data Out	Register 1<15:	8>					EP	MP Data Out	Register 1<	7:0>			xxxx
PMDOUT2	0616			EF	MP Data Out	Register 2<15:	8>					EP	MP Data Out	Register 2<	7:0>			xxxx
PMDIN1	0618			E	PMP Data In F	Register 1<15:8	}>					EF	PMP Data In I	Register 1<7	:0>			xxxx
PMDIN2	061A			E	PMP Data In F	Register 2<15:8	}>					EF	PMP Data In I	Register 2<7	:0>			xxxx
PMSTAT	061C	IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF		—	OB3E	OB2E	OB1E	OB0E	008F

- = unimplemented, read as '0', r = Reserved. Reset values are shown in hexadecimal. Legend:

Note 1: Unimplemented in 64-pin devices, read as '0'.

TABLE 4-27: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620						Alarm	Value Registe	r Window Bas	ed on ALRN	/IPTR<1:0>							xxxx
ALCFGRPT	0622	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000
RTCVAL	0624						RTCC	C Value Regist	er Window Ba	sed on RTC	PTR<1:0>							xxxx
RCFGCAL	0626	RTCEN		RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	(Note 1)

 Legend:
 - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

 Note
 1:
 The status of the RCFGCAL register on POR is '0000' and on other Resets is unchanged.

TABLE 4-28: COMPARATORS REGISTER MAP

	File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C	MSTAT	0630	CMIDL	_	_	_		C3EVT	C2EVT	C1EVT	_	_	_	_	_	C3OUT	C2OUT	C10UT	0000
C	VRCON	0632	_	_	_	_	_	CVREFP	CVREFM1	CVREFM0	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000
C	M1CON	0634	CON	COE	CPOL	_	_	_	CEVT	COUT	EVPOL1	EVPOL0		CREF	_	_	CCH1	CCH0	0000
C	M2CON	0636	CON	COE	CPOL	_		_	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000
C	M3CON	0638	CON	COE	CPOL	—	_	_	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	-	_	CCH1	CCH0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-29: CRC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CRCCON1	0640	CRCEN	_	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0	CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN	-		_	0040
CRCCON2	0642	_	_	_	DWIDTH4	DWIDTH3	DWIDTH2	DWIDTH1	DWIDTH0	_	_	_	PLEN4	PLEN3	PLEN2	PLEN1	PLEN0	0000
CRCXORL	0644	X15	X14	X13	X12	X11	X10	X9	X8	X7	X6	X5	X4	X3	X2	X1	_	0000
CRCXORH	0646	X31	X30	X29	X28	X27	X26	X25	X24	X23	X22	X21	X20	X19	X18	X17	X16	0000
CRCDATL	0648							(CRC Data Inp	ut Register	Low							0000
CRCDATH	064A							(CRC Data Inp	ut Register I	High							0000
CRCWDATL	064C								CRC Result	Register Lo	w							0000
CRCWDATH	064E								CRC Result	Register Hig	gh							0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-30: PERIPHERAL PIN SELECT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680	_	—	INT1R5	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0	_	—	—	_	_	_	_	_	3F00
RPINR1	0682		—	INT3R5	INT3R4	INT3R3	INT3R2	INT3R1	INT3R0	_	_	INT2R5	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0	3F3F
RPINR2	0684		—	_		_		_	_	—	_	INT4R5	INT4R4	INT4R3	INT4R2	INT4R1	INT4R0	003F
RPINR3	0686	-	—	T3CKR5	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0	_	_	T2CKR5	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0	3F3F
RPINR4	0688		_	T5CKR5	T5CKR4	T5CKR3	T5CKR2	T5CKR1	T5CKR0	_	_	T4CKR5	T4CKR4	T4CKR3	T4CKR2	T4CKR1	T4CKR0	3F3F
RPINR7	068E	_	_	IC2R5	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0	_	_	IC1R5	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0	3F3F
RPINR8	0690	-	—	IC4R5	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0	—	—	IC3R5	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0	3F3F
RPINR9	0692	_	—	IC6R5	IC6R4	IC6R3	IC6R2	IC6R1	IC6R0	—	—	IC5R5	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0	3F3F
RPINR10	0694	_	—	IC8R5	IC8R4	IC8R3	IC8R2	IC8R1	IC8R0	—	—	IC7R5	IC7R4	IC7R3	IC7R2	IC7R1	IC7R0	3F3F
RPINR11	0696	_	—	OCFBR5	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0	—	—	OCFAR5	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0	3F3F
RPINR15	069E	_		IC9R5	IC9R4	IC9R3	IC9R2	IC9R1	IC9R0	_		—	_	_	_	_	_	3F00
RPINR17	06A2	_		U3RXR5	U3RXR4	U3RXR3	U3RXR2	U3RXR1	U3RXR0	_		—	_	_	_	_	_	3F00
RPINR18	06A4	_	_	U1CTSR5	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0	_		U1RXR5	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0	3F3F
RPINR19	06A6	—		U2CTSR5	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0	_		U2RXR5	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0	3F3F
RPINR20	06A8	_		SCK1R5	SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0	_		SDI1R5	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0	3F3F
RPINR21	06AA	_	_	U3CTSR5	U3CTSR4	U3CTSR3	U3CTSR2	U3CTSR1	U3CTSR0	_		SS1R5	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0	3F3F
RPINR22	06AC	_	—	SCK2R5	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0	—	—	SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0	3F3F
RPINR23	06AE	_	_	_	_	_	_	_	—	_	_	SS2R5	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0	003F
RPINR27	06B6	_		U4CTSR5	U4CTSR4	U4CTSR3	U4CTSR2	U4CTSR1	U4CTSR0	_		U4RXR5	U4RXR4	U4RXR3	U4RXR2	U4RXR1	U4RXR0	3F3F
RPINR28	06B8	_	—	SCK3R5	SCK3R4	SCK3R3	SCK3R2	SCK3R1	SCK3R0	—	—	SDI3R5	SDI3R4	SDI3R3	SDI3R2	SDI3R1	SDI3R0	3F3F
RPINR29	06BA	_	—	_	_	_	-	_	_	_	_	SS3R5	SS3R4	SS3R3	SS3R2	SS3R1	SS3R0	003F

 Legend:
 — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

 Note
 1:
 Bits are unimplemented in 64-pin devices; read as '0'.

TABLE 4-30: PERIPHERAL PIN SELECT REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	_		RP1R5	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0	—	—	RP0R5	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0	0000
RPOR1	06C2	-	_	RP3R5	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0	_	_	RP2R5	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0	0000
RPOR2	06C4	-	_	RP5R5 ⁽¹⁾	RP5R4 ⁽¹⁾	RP5R3 ⁽¹⁾	RP5R2 ⁽¹⁾	RP5R1 ⁽¹⁾	RP5R0 ⁽¹⁾	_	_	RP4R5	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0	0000
RPOR3	06C6	_	_	RP7R5	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0	_	_	RP6R5	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0	0000
RPOR4	06C8	-	_	RP9R5	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0	_	_	RP8R5	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0	0000
RPOR5	06CA	-	_	RP11R5	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0	_	_	RP10R5	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0	0000
RPOR6	06CC	_	_	RP13R5	RP13R4	RP13R3	RP13R2	RP13R1	RP13R0	_	_	RP12R5	RP12R4	RP12R3	RP12R2	RP12R1	RP12R0	0000
RPOR7	06CE		_	RP15R5 ⁽¹⁾	RP15R4 ⁽¹⁾	RP15R3 ⁽¹⁾	RP15R2 ⁽¹⁾	RP15R1 ⁽¹⁾	RP15R0 ⁽¹⁾	_	_	RP14R5	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0	0000
RPOR8	06D0	-	_	RP17R5	RP17R4	RP17R3	RP17R2	RP17R1	RP17R0	_	_	RP16R5	RP16R4	RP16R3	RP16R2	RP16R1	RP16R0	0000
RPOR9	06D2	_	_	RP19R5	RP19R4	RP19R3	RP19R2	RP19R1	RP19R0	_	_	RP18R5	RP18R4	RP18R3	RP18R2	RP18R1	RP18R0	0000
RPOR10	06D4		_	RP21R5	RP21R4	RP21R3	RP21R2	RP21R1	RP21R0	_	_	RP20R5	RP20R4	RP20R3	RP20R2	RP20R1	RP20R0	0000
RPOR11	06D6	-	_	RP23R5	RP23R4	RP23R3	RP23R2	RP23R1	RP23R0	_	_	RP22R5	RP22R4	RP22R3	RP22R2	RP22R1	RP22R0	0000
RPOR12	06D8	_	_	RP25R5	RP25R4	RP25R3	RP25R2	RP25R1	RP25R0	_	_	RP24R5	RP24R4	RP24R3	RP24R2	RP24R1	RP24R0	0000
RPOR13	06DA	-	_	RP27R5	RP27R4	RP27R3	RP27R2	RP27R1	RP27R0	_	_	RP26R5	RP26R4	RP26R3	RP26R2	RP26R1	RP26R0	0000
RPOR14	06DC	_	_	RP29R5	RP29R4	RP29R3	RP29R2	RP29R1	RP29R0	_	_	RP28R5	RP28R4	RP28R3	RP28R2	RP28R1	RP28R0	0000
RPOR15 ⁽¹⁾	06DE	_	_	RP31R5 ⁽¹⁾	RP31R4 ⁽¹⁾	RP31R3 ⁽¹⁾	RP31R2 ⁽¹⁾	RP31R1 ⁽¹⁾	RP31R0 ⁽¹⁾	_	_	RP30R5 ⁽¹⁾	RP30R4 ⁽¹⁾	RP30R3 ⁽¹⁾	RP30R2 ⁽¹⁾	RP30R1 ⁽¹⁾	RP30R0 ⁽¹⁾	0000

 Legend:
 -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

 Note
 1:
 Bits are unimplemented in 64-pin devices; read as '0'.

TABLE 4-31: SYSTEM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	_	_	_	_	CM	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1
OSCCON	0742	_	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK	_	CF	POSCEN	SOSCEN	OSWEN	Note 2
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	RCDIV2	RCDIV1	RCDIV0	CPDIV1	CPDIV0	PLLEN	r	_	—	_	-	0100
OSCTUN	0748		_	_	_	_	_	_	_	_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	0000
REFOCON	074E	ROEN	—	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	_	_	_	—	-	—	_	-	0000

- = unimplemented, read as '0', r = Reserved. Reset values are shown in hexadecimal. Legend:

Note 1:

The Reset value of the RCON register is dependent on the type of Reset event. See Section 6.0 "Resets" for more information. The Reset value of the OSCCON register is dependent on both the type of Reset event and the device configuration. See Section 8.0 "Oscillator Configuration" for more information. 2:

TABLE 4-32: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	_	_	_	_	_	-	ERASE	_	_	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000 (1)
NVMKEY	0766	_		-		_			_				NVMKEY R	egister<7:0>				0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-33: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	-	—	_	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	_	ADC1MD	0000
PMD2	0772	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	-	_	_	_	_	CMPMD	RTCCMD	PMPMD	CRCMD	_	_	_	U3MD	I2C3MD	I2C2MD	_	0000
PMD4	0776		_	_	_	_	_	_	_	_	UPWMMD	U4MD	_	REFOMD	CTMUMD	LVDMD	USB1MD	0000
PMD5	0778		_	_	_	_	_	_	IC9MD	_	_	_	_	_	_	_	OC9MD	0000
PMD6	077A			_	_	_		_	_		_		_	_	_	_	SPI3MD	0000

- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

PIC24FJ256GB210 FAMILY

4.2.5 EXTENDED DATA SPACE (EDS)


The enhancement of the data space in PIC24FJ256GB210 family devices has been accomplished by a new technique, called the Extended Data Space (EDS).

The EDS includes any additional internal extended data memory not accessible by the lower 32 Kbytes of data address space, any external memory through EPMP and the Program Space Visibility (PSV).

The extended data space is always accessed through the EDS window, which is the upper half of data space. The entire extended data space is organized into EDS

pages, each having 32 Kbytes of data. Mapping of the EDS page into the EDS window is done by using the Data Space Read register (DSRPAG<9:0>) for read operations and Data Space Write register (DSWPAG<8:0>) for write operations. Figure 4-4 displays the entire EDS space.

Note: Accessing Page 0 in the EDS window will generate an address error trap as Page 0 is the base data memory (data locations, 0x0800 to 0x7FFF, in the lower data space).




4.2.5.1 Data Read from EDS Space

In order to read the data from the EDS space, first, an Address Pointer is set up by loading the required EDS page number into the DSRPAG register and assigning the offset address to one of the W registers. Once the above assignment is done, the EDS window is enabled by setting bit 15 of the working register, assigned with the offset address; then, the contents of the pointed EDS location can be read.

Figure 4-5 illustrates how the EDS space address is generated for read operations.





When the Most Significant bit (MSb) of EA is '1' and DSRPAG<9> = 0, the lower 9 bits of DSRPAG are concatenated to the lower 15 bits of EA to form a 24-bit EDS space address for read operations.

Example 4-1 shows how to read a byte, word and double-word from EDS.

Note: All read operations from EDS space have an overhead of one instruction cycle. Therefore, a minimum of two instruction cycles is required to complete an EDS read. EDS reads under the REPEAT instruction; the first two accesses take three cycles and the subsequent accesses take one cycle.

EXAMPLE 4-1: EDS READ CODE IN ASSEMBLY

A Cash share TDC and a farmer have			
; Set the EDS page from where	the data to be read		
mov #0x0002,w0			
mov w0 , DSRPAG	;page 2 is selected for read		
mov #0x0800, w1	;select the location $(0x800)$ to be read		
bset w1 , #15	;set the MSB of the base address, enable EDS mode		
;Read a byte from the selecte	d location		
mov.b [w1++] , w2	;read Low byte		
mov.b [w1++], w3	;read High byte		
;Read a word from the selected location			
mov [w1], w2	;		
;Read Double - word from the selected location			
mov.d [w1], w2	;two word read, stored in w2 and w3		

4.2.5.2 Data Write into EDS Space

In order to write data to EDS space, such as in EDS reads, an Address Pointer is set up by loading the required EDS page number into the DSWPAG register and assigning the offset address to one of the W registers. Once the above assignment is done, then the

EDS window is enabled by setting bit 15 of the working register, assigned with the offset address, and the accessed location can be written.

Figure 4-2 illustrates how the EDS space address is generated for write operations.




FIGURE 4-6: EDS ADDRESS GENERATION FOR WRITE OPERATIONS

When the MSb of EA is '1', the lower 9 bits of DSWPAG are concatenated to the lower 15 bits of EA to form a 24-bit EDS address for write operations. Example 4-2 shows how to write a byte, word and double-word to EDS.

EXAMPLE 4-2: EDS WRITE CODE IN ASSEMBLY

```
; Set the EDS page where the data to be written
          #0x0002 , w0
   mov
          w0 , DSWPAG
                         ;page 2 is selected for write
   mov
   mov
          \#0x0800 , w1 ;select the location (0x800) to be written
   bset
          wl , #15
                         ;set the MSB of the base address, enable EDS mode
;Write a byte to the selected location
   mov
          #0x00A5 , w2
          #0x003C , w3
   mov
   mov.b w2 , [w1++]
                             ;write Low byte
                       ;write High byte
   mov.b w3 , [w1++]
;Write a word to the selected location
          #0x1234 , w2 ;
   mov
   mov
          w2 , [w1]
                         ;
;Write a Double - word to the selected location
          #0x1122 , w2
   mov
   mov
          #0x4455 , w3
   mov.d w2 , [w1]
                         ;2 EDS writes
```

The page registers (DSRPAG/DSWPAG) do not update automatically while crossing a page boundary when the rollover happens, from 0xFFFF to 0x8000. While developing code in assembly, care must be taken to update the page registers when an Address Pointer crosses the page boundary. The 'C' compiler keeps track of the addressing and increments or decrements the page registers accordingly while accessing contiguous data memory locations.

Note 1: All write operations to EDS are executed in a single cycle.

- 2: Use of a Read/Modify/Write operation on any EDS location under a REPEAT instruction is not supported. For example: BCLR, BSW, BTG, RLC f, RLNC f, RRC f, RRNC f, ADD f, SUB f, SUBR f, AND f, IOR f, XOR f, ASR f, ASL f.
- **3:** Use the DSRPAG register while performing a Read/Modify/Write operation.

DSRPAG (Data Space Read Register)	DSWPAG (Data Space Write Register)	Source/Destination Address while Indirect Addressing	24-Bit EA Pointing to EDS	Comment
X ⁽¹⁾	x ⁽¹⁾	0x0000 to 0x1FFF	0x000000 to 0x001FFF	Near data space ⁽²⁾
		0x2000 to 0x7FFF	0x002000 to 0x007FFF	
0x001	0x001		0x008000 to 0x00FFFE	
0x002	0x002		0x010000 to 0x017FFE	32 Kbytes on each page
0x003	0x003	0x8000 to 0xFFFF	0x018000 to 0x0187FE	Only 2 Kbytes of extended SRAM on this page
0x004	0x004		0x018800 to 0x027FFE	
• • •	• •		•	EPMP memory space
0x1FF	0x1FF		0xFF8000 to 0xFFFFFE	
0x000	0x000		Invalid Address	Address error trap ⁽³⁾

TABLE 4-34: EDS MEMORY ADDRESS WITH DIFFERENT PAGES AND ADDRESSES

Note 1: If the source/destination address is below 0x8000, the DSRPAG and DSWPAG registers are not considered.

2: This data space can also be accessed by Direct Addressing.

3: When the source/destination address is above 0x8000 and DSRPAG/DSWPAG is '0', an address error trap will occur.

4.2.6 SOFTWARE STACK

Apart from its use as a working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer (SSP). The pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-7. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.


Note:	A PC push during exception processing
	will concatenate the SRL register to the
	MSB of the PC prior to the push.

The Stack Pointer Limit Value register (SPLIM), associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' as all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 2000h in RAM, initialize the SPLIM with the value, 1FFEh.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the SFR space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





4.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit wide program space and 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24F architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (program space visibility)

Table instructions allow an application to read or write to small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

4.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Memory Page Address register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the MSBs of TBLPAG are used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 10-bit Extended Data Space Read register (DSRPAG) is used to define a 16K word page in the program space. When the Most Significant bit (MSb) of the EA is '1', and the MSb (bit 9) of DSRPAG is '1', the lower 8 bits of DSRPAG are concatenated with the lower 15 bits of the EA to form a 23-bit program space address. The DSRPAG<8> bit decides whether the lower word (when bit is '0') or the higher word (when bit is '1') of program memory is mapped. Unlike table operations, this strictly limits remapping operations to the user memory area.

Table 4-35 and Figure 4-8 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.


TABLE 4-35: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access Space		Program Space Address			
Access Type		<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0		PC<22:1>		0
(Code Execution)			0xx xxxx xxxx xxxx xxxx xxx0			
TBLRD/TBLWT (Byte/Word Read/Write)	User TBLPAG<7:0>			Data EA<15:0>		
		د0	xxx xxxx	xx	** ****	xxxx
	Configuration	TBLPAG<7:0>			Data EA<15:0>	
		1xxx xxxx xxxx xxx		** ****	xxxx	
Program Space Visibility	User	0	DSRPAG<7	':0> ⁽²⁾	Data EA<14	4:0> ⁽¹⁾
(Block Remap/Read)		0	xxxx xx	xxx	xxx xxxx xx	xx xxxx

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is DSRPAG<0>.

2: DSRPAG<9> is always '1' in this case. DSRPAG<8> decides whether the lower word or higher word of program memory is read. When DSRPAG<8> is '0', the lower word is read and when it is '1', the higher word is read.





4.3.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two, 16-bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).
 In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is '1'; the lower byte is selected when it is '0'. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom' byte, will always be '0'. In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (byte select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are described in **Section 5.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

Note: Only table read operations will execute in the configuration memory space, where Device IDs are located. Table write operations are not allowed.




FIGURE 4-9: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

4.3.3 READING DATA FROM PROGRAM MEMORY USING EDS

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs when the MSb of EA is '1' and the DSRPAG<9> is also '1'. The lower 8 bits of DSRPAG are concatenated to the Wn<14:0> bits to form a 23-bit EA to access program memory. The DSRPAG<8> decides which word should be addressed; when the bit is '0', the lower word and when '1', the upper word of the program memory is accessed.

The entire program memory is divided into 512 EDS pages, from 0x200 to 0x3FF, each consisting of 16K words of data. Pages, 0x200 to 0x2FF, correspond to the lower words of the program memory, while 0x300 to 0x3FF correspond to the upper words of the program memory.

Using this EDS technique, the entire program memory can be accessed. Previously, the access to the upper word of the program memory was not supported. Table 4-36 provides the corresponding 23-bit EDS address for program memory with EDS page and source addresses.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions will require one instruction cycle in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

DSRPAG (Data Space Read Register)	Source Address while Indirect Addressing	23-Bit EA Pointing to EDS	Comment
0x200		0x000000 to 0x007FFE	
•		•	Lower words of 4M
•		•	program instructions (8 Mbytes) for read
•		•	operations only.
0x2FF	0x8000 to 0xFFF	0x7F8000 to 0x7FFFFE	
0x300		0x000001 to 0x007FFF	Upper words of 4M
•		•	program instructions
•		•	(4 Mbytes remaining,
•		•	4 Mbytes are phantom
0x3FF		0x7F8001 to 0x7FFFFF	 bytes) for read operations only.
0x000		Invalid Address	Address error trap ⁽¹⁾

TABLE 4-36: EDS PROGRAM ADDRESS WITH DIFFERENT PAGES AND ADDRESSES

Note 1: When the source/destination address is above 0x8000 and DSRPAG/DSWPAG is '0', an address error trap will occur.

FIGURE 4-10: PROGRAM SPACE VISIBILITY OPERATION TO ACCESS LOWER WORD





FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION TO ACCESS HIGHER WORD



EXAMPLE 4-3: EDS READ CODE FROM PROGRAM MEMORY IN ASSEMBLY

```
; Set the EDS page from where the data to be read
         #0x0202 , w0
  mov
        w0 , DSRPAG
                                  ;page 0x202, consisting lower words, is selected for read
   mov
                              ;select the location (0x0A) to be read
  mov
       #0x000A , w1
  bset w1 , #15
                                 ;set the MSB of the base address, enable EDS mode
;Read a byte from the selected location
  mov.b [w1++] , w2
mov.b [w1++] , w3
                                   ;read Low byte
                                  ;read High byte
;Read a word from the selected location
   mov
       [w1] , w2
                                   ;
;Read Double - word from the selected location
                                   ;two word read, stored in w2 and w3
   mov.d [w1] , w2
```

NOTES:

5.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 4. "Program Memory" (DS39715). The information in this data sheet supersedes the information in the FRM.

The PIC24FJ256GB210 family of devices contains internal Flash program memory for storing and executing application code. The program memory is readable, writable and erasable. The Flash can be programmed in four ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self-Programming (RTSP)
- JTAG
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FJ256GB210 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user may write program memory data in blocks of 64 instructions (192 bytes) at a time and erase program memory in blocks of 512 instructions (1536 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused address should be programmed with FFFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

Note: Writing to a location multiple times without erasing is *not* recommended.

All of the table write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

5.3 JTAG Operation

The PIC24F family supports JTAG boundary scan. Boundary scan can improve the manufacturing process by verifying pin to PCB connectivity.

5.4 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the program executive, to manage the programming process. Using an SPI data frame format, the program executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

5.5 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.6 "Programming Operations"** for further details.

5.6 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

R/S-0, HC ⁽¹⁾) R/W-0 ⁽¹⁾	R-0, HSC ⁽¹⁾	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR		_	_	_	
bit 15							bit
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
_	ERASE	—	_	NVMOP3 ⁽²⁾	NVMOP2 ⁽²⁾	NVMOP1 ⁽²⁾	NVMOP0 ⁽²⁾
bit 7							bit (
Legend:		S = Settable bi	it	HSC = Hardw	are Settable/C	learable bit	
R = Readabl	e bit	W = Writable b	oit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
HC = Hardwa	are Clearable b	it					
	cleared l 0 = Program	a Flash memory by hardware onc or erase operat	e the operation	on is complete	n; the operatio	n is self-timed	and the bit i
bit 14 WREN: Write Enable bit ⁽¹⁾							
		Flash program/e					
bit 13	WRERR: Wr	ite Sequence Err	ror Flag bit ⁽¹⁾				
	automati	oper program o ically on any set gram or erase op	attempt of the	e WR bit)	, or terminatio	on has occurr	ed (bit is se
bit 12-7	Unimplemer	nted: Read as '0	,	-			
bit 6	ERASE: Erase/Program Enable bit ⁽¹⁾						
		s the erase opera s the program op					
bit 5-4	Unimplemer	nted: Read as '0	,				
bit 3-0		>: NVM Operation					
	0011 = Mer 0010 = Mer	nory bulk erase o nory word progra nory page erase nory row prograr	am operation operation (El	(ERASE = 0) or RASE = 1) or no	r no operation (o operation (EF	ERASE = 1) RASE = 0)	
		nly be reset on F ations of NVMOF		implemented			
		2™ mode only: re		•	na specification	h	

3: Available in ICSP[™] mode only; refer to the device programming specification.

5.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time. To do this, it is necessary to erase the 8-row erase block containing the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-3).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 55h to NVMKEY.
 - c) Write AAh to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- 6. Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-4.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY BLOCK (ASSEMBLY LANGUAGE CODE)

; Set up NVMCON for block erase open	ration
MOV #0x4042, W0 ;	
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize Program Memory (PM) Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA<15:0> pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV.B #0x55, W0	
MOV W0, NVMKEY	; Write the 0x55 key
MOV.B #0xAA, W1 ;	
MOV W1, NVMKEY	; Write the OxAA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

EXAMPLE 5-2: ERASING A PROGRAM MEMORY BLOCK ('C' LANGUAGE CODE)

<pre>// C example using MPLAB C30 unsigned long progAddr = 0xXXXXXX; unsigned int offset;</pre>	// Address of row to write
//Set up pointer to the first memory location t	o be written
TBLPAG = progAddr>>16;	// Initialize PM Page Boundary SFR
offset = progAddr & 0xFFFF;	<pre>// Initialize lower word of address</pre>
<pre>builtin_tblwtl(offset, 0x0000);</pre>	// Set base address of erase block
	// with dummy latch write
NVMCON = 0×4042 ;	// Initialize NVMCON
asm("DISI #5");	<pre>// Block all interrupts with priority <7</pre>
	// for next 5 instructions
builtin_write_NVM();	// check function to perform unlock
	// sequence and set WR

EXAMPLE 5-3: LOADING THE WRITE BUFFERS

; Set up NVMCON for row programming operation	22
MOV #0x4001, W0	;
MOV W0, NVMCON	, ; Initialize NVMCON
; Set up a pointer to the first program memo	
; program memory selected, and writes enable	
MOV #0x0000, W0	;
MOV W0, TBLPAG	, ; Initialize PM Page Boundary SFR
MOV #0x6000, W0	; An example program memory address
; Perform the TBLWT instructions to write th	
; Oth program word	
MOV #LOW_WORD_0, W2	i
MOV #HIGH_BYTE_0, W3	;
TBLWTL W2, [W0]	, ; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
; lst_program_word	, write in high byte into program faton
MOV #LOW_WORD_1, W2	i
MOV #HIGH BYTE 1, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
; 2nd program word	
MOV #LOW_WORD_2, W2	i
MOV #HIGH_BYTE_2, W3	i
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
•	
•	
•	
; 63rd_program_word	
MOV #LOW_WORD_63, W2	;
MOV #HIGH_BYTE_63, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0]	; Write PM high byte into program latch

EXAMPLE 5-4: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority <7
		; for next 5 instructions
MOV.B	#0x55, W0	
MOV	W0, NVMKEY	; Write the 0x55 key
MOV.B	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the OxAA key
BSET	NVMCON, #WR	; Start the programming sequence
NOP		; Required delays
NOP		
BTSC	NVMCON, #15	; and wait for it to be
BRA	\$-2	; completed

5.6.2 PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

If a Flash location has been erased, it can be programmed using table write instructions to write an instruction word (24-bit) into the write latch. The TBLPAG register is loaded with the 8 Most Significant Bytes (MSB) of the Flash address. The TBLWTL and TBLWTH instructions write the desired data into the write latches and specify the lower 16 bits of the program memory address to write to. To configure the NVMCON register for a word write, set the NVMOP bits (NVMCON<3:0>) to '0011'. The write is performed by executing the unlock sequence and setting the WR bit (see Example 5-5). An equivalent procedure in 'C' compiler, using the MPLAB C30 compiler and built-in hardware functions, is shown in Example 5-6.

EXAMPLE 5-5: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

; Setup a p MOV	pointer to data Program Memory #tblpage(PROG_ADDR), W0	
MOV		;Initialize PM Page Boundary SFR
MOV		;Initialize a register with program memory address
MOV	#LOW_WORD_N, W2	;
MOV	#HIGH_BYTE_N, W3	;
TBLWTL	W2, [W0]	; Write PM low word into program latch
TBLWTH	W3, [W0++]	; Write PM high byte into program latch
; Setup NVN	MCON for programming one word to	o data Program Memory
MOV	#0x4003, W0	i
MOV	W0, NVMCON	; Set NVMOP bits to 0011
DISI	#5	; Disable interrupts while the KEY sequence is written
MOV.B	#0x55, W0	; Write the key sequence
MOV	W0, NVMKEY	
MOV.B	#0xAA, W0	
MOV	W0, NVMKEY	
BSET	NVMCON, #WR	; Start the write cycle
NOP		; Required delays
NOP		
1		

EXAMPLE 5-6: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY ('C' LANGUAGE CODE)

// C example using MPLAB C30	
unsigned int offset;	
unsigned long progAddr = 0xXXXXXX;	// Address of word to program
unsigned int progDataL = 0xXXXX;	// Data to program lower word
unsigned char progDataH = 0xXX;	// Data to program upper byte
//Set up NVMCON for word programming	
$NVMCON = 0 \times 4003;$	// Initialize NVMCON
//Set up pointer to the first memory locatio	n to be written
TBLPAG = progAddr>>16;	// Initialize PM Page Boundary SFR
offset = progAddr & 0xFFFF;	// Initialize lower word of address
//Perform TBLWT instructions to write latche	s
<pre>builtin_tblwtl(offset, progDataL);</pre>	// Write to address low word
builtin_tblwth(offset, progDataH);	// Write to upper byte
asm("DISI #5");	// Block interrupts with priority <7
	// for next 5 instructions
builtin_write_NVM();	// C30 function to perform unlock
	// sequence and set WR

6.0 RESETS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 7. "Reset" (DS39712). The information in this data sheet supersedes the information in the FRM.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- MCLR: Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- · BOR: Brown-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Opcode Reset
- UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.


Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1). A POR will clear all bits, except for the BOR and POR (RCON<1:0>) bits, which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this data sheet.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.



REGISTER 6-1:

RCON: RESET CONTROL REGISTER⁽¹⁾

R/W-0. HS R/W-0. HS U-0 U-0 U-0 U-0 R/W-0. HS R/W-0 TRAPR IOPUWR VREGS⁽³⁾ CM bit 15 bit 8 R/W-0, HS R/W-0, HS R/W-0, HS R/W-0, HS R/W-0, HS R/W-0. HS R/W-1, HS R/W-1, HS SWDTEN⁽²⁾ EXTR SWR WDTO SLEEP IDLE BOR POR bit 7 bit 0 Legend: HS = Hardware Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared '1' = Bit is set x = Bit is unknown bit 15 TRAPR: Trap Reset Flag bit 1 = A Trap Conflict Reset has occurred 0 = A Trap Conflict Reset has not occurred bit 14 IOPUWR: Illegal Opcode or Uninitialized W Access Reset Flag bit 1 = An illegal opcode detection, an illegal address mode or uninitialized W register is used as an Address Pointer and caused a Reset 0 = An illegal opcode or uninitialized W Reset has not occurred bit 13-10 Unimplemented: Read as '0' bit 9 CM: Configuration Word Mismatch Reset Flag bit 1 = A Configuration Word Mismatch Reset has occurred 0 = A Configuration Word Mismatch Reset has not occurred bit 8 VREGS: Voltage Regulator Standby Enable bit⁽³⁾ 1 = Program memory and regulator remain active during Sleep/Idle 0 = Program memory power is removed and regulator goes to standby during Seep/Idle bit 7 EXTR: External Reset (MCLR) Pin bit 1 = A Master Clear (pin) Reset has occurred 0 = A Master Clear (pin) Reset has not occurred bit 6 SWR: Software Reset (Instruction) Flag bit 1 = A RESET instruction has been executed 0 = A RESET instruction has not been executed SWDTEN: Software Enable/Disable of WDT bit⁽²⁾ bit 5 1 = WDT is enabled 0 = WDT is disabled bit 4 WDTO: Watchdog Timer Time-out Flag bit 1 = WDT time-out has occurred 0 = WDT time-out has not occurred bit 3 SLEEP: Wake From Sleep Flag bit 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode Note 1: All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset. 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting. 3: Re-enabling the regulator after it enters Standby mode will add a delay, TVREG, when waking up from Sleep. Applications that do not use the voltage regulator should set this bit to prevent this delay from

occurring.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 2 **IDLE:** Wake-up From Idle Flag bit
 - 1 = Device has been in Idle mode
 - 0 = Device has not been in Idle mode
- bit 1 BOR: Brown-out Reset Flag bit
 - 1 = A Brown-out Reset has occurred
 Note that BOR is also set after a Power-on Reset.
 0 = A Brown-out Reset has not occurred
- bit 0 **POR:** Power-on Reset Flag bit
 - 1 = A Power-on Reset has occurred
 - 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.
 - **3:** Re-enabling the regulator after it enters Standby mode will add a delay, TVREG, when waking up from Sleep. Applications that do not use the voltage regulator should set this bit to prevent this delay from occurring.

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap Conflict Event	POR
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON<9>)	Configuration Mismatch Reset	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET Instruction	POR
WDTO (RCON<4>)	WDT Time-out	CLRWDT, PWRSAV Instruction, POR
SLEEP (RCON<3>)	PWRSAV #0 Instruction	POR
IDLE (RCON<2>)	PWRSAV #1 Instruction	POR
BOR (RCON<1>)	POR, BOR	
POR (RCON<0>)	POR	—

TABLE 6-1: RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

6.1 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSC bits in Flash Configuration Word 2 (CW2) (see Table 6-2). The RCFGCAL and NVMCON registers are only affected by a POR.

6.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 6-3. Note that the system Reset signal, SYSRST, is released after the POR delay time expires.

The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The Fail-Safe Clock Monitor (FSCM) delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

6.3 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 6-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 8.0 "Oscillator Configuration"** for further details.

TABLE 6-2:	OSCILLATOR SELECTION vs.
	TYPE OF RESET (CLOCK
	SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	FNOSC Configuration bits
BOR	(CW2<10:8>)
MCLR	
WDTO	COSC Control bits (OSCCON<14:12>)
SWR	(000001(11.12))

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	Notes
POR ⁽⁷⁾	EC	TPOR + TSTARTUP + TRST	_	1, 2, 3
	ECPLL	TPOR + TSTARTUP + TRST	Тьоск	1, 2, 3, 5
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Tost	1, 2, 3, 4
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	Tost + Tlock	1, 2, 3, 4, 5
	FRC, FRCDIV	TPOR + TSTARTUP + TRST	TFRC	1, 2, 3, 6, 7
	FRCPLL	TPOR + TSTARTUP + TRST	TFRC + TLOCK	1, 2, 3, 5, 6
	LPRC	TPOR + TSTARTUP + TRST	TLPRC	1, 2, 3, 6
BOR	EC	Tstartup + Trst	_	2, 3
	ECPLL	TSTARTUP + TRST	Тьоск	2, 3, 5
	XT, HS, SOSC	TSTARTUP + TRST	Tost	2, 3, 4
	XTPLL, HSPLL	Tstartup + Trst	Tost + Tlock	2, 3, 4, 5
	FRC, FRCDIV	TSTARTUP + TRST	TFRC	2, 3, 6, 7
	FRCPLL	TSTARTUP + TRST	TFRC + TLOCK	2, 3, 5, 6
	LPRC	Tstartup + Trst	TLPRC	2, 3, 6
MCLR	Any Clock	Trst	_	3
WDT	Any Clock	Trst	_	3
Software	Any clock	Trst	—	3
Illegal Opcode	Any Clock	Trst	_	3
Uninitialized W	Any Clock	Trst	_	3
Trap Conflict	Any Clock	Trst	_	3

TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay (10 μ s nominal).

2: TSTARTUP = TVREG (10 μs nominal when VREGS = 1 and when VREGS = 0; depends upon WUTSEL<1:0> bits setting).

- 3: TRST = Internal State Reset time (32 µs nominal).
- **4:** TOST = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- **5:** TLOCK = PLL lock time.
- 6: TFRC and TLPRC = RC Oscillator start-up times.
- 7: If Two-speed Start-up is enabled, regardless of the primary oscillator selected, the device starts with FRC so the system clock delay is just TFRC, and in such cases, FRC start-up time is valid. It switches to the primary oscillator after its respective clock delay.

6.3.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

6.3.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine (TSR).

7.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 8. "Interrupts" (DS39707). The information in this data sheet supersedes the information in the FRM.

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24F CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- · Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- Unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors, consisting of 8 non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with Vector 0 will take priority over interrupts at any other vector address.

PIC24FJ256GB210 family devices implement non-maskable traps and unique interrupts. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE


The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. The ALTIVT (INTCON2<15>) control bit provides access to the AIVT. If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset, which forces the PC to zero. The micro-controller then begins program execution at location, 000000h. The user programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.



Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	000104h	Reserved
1	000006h	000106h	Oscillator Failure
2	000008h	000108h	Address Error
3	00000Ah	00010Ah	Stack Error
4	00000Ch	00010Ch	Math Error
5	00000Eh	00010Eh	Reserved
6	000010h	000110h	Reserved
7	000012h	000112h	Reserved

Interrupt Source	Vector	Ιντ	ΑΙΥΤ	Inte	errupt Bit Locat	ions
interrupt Source	Number	Address	Address	Flag	Enable	Priority
ADC1 Conversion Done	13	00002Eh	00012Eh	IFS0<13>	IEC0<13>	IPC3<6:4>
Comparator Event	18	000038h	000138h	IFS1<2>	IEC1<2>	IPC4<10:8>
CRC Generator	67	00009Ah	00019Ah	IFS4<3>	IEC4<3>	IPC16<14:12>
CTMU Event	77	0000AEh	0001AEh	IFS4<13>	IEC4<13>	IPC19<6:4>
External Interrupt 0	0	000014h	000114h	IFS0<0>	IEC0<0>	IPC0<2:0>
External Interrupt 1	20	00003Ch	00013Ch	IFS1<4>	IEC1<4>	IPC5<2:0>
External Interrupt 2	29	00004Eh	00014Eh	IFS1<13>	IEC1<13>	IPC7<6:4>
External Interrupt 3	53	00007Eh	00017Eh	IFS3<5>	IEC3<5>	IPC13<6:4>
External Interrupt 4	54	000080h	000180h	IFS3<6>	IEC3<6>	IPC13<10:8>
I2C1 Master Event	17	000036h	000136h	IFS1<1>	IEC1<1>	IPC4<6:4>
I2C1 Slave Event	16	000034h	000134h	IFS1<0>	IEC1<0>	IPC4<2:0>
I2C2 Master Event	50	000078h	000178h	IFS3<2>	IEC3<2>	IPC12<10:8>
I2C2 Slave Event	49	000076h	000176h	IFS3<1>	IEC3<1>	IPC12<6:4>
I2C3 Master Event	85	0000BEh	0001BEh	IFS5<5>	IEC5<5>	IPC21<6:4>
I2C3 Slave Event	84	0000BCh	0001BCh	IFS5<4>	IEC5<4>	IPC21<2:0>
Input Capture 1	1	000016h	000116h	IFS0<1>	IEC0<1>	IPC0<6:4>
Input Capture 2	5	00001Eh	00011Eh	IFS0<5>	IEC0<5>	IPC1<6:4>
Input Capture 3	37	00005Eh	00015Eh	IFS2<5>	IEC2<5>	IPC9<6:4>
Input Capture 4	38	000060h	000160h	IFS2<6>	IEC2<6>	IPC9<10:8>
Input Capture 5	39	000062h	000162h	IFS2<7>	IEC2<7>	IPC9<14:12>
Input Capture 6	40	000064h	000164h	IFS2<8>	IEC2<8>	IPC10<2:0>
Input Capture 7	22	000040h	000140h	IFS1<6>	IEC1<6>	IPC5<10:8>
Input Capture 8	23	000042h	000142h	IFS1<7>	IEC1<7>	IPC5<14:12>
Input Capture 9	93	0000CEh	0001CEh	IFS5<13>	IEC5<13>	IPC23<6:4>
Input Change Notification (ICN)	19	00003Ah	00013Ah	IFS1<3>	IEC1<3>	IPC4<14:12>
Low-Voltage Detect (LVD)	72	0000A4h	0001A4h	IFS4<8>	IEC4<8>	IPC18<2:0>
Output Compare 1	2	000018h	000118h	IFS0<2>	IEC0<2>	IPC0<10:8>
Output Compare 2	6	000020h	000120h	IFS0<6>	IEC0<6>	IPC1<10:8>
Output Compare 3	25	000046h	000146h	IFS1<9>	IEC1<9>	IPC6<6:4>
Output Compare 4	26	000048h	000148h	IFS1<10>	IEC1<10>	IPC6<10:8>
Output Compare 5	41	000066h	000166h	IFS2<9>	IEC2<9>	IPC10<6:4>
Output Compare 6	42	000068h	000168h	IFS2<10>	IEC2<10>	IPC10<10:8>
Output Compare 7	43	00006Ah	00016Ah	IFS2<11>	IEC2<11>	IPC10<14:12>
Output Compare 8	44	00006Ch	00016Ch	IFS2<12>	IEC2<12>	IPC11<2:0>
Output Compare 9	92	0000CCh	0001CCh	IFS5<12>	IEC5<12>	IPC23<2:0>
Enhanced Parallel Master Port (EPMP)	45	00006Eh	00016Eh	IFS2<13>	IEC2<13>	IPC11<6:4>
Real-Time Clock and Calendar (RTCC)	62	000090h	000190h	IFS3<14>	IEC3<14>	IPC15<10:8>
SPI1 Error	9	000026h	000126h	IFS0<9>	IEC0<9>	IPC2<6:4>
SPI1 Event	10	000028h	000128h	IFS0<10>	IEC0<10>	IPC2<10:8>
SPI2 Error	32	000054h	000154h	IFS2<0>	IEC2<0>	IPC8<2:0>
SPI2 Event	33	000056h	000156h	IFS2<1>	IEC2<1>	IPC8<6:4>
SPI3 Error	90	0000C8h	0001C8h	IFS5<10>	IEC5<10>	IPC22<10:8>
SPI3 Event	91	0000CAh	0001CAh	IFS5<11>	IEC5<11>	IPC22<14:12>

TABLE 7-2: IMPLEMENTED INTERRUPT VECTORS

	Vector	IVT	AIVT	Interrupt Bit Locations		
Interrupt Source	Number	Address	Address	Flag	Enable	Priority
Timer1	3	00001Ah	00011Ah	IFS0<3>	IEC0<3>	IPC0<14:12>
Timer2	7	000022h	000122h	IFS0<7>	IEC0<7>	IPC1<14:12>
Timer3	8	000024h	000124h	IFS0<8>	IEC0<8>	IPC2<2:0>
Timer4	27	00004Ah	00014Ah	IFS1<11>	IEC1<11>	IPC6<14:12>
Timer5	28	00004Ch	00014Ch	IFS1<12>	IEC1<12>	IPC7<2:0>
UART1 Error	65	000096h	000196h	IFS4<1>	IEC4<1>	IPC16<6:4>
UART1 Receiver	11	00002Ah	00012Ah	IFS0<11>	IEC0<11>	IPC2<14:12>
UART1 Transmitter	12	00002Ch	00012Ch	IFS0<12>	IEC0<12>	IPC3<2:0>
UART2 Error	66	000098h	000198h	IFS4<2>	IEC4<2>	IPC16<10:8>
UART2 Receiver	30	000050h	000150h	IFS1<14>	IEC1<14>	IPC7<10:8>
UART2 Transmitter	31	000052h	000152h	IFS1<15>	IEC1<15>	IPC7<14:12>
UART3 Error	81	0000B6h	0001B6h	IFS5<1>	IEC5<1>	IPC20<6:4>
UART3 Receiver	82	0000B8h	0001B8h	IFS5<2>	IEC5<2>	IPC20<10:8>
UART3 Transmitter	83	0000BAh	0001BAh	IFS5<3>	IEC5<3>	IPC20<14:12>
UART4 Error	87	0000C2h	0001C2h	IFS5<7>	IEC5<7>	IPC21<14:12>
UART4 Receiver	88	0000C4h	0001C4h	IFS5<8>	IEC5<8>	IPC22<2:0>
UART4 Transmitter	89	0000C6h	0001C6h	IFS5<9>	IEC5<9>	IPC22<6:4>
USB Interrupt	86	0000C0h	0001C0h	IFS5<6>	IEC5<6>	IPC21<10:8>

TABLE 7-2: IMPLEMENTED INTERRUPT VECTORS (CONTINUED)

7.3 Interrupt Control and Status Registers

The PIC24FJ256GB210 family of devices implements a total of 37 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS5
- IEC0 through IEC5
- IPC0 through IPC23 (except IPC14 and IPC17)
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table (AIVT).

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or an external signal and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals. The IPCx registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into the Vector Number (VECNUM<6:0>) and the Interrupt Priority Level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the order of their vector numbers, as shown in Table 7-2. For example, the INT0 (External Interrupt 0) is shown as having a vector number and a natural order priority of 0. Thus, the INT0IF status bit is found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The ALU STATUS register (SR) contains the IPL<2:0> bits (SR<7:5>). These indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits. The CORCON register contains the IPL3 bit, which, together with IPL<2:0>, indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

The interrupt controller has the Interrupt Controller Test register, INTTREG, which displays the status of the interrupt controller. When an interrupt request occurs, it's associated vector number and the new interrupt priority level are latched into INTTREG. This information can be used to determine a specific interrupt source if a generic ISR is used for multiple vectors (such as when ISR remapping is used in bootloader applications) or to check if another interrupt is pending while in an ISR.

All interrupt registers are described in Register 7-1 through Register 7-38 in the succeeding pages.

REGISTER 7-1: SR: ALU STATUS REGISTER (IN CPU)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0, HSC
—	—	—	_	—	—	—	DC ⁽¹⁾
bit 15 bit 8							

R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC
IPL2 ^(2,3)	IPL1 ^(2,3)	IPL0 ^(2,3)	RA ⁽¹⁾	N ⁽¹⁾	0V ⁽¹⁾	Z ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0

Legend:	HSC = Hardware Settal	HSC = Hardware Settable/Clearable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-9 Unimplemented: Read as '0'

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(2,3)
	111 = CPU interrupt priority level is 7 (15); user interrupts are disabled
	110 = CPU interrupt priority level is 6 (14)
	101 = CPU interrupt priority level is 5 (13)
	100 = CPU interrupt priority level is 4 (12)
	011 = CPU interrupt priority level is 3 (11)
	010 = CPU interrupt priority level is 2 (10)
	001 = CPU interrupt priority level is 1 (9)
	000 = CPU interrupt priority level is 0 (8)
Note 1:	See Register 3-1 for the description of the remaining bits (bits 8, 4, 3, 2, 1 and 0)

- **Note 1:** See Register 3-1 for the description of the remaining bits (bits 8, 4, 3, 2, 1 and 0) that are not dedicated to interrupt control functions.
 - **2:** The IPL bits are concatenated with the IPL3 (CORCON<3>) bit to form the CPU interrupt priority level. The value in parentheses indicates the interrupt priority level if IPL3 = 1.
 - **3:** The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER 7-2: CORCON: CPU CONTROL REGISTER

bit 15	bit 8

U-0	U-0	U-0	U-0	R/C-0, HSC	r-1	U-0	U-0
—	—	—	—	IPL3 ⁽¹⁾	r	—	—
bit 7							bit 0

Legend:	r = Reserved bit	C = Clearable bit	HSC = Hardware Settable/Clearable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4 Unimplemented: Read as '0'

- bit 3 IPL3: CPU Interrupt Priority Level Status bit⁽¹⁾
 - 1 = CPU interrupt priority level is greater than 7
 - 0 = CPU interrupt priority level is 7 or less
- bit 2 Reserved: Read as '1'
- bit 1-0 Unimplemented: Read as '0'
- **Note 1:** The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level; see Register 3-2 for bit description.

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	U-0						
NSTDIS	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0
—	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

Legend:		HS = Hardware Settabl	HS = Hardware Settable bit					
R = Readable bit		W = Writable bit	U = Unimplemented bit,	, read as '0'				
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 15	NSTDIS:	Interrupt Nesting Disable bit	:					
	1 = Inter	runt nesting is disabled						

	1 = Interrupt nesting is disabled
	0 = Interrupt nesting is enabled
bit 14-5	Unimplemented: Read as '0'
bit 4	MATHERR: Arithmetic Error Trap Status bit
	1 = Overflow trap has occurred0 = Overflow trap has not occurred
bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred
	0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	 1 = Oscillator failure trap has occurred 0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

R/W-0	R-0, HSC	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI		_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		—	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP
bit 7							bit 0
Legend:		HSC = Hardw	/are Settable/C				
R = Readable		W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15			terrupt Vector 7	lable bit			
		rnate Interrupt ' dard (default) v					
bit 14		struction Statu					
DIL 14		truction is activ					
		truction is not a	-				
bit 13-5	Unimplemen	ted: Read as '	0'				
bit 4	INT4EP: Exte	ernal Interrupt 4	Edge Detect F	Polarity Select b	pit		
		on negative ed					
	0 = Interrupt	on positive edg	ge				
bit 3			•	Polarity Select b	bit		
		on negative ed					
bit 2	•	on positive edg		Palarity Calaat k	.:+		
DIL Z		on negative ed	•	Polarity Select b	JIL		
		on positive ed					
bit 1	•			Polarity Select b	oit		
		on negative ed	•	5			
	0 = Interrupt	on positive edg	ge				
bit 0		•	•	Polarity Select b	pit		
		on negative ed					
	0 = Interrupt	on positive edo	je				

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

U-0	U-0	R/W-0, HS					
—	—	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF
bit 15							bit 8

R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS
T2IF	OC2IF	IC2IF	—	T1IF	OC1IF	IC1IF	INTOIF
bit 7							bit 0

Legend:		HS = Hardware Settabl	e bit	
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-14	Unimplem	ented: Read as '0'		
bit 13	•	Conversion Complete Inte	errupt Flag Status bit	
		pt request has occurred		
	0 = Interru	ipt request has not occurred	b	
bit 12	U1TXIF: U	ART1 Transmitter Interrupt	Flag Status bit	
		pt request has occurred		
		pt request has not occurred		
bit 11	U1RXIF: U	IART1 Receiver Interrupt FI	ag Status bit	
		pt request has occurred	4	
L:1 4 0		pt request has not occurred		
bit 10		PI1 Event Interrupt Flag Stat	tus dit	
		<pre>ipt request has occurred ipt request has not occurred</pre>	4	
bit 9		PI1 Fault Interrupt Flag Stat		
		pt request has occurred		
		pt request has not occurred	b	
bit 8	T3IF: Time	r3 Interrupt Flag Status bit		
		pt request has occurred		
	0 = Interru	pt request has not occurred		
bit 7	T2IF: Time	r2 Interrupt Flag Status bit		
		pt request has occurred		
		pt request has not occurred		
bit 6		Itput Compare Channel 2 In	iterrupt Flag Status bit	
		pt request has occurred pt request has not occurred		
bit 5		ut Capture Channel 2 Interru		
	•	pt request has occurred		
		pt request has not occurred	b	
bit 4	Unimplem	ented: Read as '0'		
bit 3	T1IF: Time	r1 Interrupt Flag Status bit		
		pt request has occurred		
	0 = Interru	pt request has not occurred	d	
bit 2		Itput Compare Channel 1 In	terrupt Flag Status bit	
		pt request has occurred	4	
	v = interru	pt request has not occurred	L	

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	 Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	INT0IF: External Interrupt 0 Flag Status bit
	 1 = Interrupt request has occurred

0 = Interrupt request has not occurred

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

							1
R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	—
bit 15							bit 8
		U-0					
R/W-0, HS IC8IF	R/W-0, HS IC7IF	0-0	R/W-0, HS INT1IF	R/W-0, HS CNIF	R/W-0, HS CMIF	R/W-0, HS MI2C1IF	R/W-0, HS SI2C1IF
bit 7	IC/IF			CINIF	CIVIIF	IVII2CTIF	bit 0
							DILO
Legend:		HS = Hardwa	re Settable bit				
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15		T2 Transmitter		Status bit			
	•	request has oc					
L:1 4 4	-	request has no		etus hit			
bit 14		RT2 Receiver Ir request has oc		atus dit			
		request has no					
bit 13	INT2IF: Exter	nal Interrupt 2	Flag Status bit				
		request has oc					
	0 = Interrupt	request has no	t occurred				
bit 12		Interrupt Flag S					
	•	request has oc request has no					
bit 11	-	Interrupt Flag S					
bit II		request has oc					
		request has no					
bit 10	OC4IF: Output	ut Compare Ch	annel 4 Interru	pt Flag Status b	bit		
		request has oc					
	•	request has no					
bit 9		-		pt Flag Status b	Dit		
		request has oc request has no					
bit 8	-	ted: Read as '					
bit 7	•	Capture Channe		aq Status bit			
		request has oc		C			
	0 = Interrupt	request has no	t occurred				
bit 6	-	Capture Channe	-	ag Status bit			
	•	request has oc					
		request has no	toccurred				

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

bit 5	Unimplemented: Read as '0'
bit 4	INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 3	CNIF: Input Change Notification Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 2	CMIF: Comparator Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 1	MI2C1IF: Master I2C1 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 0	SI2C1IF: Slave I2C1 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

U-0	U-0	R/W-0, HS					
—		PMPIF	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF
bit 15							bit 8

R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	
IC5IF	IC4IF	IC3IF	—	—	—	SPI2IF	SPF2IF	
bit 7 bit 0								

Legend:	HS = Hardware Settable bit			
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13	PMPIF: Parallel Master Port Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 12	OC8IF: Output Compare Channel 8 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 11	OC7IF: Output Compare Channel 7 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 10	OC6IF: Output Compare Channel 6 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 9	OC5IF: Output Compare Channel 5 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED)

bit 8	IC6IF: Input Capture Channel 6 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 7	IC5IF: Input Capture Channel 5 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 6	IC4IF: Input Capture Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 5	 IC3IF: Input Capture Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 4-2	Unimplemented: Read as '0'
bit 1	 SPI2IF: SPI2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 0	SPF2IF: SPI2 Fault Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred

REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

U-0	R/W-0, HS	U-0	U-0	U-0	U-0	U-0	U-0
—	RTCIF	—	—	_	—	—	—
bit 15							bit 8

U-0	R/W-0, HS	R/W-0, HS	U-0	U-0	R/W-0, HS	R/W-0, HS	U-0
—	INT4IF	INT3IF	—	—	MI2C2IF	SI2C2IF	—
bit 7							bit 0

Legend:	HS = Hardware Settable	e bit	
R = Readable bit	R = Readable bit W = Writable bit		, read as '0'
n = Value at POR '1' = Bit is set		'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	RTCIF: Real-Time Clock/Calendar Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 13-7	Unimplemented: Read as '0'
bit 6	INT4IF: External Interrupt 4 Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 5	INT3IF: External Interrupt 3 Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 4-3	Unimplemented: Read as '0'
bit 2	MI2C2IF: Master I2C2 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	SI2C2IF: Slave I2C2 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	Unimplemented: Read as '0'

U-0	U-0	R/W-0, HS	U-0	U-0	U-0	U-0	R/W-0, HS			
_	—	CTMUIF	_	—	—	—	LVDIF			
bit 15							bit 8			
U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0			
	—			CRCIF	U2ERIF	U1ERIF	—			
bit 7							bit (
Legend:		HS = Hardware								
R = Readab		W = Writable b	it	•	nented bit, read					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15-14	-	nted: Read as '0								
bit 13		MU Interrupt Fla	•							
	 Interrupt request has occurred Interrupt request has not occurred 									
bit 12-9	-	-								
bit 8	-	nted: Read as '0'		Notus bit						
DILO		LVDIF: Low-Voltage Detect Interrupt Flag Status bit 1 = Interrupt request has occurred								
	0 = Interrupt request has occurred									
bit 7-4		nted: Read as '0								
bit 3	CRCIF: CRC	C Generator Inter	rupt Flag Stat	us bit						
		1 = Interrupt request has occurred								
	0 = Interrup	t request has not	occurred							
bit 2	U2ERIF: UA	RT2 Error Interru	pt Flag Status	s bit						
		1 = Interrupt request has occurred								
	•	t request has not								
bit 1		RT1 Error Interru		s bit						
		t request has occ t request has not								
bit 0	•	-								
	Unimplemented: Read as '0'									

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

REGISTER 7-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5

U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS				
_	—	IC9IF	OC9IF	SPI3IF	SPF3IF	U4TXIF	U4RXIF				
bit 15							bit 8				
R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0				
U4ERIF	USB1IF	MI2C3IF	SI2C3IF	U3TXIF	U3RXIF	U3ERIF					
bit 7							bit 0				
Legend:		HS = Hardwa	e Settable bit								
R = Readable	e bit	W = Writable		U = Unimpler	nented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown				
bit 15-14	Unimplemen	ted: Read as ')'								
bit 13	•	Capture Channe	•	ag Status bit							
		request has oc request has no									
bit 12	•	ut Compare Cha		nt Flan Statue k	hit						
	•	•		pri lay olalus l							
		 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 11	SPI3IF: SPI3 Event Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
h:: 40	•	•		1							
bit 10	SPF3IF: SPI3 Fault Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 9	•	RT4 Transmitter		Status bit							
	1 = Interrupt request has occurred										
	0 = Interrupt	request has no	t occurred								
bit 8	U4RXIF: UART4 Receiver Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 7	•	•		s hit							
	U4ERIF: UART4 Error Interrupt Flag Status bit 1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 6	USB1IF: USB1 (USB OTG) Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
L:1 F	 Interrupt request has not occurred MI2C3IF: Master I2C3 Event Interrupt Flag Status bit 										
bit 5		request has oc		Status bit							
		request has no									
bit 4	SI2C3IF: Slav	ve I2C3 Event I	nterrupt Flag S	Status bit							
	1 = Interrupt request has occurred										
	•	request has no		o							
bit 3		RT3 Transmitter		Status bit							
		request has oc request has no									
bit 2	-	RT3 Receiver In		atus bit							
		request has oc									
		request has no									

REGISTER 7-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5 (CONTINUED)

bit 1	U3ERIF: UART3 Error Interrupt Flag Status bit
	 Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	Unimplemented: Read as '0'

REGISTER 7-11: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
		AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INTOIE				
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	•	nented bit, read	d as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
			- ¹								
bit 15-14	•	ted: Read as '									
bit 13		Conversion Cor		t Enable bit							
		request is enal request is not e									
bit 12	•	RT1 Transmitter		ble bit							
		request is enal	•								
		request is not e									
bit 11	U1RXIE: UAF	RT1 Receiver Ir	nterrupt Enable	e bit							
	1 = Interrupt request is enabled										
	•	request is not e									
bit 10		Transfer Comp	•	Enable bit							
	•	 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 									
bit 9	-	-									
DIL 3		PF1IE: SPI1 Fault Interrupt Enable bit Interrupt request is enabled									
	0 = Interrupt request is not enabled										
bit 8	T3IE: Timer3	Interrupt Enab	le bit								
	1 = Interrupt request is enabled										
	0 = Interrupt request is not enabled										
bit 7		Interrupt Enab									
	 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 										
h:+ 0	-	-									
bit 6	-	ut Compare Ch		ipt Enable bit							
	 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 										
bit 5	•	Capture Channe		nable bit							
	-	request is enal	-								
		request is not e									
bit 4	Unimplemen	ted: Read as '	כ'								

REGISTER 7-11: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 3	T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 0	INTOIE: External Interrupt 0 Enable bit
	1 = Interrupt request is enabled

0 = Interrupt request is not enabled

REGISTER 7-12: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
U2TXIE	U2RXIE	INT2IE ⁽¹⁾	T5IE	T4IE	OC4IE	OC3IE	—
bit 15							bit 8

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8IE	IC7IE	—	INT1IE ⁽¹⁾	CNIE	CMIE	MI2C1IE	SI2C1IE
bit 7					•	•	bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	U2TXIE: UART2 Transmitter Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 14	U2RXIE: UART2 Receiver Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 13	INT2IE: External Interrupt 2 Enable bit ⁽¹⁾ 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 12	<pre>T5IE: Timer5 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled</pre>
bit 11	T4IE: Timer4 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 10	OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled

Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPx or RPIx pin. See **Section 10.4 "Peripheral Pin Select (PPS)**" for more information.

REGISTER 7-12: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 9	OC3IE: Output Compare Channel 3 Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 8	Unimplemented: Read as '0'
bit 7	IC8IE: Input Capture Channel 8 Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 6	IC7IE: Input Capture Channel 7 Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 5	Unimplemented: Read as '0'
bit 4	INT1IE: External Interrupt 1 Enable bit ⁽¹⁾
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 3	CNIE: Input Change Notification Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 2	CMIE: Comparator Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 1	MI2C1IE: Master I2C1 Event Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 0	SI2C1IE: Slave I2C1 Event Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled

Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPx or RPIx pin. See **Section 10.4 "Peripheral Pin Select (PPS)**" for more information.

REGISTER 7-13: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	PMPIE	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE
oit 15			I				bit
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
IC5IE	IC4IE	IC3IE	—	—	_	SPI2IE	SPF2IE
bit 7						·	bit
Legend:							
R = Readat		W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	-	ted: Read as '					
bit 13		llel Master Por request is ena		die dit			
		request is ena					
bit 12		ut Compare Ch		upt Enable bit			
		request is ena					
	0 = Interrupt	request is not	enabled				
bit 11		ut Compare Ch		upt Enable bit			
		request is ena request is not					
bit 10	•	ut Compare Ch		unt Encollo hit			
		request is ena					
		request is not					
bit 9	OC5IE: Output	ut Compare Ch	annel 5 Interru	upt Enable bit			
		request is ena					
	•	request is not					
bit 8	•	Capture Chann	•	Enable bit			
		request is ena request is not					
bit 7		Capture Chann		nable bit			
	•	request is ena					
	0 = Interrupt	request is not	enabled				
bit 6	IC4IE: Input (Capture Chann	el 4 Interrupt E	Enable bit			
		request is ena					
hit E	-	request is not		nabla bit			
bit 5		Capture Chann request is ena	-				
		request is ena					
bit 4-2		ted: Read as '					
bit 1	SPI2IE: SPI2	Event Interrup	t Enable bit				
	1 = Interrupt	request is ena	bled				
	-	request is not					
bit 0		2 Fault Interrup					
		request is ena request is not					
		i oquest is not					

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
_	RTCIE		_	_	_	_	
bit 15		•					bit
U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0
_	INT4IE ⁽¹⁾	INT3IE ⁽¹⁾		—	MI2C2IE	SI2C2IE	—
bit 7							bit
Legend:							
R = Readal		W = Writable	bit	•	mented bit, read		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15	-	ted: Read as 'o					
bit 14		Time Clock/Ca	•	t Enable bit			
		request is enat					
	•	request is not e					
bit 13-7	-	ted: Read as '					
bit 6		nal Interrupt 4					
		request is enat request is not e					
bit 5	•	nal Interrupt 3					
		request is enat					
		request is not e					
bit 4-3	Unimplemen	ted: Read as ')'				
bit 2	MI2C2IE: Mas	ster I2C2 Even	t Interrupt Enal	ble bit			
	1 = Interrupt	request is enat	led				
	0 = Interrupt	request is not e	enabled				
bit 1	SI2C2IE: Slav	ve I2C2 Event I	nterrupt Enabl	e bit			
		request is enat					
	•	request is not e					
bit 0	Unimplemen	ted: Read as ')'				
Note 1:	f an external inte	rrupt is enabled	the interrupt	input must also	o be configured	to an available	RPx or RPI

REGISTER 7-14: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPx or RPIx pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

REGISTER 7-15: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

	-	-					
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
_	_	CTMUIE	_	—	_	—	LVDIE
bit 15							bit
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0
_	—	—		CRCIE	U2ERIE	U1ERIE	
bit 7							bit
Logondu							
Legend: R = Readat	alo hit	W = Writable b	t	II – Unimplon	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is clea		x = Bit is unkn	0.000	
		I – DILIS SEL			areu		OWIT
bit 15-14	Unimplemen	ted: Read as '0	,				
bit 13	-	MU Interrupt En					
		request is enab					
	0 = Interrupt	request is not e	nabled				
bit 12-9	Unimplemen	ted: Read as '0	,				
bit 8		Voltage Detect I	•	le bit			
		request is enab					
bit 7-4	•	request is not e ited: Read as '0					
bit 3	-	Generator Inter		vit			
		request is enab	•				
		request is not e					
bit 2	U2ERIE: UA	RT2 Error Interru	upt Enable bit				
		request is enab					
		request is not e					
bit 1		RT1 Error Interru request is enab					
		request is not e					
bit 0	-	ited: Read as '0					
	•						

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	IC9IE	OC9IE	SPI3IE	SPF3IE	U4TXIE	U4RXIE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
U4ERIE	USB1IE	MI2C3IE	SI2C3IE	U3TXIE	U3RXIE	U3ERIE	—
bit 7							bit C
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-14	Unimplemen	ted: Read as '	כי				
bit 13	IC9IE: Input C	Capture Chann	el 9 Interrupt E	Enable bit			
		request enable request not en					
bit 12		ut Compare Ch		upt Enable bit			
	1 = Interrupt	request enable	d				
bit 11	•	Event Interrup					
		request enable					
	•	request not en					
bit 10		3 Fault Interrup request enable					
		request enable					
bit 9	-	RT4 Transmitter		ble bit			
		request enable request not en					
bit 8	-	RT4 Receiver Ir		e bit			
		request enable request not en					
bit 7	•	RT4 Error Interr					
		request enable					
	•	request not en					
bit 6		B1 (USB OTG)	•	ole bit			
		request enable request not enable					
bit 5		ster I2C3 Even		ıble bit			
	1 = Interrupt	request enable request not en	d				
bit 4		ve I2C3 Event		le bit			
	1 = Interrupt	request enable request not en	d				
bit 3	-	RT3 Transmitter		ble bit			
		request enable	-				
		request not en					
bit 2		RT3 Receiver Ir	-	e bit			
	1 - Interrupt	request enable	d				

REGISTER 7-16: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5

REGISTER 7-16: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5 (CONTINUED)

- **U3ERIE:** UART3 Error Interrupt Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- bit 0 Unimplemented: Read as '0'

bit 1

REGISTER 7-17: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	T1IP2	T1IP1	T1IP0	—	OC1IP2	OC1IP1	OC1IP0
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	IC1IP2	IC1IP1	IC1IP0	—	INT0IP2	INT0IP1	INT0IP0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	T1IP<2:0>: Timer1 Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 11	Unimplemented: Read as '0'
bit 10-8	OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 7	Unimplemented: Read as '0'
bit 7 bit 6-4	Unimplemented: Read as '0' IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits
	-
	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits
	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)
	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1
bit 6-4	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled
	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0'
bit 6-4	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled
bit 6-4 bit 3	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0'
bit 6-4 bit 3	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0' INTOIP<2:0>: External Interrupt 0 Priority bits
bit 6-4 bit 3	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0' INTOIP<2:0>: External Interrupt 0 Priority bits
bit 6-4 bit 3	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0' INTOIP<2:0>: External Interrupt 0 Priority bits
bit 6-4 bit 3	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0' INTOIP<2:0>: External Interrupt 0 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	T2IP2	T2IP1	T2IP0		OC2IP2	OC2IP1	OC2IP0
bit 15							bit
		DAMO	DANO				
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
 bit 7	IC2IP2	IC2IP1	IC2IP0	—	—	—	bit
Legend:							
R = Readab	ole bit	W = Writable	bit	-	mented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
L:1 4 F		tad. Daadaa (01				
bit 15	-	nted: Read as '					
bit 14-12		imer2 Interrupt	•				
	111 = Interru	upt is priority 7 ((highest priority	y interrupt)			
	•						
	•						
	•						
	• • 001 = Interru	ıpt is priority 1					
		upt is priority 1 upt source is dis	sabled				
bit 11	000 = Interru						
bit 11 bit 10-8	000 = Interru Unimplemer	pt source is dis	0'	Interrupt Priorit	y bits		
	000 = Interru Unimplemer OC2IP<2:0>:	ipt source is dis ited: Read as ' : Output Compa	^{0'} are Channel 2	•	y bits		
	000 = Interru Unimplemer OC2IP<2:0>:	upt source is dis nted: Read as '	^{0'} are Channel 2	•	y bits		
	000 = Interru Unimplemer OC2IP<2:0>:	ipt source is dis ited: Read as ' : Output Compa	^{0'} are Channel 2	•	y bits		
	000 = Interru Unimplemen OC2IP<2:0>: 111 = Interru	upt source is dis nted: Read as ' : Output Compa upt is priority 7 (^{0'} are Channel 2	•	y bits		
	000 = Interru Unimplemen OC2IP<2:0>: 111 = Interru	ipt source is dis ited: Read as ' : Output Compa	^{0'} are Channel 2 (highest priorit <u>)</u>	•	y bits		
bit 10-8	000 = Interru Unimplemen OC2IP<2:0>: 111 = Interru	upt source is dis ited: Read as ' : Output Compa upt is priority 7 (upt is priority 1 upt source is dis	^{0'} are Channel 2 (highest priorit <u>)</u> sabled	•	y bits		
bit 10-8 bit 7	000 = Intern Unimplemen OC2IP<2:0>: 111 = Intern	upt source is dis nted: Read as ' : Output Compa upt is priority 7 (upt is priority 1 upt source is dis nted: Read as '	0' are Channel 2 (highest priority sabled 0'	y interrupt)	-		
	000 = Intern Unimplemen OC2IP<2:0>: 111 = Intern	apt source is dis nted: Read as ' Output Compa- apt is priority 7 (apt is priority 1 apt source is dis nted: Read as ' Input Capture (^{0'} are Channel 2 (highest priority sabled 0' Channel 2 Inter	y interrupt) rrupt Priority bit	-		
bit 10-8 bit 7	000 = Intern Unimplemen OC2IP<2:0>: 111 = Intern	upt source is dis nted: Read as ' : Output Compa upt is priority 7 (upt is priority 1 upt source is dis nted: Read as '	^{0'} are Channel 2 (highest priority sabled 0' Channel 2 Inter	y interrupt) rrupt Priority bit	-		
bit 10-8 bit 7	000 = Intern Unimplemen OC2IP<2:0>: 111 = Intern	apt source is dis nted: Read as ' Output Compa- apt is priority 7 (apt is priority 1 apt source is dis nted: Read as ' Input Capture (^{0'} are Channel 2 (highest priority sabled 0' Channel 2 Inter	y interrupt) rrupt Priority bit	-		
bit 10-8 bit 7	000 = Intern Unimplemen OC2IP<2:0>: 111 = Intern 001 = Intern 000 = Intern Unimplemen IC2IP<2:0>: 111 = Intern	apt source is dis nted: Read as ' : Output Compa- apt is priority 7 (apt is priority 1 apt source is dis nted: Read as ' Input Capture (apt is priority 7 (^{0'} are Channel 2 (highest priority sabled 0' Channel 2 Inter	y interrupt) rrupt Priority bit	-		
bit 10-8 bit 7	000 = Intern Unimplemen OC2IP<2:0>: 111 = Intern	apt source is dis nted: Read as ' Output Compa- apt is priority 7 (apt is priority 1 apt source is dis nted: Read as ' Input Capture (0' are Channel 2 (highest priority sabled 0' Channel 2 Inter (highest priority	y interrupt) rrupt Priority bit	-		

REGISTER 7-18: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

REGISTER 7-19: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	U1RXIP2	U1RXIP1	U1RXIP0	—	SPI1IP2	SPI1IP1	SPI1IP0
oit 15							bit
				11.0			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	SPF1IP2	SPF1IP1	SPF1IP0		T3IP2	T3IP1	T3IP0
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable I	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown
bit 15	Unimplemer	nted: Read as 'o)'				
bit 14-12	U1RXIP<2:0	>: UART1 Rece	iver Interrupt P	riority bits			
	111 = Interru	upt is priority 7 (I	nighest priority	interrupt)			
	•		-				
	•						
	001 = Interru	upt is priority 1					
	000 = Interru	upt source is dis	abled				
bit 11	Unimplemer	nted: Read as 'o)'				
bit 10-8	SPI1IP<2:0>	: SPI1 Event Int	errupt Priority I	oits			
	111 = Interru	upt is priority 7 (I	nighest priority	interrupt)			
	•						
	•						
	001 = Interru	upt is priority 1					
	000 = Interru	upt source is dis	abled				
bit 7	Unimplemer	nted: Read as 'o)'				
bit 6-4	SPF1IP<2:0>	>: SPI1 Fault Int	errupt Priority I	oits			
	111 = Interru	upt is priority 7 (I		intorrunt)			
			ngnest priority	intenupt)			
	•		nignest priority	interrupt)			
	•	- - - - - - (ngnest priority	interrupt)			
	• • 001 = Interru	upt is priority 1	ngnest priority	interrupt)			
				interrupt)			
bit 3	000 = Interru	upt is priority 1	abled	interrupt)			
	000 = Interru Unimplemer	upt is priority 1 upt source is dis	abled	interrupt)			
	000 = Interru Unimplemer T3IP<2:0>: 1	upt is priority 1 upt source is dis nted: Read as '0	abled)' Priority bits				
	000 = Interru Unimplemer T3IP<2:0>: 1	upt is priority 1 upt source is dis nted: Read as '0 limer3 Interrupt	abled)' Priority bits				
	000 = Interru Unimplemer T3IP<2:0>: 1	upt is priority 1 upt source is dis nted: Read as '0 limer3 Interrupt	abled)' Priority bits				
bit 3 bit 2-0	000 = Intern Unimplemer T3IP<2:0>: 7 111 = Intern	upt is priority 1 upt source is dis nted: Read as '0 limer3 Interrupt	abled)' Priority bits				

		_	-					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—		
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
—	AD1IP2	AD1IP1	AD1IP0		U1TXIP2	U1TXIP1	U1TXIP0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
-n = Value a	It POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unknown		
			- 1					
bit 15-7	-	ted: Read as '						
bit 6-4		A/D Conversio	•		bits			
	111 = Interru	pt is priority 7	(highest priority	/ interrupt)				
	•							
	•							
		ipt is priority 1 ipt source is dis	sabled					
bit 3	Unimplemen	ted: Read as '	0'					
bit 2-0	U1TXIP<2:0>	-: UART1 Tran	smitter Interrup	ot Priority bits				
	111 = Interru	pt is priority 7	(highest priority	/ interrupt)				
	•							
	•							
		pt is priority 1						
	000 = Interru	pt source is dis	sabled					

REGISTER 7-20: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

REGISTER 7-21: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	CNIP2	CNIP1	CNIP0		CMIP2	CMIP1	CMIP0
oit 15		•					bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	MI2C1IP2	MI2C1IP1	MI2C1IP0	_	SI2C1IP2	SI2C1IP1	SI2C1IP0
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as 'o)'				
bit 14-12	-	Input Change N		rupt Priority b	its		
		ipt is priority 7 (-			
	•		- · · ·	. /			
	•						
	001 = Interru	pt is priority 1					
		pt source is dis	abled				
bit 11	Unimplemen	ted: Read as 'd)'				
bit 10-8	CMIP<2:0>:	Comparator Inte	errupt Priority b	oits			
	111 = Interru	pt is priority 7 (highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
		ipt source is dis	abled				
bit 7	Unimplemen	ted: Read as 'd)'				
bit 6-4	MI2C1IP<2:0	>: Master I2C1	Event Interrup	t Priority bits			
	111 = Interru	pt is priority 7 (highest priority	interrupt)			
	•						
	•						
	•						
		pt is priority 1					
		ipt is priority 1 ipt source is dis	abled				
bit 3	000 = Interru						
	000 = Interru Unimplemen	ipt source is dis)'	Priority bits			
	000 = Interru Unimplemen SI2C1IP<2:03	ipt source is dis ited: Read as '()' Event Interrupt	-			
	000 = Interru Unimplemen SI2C1IP<2:03	ipt source is dis ited: Read as '0 >: Slave I2C1 E)' Event Interrupt	-			
	000 = Interru Unimplemen SI2C1IP<2:03	ipt source is dis ited: Read as '0 >: Slave I2C1 E)' Event Interrupt	-			
bit 3 bit 2-0	000 = Interru Unimplemen SI2C1IP<2:0 111 = Interru 001 = Interru	ipt source is dis ited: Read as '0 >: Slave I2C1 E	₎ ' ivent Interrupt highest priority	-			

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—	IC8IP2	IC8IP1	IC8IP0		IC7IP2	IC7IP1	IC7IP0			
bit 15	·			·	·	·	bit			
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
	_	_		_	INT1IP2	INT1IP1	INT1IP0			
bit 7							bit			
Legend:										
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	Unimploment		o'							
bit 15	-	ited: Read as '								
bit 14-12	IC8IP<2:0>: Input Capture Channel 8 Interrupt Priority bits									
	 111 = Interrupt is priority 7 (highest priority interrupt) 									
	•									
	•									
		pt is priority 1	ablad							
	000 = Interrupt source is disabled									
L:1 1 1	Unimplemented: Read as '0'									
bit 11	-	ted: Read as '	0'							
bit 11 bit 10-8	IC7IP<2:0>:	ited: Read as ' Input Capture C	^{0'} Channel 7 Inte	rrupt Priority bit	S					
	IC7IP<2:0>:	ted: Read as '	^{0'} Channel 7 Inte		S					
	IC7IP<2:0>:	ited: Read as ' Input Capture C	^{0'} Channel 7 Inte		S					
	IC7IP<2:0>: 111 = Interru	ited: Read as f Input Capture C Ipt is priority 7 (^{0'} Channel 7 Inte		S					
	IC7IP<2:0>: 1 111 = Interru 001 = Interru	Input Capture C Input Capture C Inpt is priority 7 (Inpt is priority 1	^{0'} Channel 7 Inte highest priorit		S					
bit 10-8	IC7IP<2:0>: 1 111 = Interru	Inted: Read as f Input Capture C Inpt is priority 7 (Inpt is priority 1 Inpt source is dis	^{0'} Channel 7 Inte highest priorit sabled		S					
bit 10-8 bit 7-3	IC7IP<2:0>: 1 111 = Interru	Input Capture C Input Capture C Inpt is priority 7 (Inpt is priority 1 Inpt source is dis Inted: Read as f	^{0'} Channel 7 Inte highest priorit sabled 0'	y interrupt)	S					
	IC7IP<2:0>: 1 111 = Interru 001 = Interru 000 = Interru Unimplemen INT1IP<2:0>	Input Capture C Input Capture C Input is priority 7 (Input is priority 1 Input source is dis Inted: Read as fi External Intern	^{0'} Channel 7 Inte highest priorit sabled 0' rupt 1 Priority	y interrupt)	S					
bit 10-8 bit 7-3	IC7IP<2:0>: 1 111 = Interru 001 = Interru 000 = Interru Unimplemen INT1IP<2:0>	Input Capture C Input Capture C Inpt is priority 7 (Inpt is priority 1 Inpt source is dis Inted: Read as f	^{0'} Channel 7 Inte highest priorit sabled 0' rupt 1 Priority	y interrupt)	S					
bit 10-8 bit 7-3	IC7IP<2:0>: 1 111 = Interru 001 = Interru 000 = Interru Unimplemen INT1IP<2:0>	Input Capture C Input Capture C Input is priority 7 (Input is priority 1 Input source is dis Inted: Read as fi External Intern	^{0'} Channel 7 Inte highest priorit sabled 0' rupt 1 Priority	y interrupt)	S					
bit 10-8 bit 7-3	IC7IP<2:0>: 1 111 = Interru 001 = Interru 000 = Interru Unimplemen INT1IP<2:0> 111 = Interru	hted: Read as f Input Capture C opt is priority 7 (opt is priority 1 opt source is dis hted: Read as f External Intern opt is priority 7 (^{0'} Channel 7 Inte highest priorit sabled 0' rupt 1 Priority	y interrupt)	S					
bit 10-8 bit 7-3	IC7IP<2:0>: 1 111 = Interru 001 = Interru 000 = Interru Unimplemen INT1IP<2:0> 111 = Interru	Input Capture C Input Capture C Input is priority 7 (Input is priority 1 Input source is dis Inted: Read as fi External Intern	^{0'} Channel 7 Inte highest priorit sabled 0' upt 1 Priority highest priorit	y interrupt)	S					

REGISTER 7-22: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

REGISTER 7-23: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	T4IP2	T4IP1	T4IP0		OC4IP2	OC4IP1	OC4IP0
bit 15			•				bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	OC3IP2	OC3IP1	OC3IP0	_	_	_	_
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	o'				
bit 14-12	-	imer4 Interrupt					
		pt is priority 7 (•	/ interrupt)			
	•						
	•						
	•						
	• 001 = Interru	pt is priority 1					
	• 001 = Interru 000 = Interru	pt is priority 1 pt source is dis	abled				
bit 11	000 = Interru						
bit 11 bit 10-8	000 = Interru Unimplemen	pt source is dis ted: Read as '(כ'	Interrupt Priorit	y bits		
	000 = Interru Unimplemen OC4IP<2:0>:	pt source is dis ted: Read as '(o' are Channel 4	•	y bits		
	000 = Interru Unimplemen OC4IP<2:0>:	pt source is dis ted: Read as '(Output Compa	o' are Channel 4	•	y bits		
	000 = Interru Unimplemen OC4IP<2:0>:	pt source is dis ted: Read as '(Output Compa	o' are Channel 4	•	y bits		
	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru	pt source is dis ted: Read as ' Output Compa pt is priority 7 (pt is priority 1	^{D'} Ire Channel 4 highest priority	•	y bits		
	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru	pt source is dis ted: Read as ' Output Compa pt is priority 7 (pt is priority 1 pt source is dis	_D ' are Channel 4 highest priority abled	•	y bits		
	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru	pt source is dis ted: Read as ' Output Compa pt is priority 7 (pt is priority 1	_D ' are Channel 4 highest priority abled	•	y bits		
bit 10-8	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen	pt source is dis ted: Read as ' Output Compa pt is priority 7 (pt is priority 1 pt source is dis ted: Read as '	^{D'} are Channel 4 highest priority abled	•	-		
bit 10-8	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen OC3IP<2:0>:	pt source is dis ted: Read as ' Output Compa pt is priority 7 (pt is priority 1 pt source is dis ted: Read as '	^{D'} Ire Channel 4 highest priority abled D' Ire Channel 3	/ interrupt) Interrupt Priorit	-		
bit 10-8	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen OC3IP<2:0>:	pt source is dis ted: Read as ' Output Compa pt is priority 7 (pt is priority 1 pt source is dis ted: Read as ' Output Compa	^{D'} Ire Channel 4 highest priority abled D' Ire Channel 3	/ interrupt) Interrupt Priorit	-		
bit 10-8	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen OC3IP<2:0>:	pt source is dis ted: Read as ' Output Compa pt is priority 7 (pt is priority 1 pt source is dis ted: Read as ' Output Compa	^{D'} Ire Channel 4 highest priority abled D' Ire Channel 3	/ interrupt) Interrupt Priorit	-		
bit 10-8	000 = Interru Unimplemen OC4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen OC3IP<2:0>: 111 = Interru	pt source is dis ted: Read as ' Output Compa pt is priority 7 (pt is priority 1 pt source is dis ted: Read as ' Output Compa pt is priority 7 (^{D'} are Channel 4 highest priority abled D' are Channel 3 highest priority	/ interrupt) Interrupt Priorit	-		

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	U2TXIP2	U2TXIP1	U2TXIP0		U2RXIP2	U2RXIP1	U2RXIP0			
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—	INT2IP2	INT2IP1	INT2IP0	—	T5IP2	T5IP1	T5IP0			
bit 7							bit			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15	Unimplemen	ted: Read as '	כי							
bit 14-12	U2TXIP<2:0>	: UART2 Trans	smitter Interrup	ot Priority bits						
	111 = Interru	pt is priority 7 (highest priority	/ interrupt)						
	•									
	•									
	001 = Interrupt is priority 1									
		pt source is dis								
bit 11	-	ted: Read as '								
bit 10-8		: UART2 Rece		-						
	111 = Interru	pt is priority 7 (nignest priority	/ interrupt)						
	•									
	• 001 = Interru	nt in priority 1								
		pt is priority i pt source is dis	abled							
bit 7		ted: Read as '								
bit 6-4	-			oits						
		INT2IP<2:0>: External Interrupt 2 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)								
	•		0 1 2							
	•									
	• 001 = Interrupt is priority 1									
	000 = Interru	pt source is dis	abled							
bit 3	Unimplemen	ted: Read as '	כי							
bit 2-0	T5IP<2:0>: ⊺	imer5 Interrupt	Priority bits							
	111 = Interru	pt is priority 7 (highest priority	/ interrupt)						
	•									
	•									
	001 = Interru		م ام ا م							
	000 = Interru	pt source is dis	apled							

REGISTER 7-24: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

REGISTER 7-25: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—					—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	SPI2IP2	SPI2IP1	SPI2IP0	—	SPF2IP2	SPF2IP1	SPF2IP0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'					
bit 6-4	SPI2IP<2:0>: SPI2 Event Interrupt Priority bits					
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>					
	•					
	•					
	001 = Interrupt is priority 1					
	000 = Interrupt source is disabled					
bit 3	Unimplemented: Read as '0'					
bit 2-0	SPF2IP<2:0>: SPI2 Fault Interrupt Priority bits					
	111 = Interrupt is priority 7 (highest priority interrupt)					
	•					
	•					
	•					
	001 = Interrupt is priority 1					

000 = Interrupt source is disabled

_	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	IC5IP2	IC5IP1	IC5IP0		IC4IP2	IC4IP1	IC4IP0
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	IC3IP2	IC3IP1	IC3IP0	—		_	_
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	nown
bit 11	111 = Interru • • • 001 = Interru	pt is priority 7(pt is priority 1 pt source is dis	highest priorit	rrupt Priority bit: y interrupt)			
bit 10-8			Channel 4 Inter	rrupt Priority bits y interrupt)	3		

REGISTER 7-26: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

REGISTER 7-27: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	OC7IP2	OC7IP1	OC7IP0		OC6IP2	OC6IP1	OC6IP0				
oit 15							bit				
	D 444 4	DAVA	DANA		D 444 4	D 444 0	D 444 0				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	OC5IP2	OC5IP1	OC5IP0		IC6IP2	IC6IP1	IC6IP0				
bit 7							bit				
Legend:											
R = Readab	ole bit	W = Writable b	oit	U = Unimple	mented bit, read	d as '0'					
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15	Unimplemer	nted: Read as '0)'								
bit 14-12	OC7IP<2:0>	: Output Compa	re Channel 7	Interrupt Priori	ty bits						
	111 = Interru	upt is priority 7 (I	nighest priorit	y interrupt)							
	•										
	•	•									
	001 = Interrupt is priority 1										
	000 = Interru	upt source is dis	abled								
	000 = Interrupt source is disabled Unimplemented: Read as '0'										
oit 11	Unimplemer	nted: Read as '0									
	-	nted: Read as 'd : Output Compa)'	Interrupt Priori	ty bits						
bit 11 bit 10-8	OC6IP<2:0>		^{)'} re Channel 6		ty bits						
	OC6IP<2:0>	: Output Compa	^{)'} re Channel 6		ty bits						
	OC6IP<2:0>	: Output Compa	^{)'} re Channel 6		ty bits						
	OC6IP<2:0> 111 = Interru	: Output Compa	^{)'} re Channel 6		ty bits						
	OC6IP<2:0> 111 = Interru	: Output Compa upt is priority 7 (I	₎ ' re Channel 6 highest priorit		ty bits						
	OC6IP<2:0> 111 = Intern	: Output Compa upt is priority 7 (I upt is priority 1	₎ ' re Channel 6 highest priorit abled		ty bits						
bit 10-8	OC6IP<2:0> 111 = Interru	: Output Compa upt is priority 7 (I upt is priority 1 upt source is dis	₎ , re Channel 6 highest priorit abled	y interrupt)							
bit 10-8 bit 7	OC6IP<2:0> 111 = Interru	: Output Compa upt is priority 7 (I upt is priority 1 upt source is dis ited: Read as '0	^{)'} re Channel 6 highest priorit abled) ['] re Channel 5	y interrupt) Interrupt Priori							
bit 10-8 bit 7	OC6IP<2:0> 111 = Interru	: Output Compa upt is priority 7 (I upt is priority 1 upt source is disa ited: Read as '0 : Output Compa	^{)'} re Channel 6 highest priorit abled) ['] re Channel 5	y interrupt) Interrupt Priori							
bit 10-8 bit 7	OC6IP<2:0> 111 = Interru	: Output Compa upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '0 : Output Compa	^{)'} re Channel 6 highest priorit abled) ['] re Channel 5	y interrupt) Interrupt Priori							
bit 10-8 bit 7	OC6IP<2:0> 111 = Interru 001 = Interru 000 = Interru Unimplemen OC5IP<2:0> 111 = Interru	: Output Compa upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '0 : Output Compa	^{)'} re Channel 6 highest priorit abled) ['] re Channel 5	y interrupt) Interrupt Priori							
bit 10-8 bit 7	OC6IP<2:0> 111 = Interru 001 = Interru 000 = Interru Unimplemen OC5IP<2:0> 111 = Interru 001 = Interru	: Output Compa upt is priority 7 (I upt source is disa nted: Read as '0 : Output Compa upt is priority 7 (I	^{)'} re Channel 6 highest priorit abled ^{)'} re Channel 5 highest priorit	y interrupt) Interrupt Priori							
bit 10-8 bit 7 bit 6-4	OC6IP<2:0> 111 = Internu 001 = Internu 000 = Internu Unimplemen OC5IP<2:0> 111 = Internu 001 = Internu 001 = Internu	: Output Compa upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '0 : Output Compa upt is priority 7 (I upt is priority 1)' re Channel 6 highest priorit abled)' re Channel 5 highest priorit	y interrupt) Interrupt Priori							
bit 10-8 bit 7 bit 6-4 bit 3	OC6IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimplemen OC5IP<2:0> 111 = Intern 001 = Intern 001 = Intern Unimplemen	: Output Compa upt is priority 7 (H upt is priority 1 upt source is dis nted: Read as '0 : Output Compa upt is priority 7 (H upt is priority 1 upt source is dis)' re Channel 6 highest priorit abled ,' re Channel 5 highest priorit abled	y interrupt) Interrupt Priori y interrupt)	ty bits						
bit 10-8 bit 7	OC6IP<2:0> 111 = Interru 001 = Interru 000 = Interru Unimplemen OC5IP<2:0> 111 = Interru 001 = Interru 001 = Interru Unimplemen IC6IP<2:0>:	: Output Compa upt is priority 7 (f upt is priority 1 upt source is disa nted: Read as '0 : Output Compa upt is priority 7 (f upt is priority 1 upt source is disa nted: Read as '0)' re Channel 6 highest priorit abled)' re Channel 5 highest priorit abled	y interrupt) Interrupt Priori y interrupt) rrupt Priority bi	ty bits						
bit 10-8 bit 7 bit 6-4 bit 3	OC6IP<2:0> 111 = Interru 001 = Interru 000 = Interru Unimplemen OC5IP<2:0> 111 = Interru 001 = Interru 001 = Interru Unimplemen IC6IP<2:0>:	: Output Compa upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '0 : Output Compa upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '0 Input Capture C)' re Channel 6 highest priorit abled)' re Channel 5 highest priorit abled	y interrupt) Interrupt Priori y interrupt) rrupt Priority bi	ty bits						
bit 10-8 bit 7 bit 6-4 bit 3	OC6IP<2:0> 111 = Interru 001 = Interru 000 = Interru Unimplemen OC5IP<2:0> 111 = Interru 001 = Interru 001 = Interru Unimplemen IC6IP<2:0>:	: Output Compa upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '0 : Output Compa upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '0 Input Capture C)' re Channel 6 highest priorit abled)' re Channel 5 highest priorit abled	y interrupt) Interrupt Priori y interrupt) rrupt Priority bi	ty bits						
bit 10-8 bit 7 bit 6-4 bit 3	OC6IP<2:0> 111 = Interru 001 = Interru 000 = Interru Unimplemen OC5IP<2:0> 111 = Interru 001 = Interru 001 = Interru Unimplemen IC6IP<2:0>: 111 = Interru	: Output Compa upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '0 : Output Compa upt is priority 7 (I upt is priority 1 upt source is disa nted: Read as '0 Input Capture C)' re Channel 6 highest priorit abled)' re Channel 5 highest priorit abled	y interrupt) Interrupt Priori y interrupt) rrupt Priority bi	ty bits						

REGISTER 7-28: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	<u> </u>			<u> </u>	—		—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	PMPIP2	PMPIP1	PMPIP0	—	OC8IP2	OC8IP1	OC8IP0
bit 7							bit 0
Legend:							
R = Readable		W = Writable		•	mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 6-4 bit 3 bit 2-0	111 = Interru 001 = Interru 000 = Interru Unimplemen OC8IP<2:0>:	Parallel Master pt is priority 7 (pt is priority 1 pt source is dis ted: Read as ' Output Compa pt is priority 7 (highest priority abled o' are Channel 8 I	v interrupt)	y bits		

REGISTER 7-29: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
		—		_	MI2C2IP2	MI2C2IP1	MI2C2IP0		
bit 15							bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
	SI2C2IP2	SI2C2IP1	SI2C2IP0	—	_	_	_		
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
			o'						
bit 15-11	-	ted: Read as '							
bit 10-8		>: Master I2C2	•	•					
	111 = Interru	pt is priority 7 (highest priority	interrupt)					
	•								
	•								
	001 = Interrupt is priority 1								
		ipt source is dis							
bit 7	-	ted: Read as '							
bit 6-4	SI2C2IP<2:0	>: Slave I2C2 E	Event Interrupt	Priority bits					
	111 = Interru	pt is priority 7 (highest priority	v interrupt)					
	•								
		pt is priority 1							
	000 = Interru	ipt source is dis	abled						
bit 3-0	Unimplemen	ted: Read as '	0'						

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
				—	INT4IP2	INT4IP1	INT4IP0
oit 15	·				·		bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	INT3IP2	INT3IP1	INT3IP0	—	—	—	—
oit 7							bit C
_egend:							
R = Readab	ole bit	W = Writable	bit	=	mented bit, read	d as '0'	
n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
	-	ted: Read as ' External Inter		iits			
bit 10-8	INT4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru	External Intern pt is priority 7 (pt is priority 1 pt source is dis	rupt 4 Priority b highest priority sabled				
bit 15-11 bit 10-8 bit 7	INT4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen	External Intern pt is priority 7 (pt is priority 1 pt source is dis ted: Read as '	rupt 4 Priority b highest priority sabled 0'	interrupt)			
bit 10-8	INT4IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen INT3IP<2:0>: 111 = Interru 001 = Interru	External Intern pt is priority 7 (pt is priority 1 pt source is dis ted: Read as ' External Intern pt is priority 7 (rupt 4 Priority b highest priority abled 0' rupt 3 Priority b highest priority	interrupt) its			

REGISTER 7-30: IPC13: INTERRUPT PRIORITY CONTROL REGISTER 13

REGISTER 7-31: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	—	—	—	—	RTCIP2	RTCIP1	RTCIP0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—		—	—	—	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown
bit 15-11	Unimplemen	ted: Read as 'd)'				
bit 10-8	RTCIP<2:0>:	Real-Time Clo	ck and Calenda	ar Interrupt Pric	ority bits		
	111 = Interru	pt is priority 7 (highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
		pt source is dis	abled				
bit 7-0	Unimplemen	ted: Read as 'o)'				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	CRCIP2	CRCIP1	CRCIP0		U2ERIP2	U2ERIP1	U2ERIP0			
bit 15	·				·		bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
_	U1ERIP2	U1ERIP1	U1ERIP0	—	_	—	_			
bit 7		•			·		bit (
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 11	• • • 001 = Interru 000 = Interru	pt source is dis	abled	r interrupt)						
bit 10-8	-	Unimplemented: Read as '0' U2ERIP<2:0>: UART2 Error Interrupt Priority bits								
Dir 10-0	111 = Interru • • 001 = Interru	pt is priority 7 (highest priority							
bit 7	Unimplemen	ted: Read as '	0'							
bit 6-4	111 = Interru • • 001 = Interru	>: UART1 Error pt is priority 7 (pt is priority 1 pt source is dis	highest priority	•						
bit 3-0	-	ted: Read as '								
	•									

REGISTER 7-32: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

REGISTER 7-33: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

<u> </u>	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 15 bit 8	_	—			—			—
	bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	LVDIP2	LVDIP1	LVDIP0
bit 7							bit 0

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

bit 2-0 LVDIP<2:0>: Low-Voltage Detect Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . . 001 = Interrupt is priority 1 000 = Interrupt source is disabled

REGISTER 7-34: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	CTMUIP2	CTMUIP1	CTMUIP0	_	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-4	CTMUIP<2:0>: CTMU Interrupt Priority bits

```
111 = Interrupt is priority 7 (highest priority interrupt)
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
```

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	U3TXIP2	U3TXIP1	U3TXIP0		U3RXIP2	U3RXIP1	U3RXIP0			
bit 15				·	•		bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
_	U3ERIP2	U3ERIP1	U3ERIP0			—				
bit 7							bit			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown						
bit 11 bit 10-8	• • • 001 = Interru 000 = Interru Unimplemen	Unimplemented: Read as '0' U3TXIP<2:0>: UART3 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0' U3RXIP<2:0>: UART3 Receiver Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)								
	111 = Interru • •			•						
bit 7 bit 6-4	• • • • • • • • • • • • • • • • • • •	pt is priority 7 (l pt is priority 1 pt source is dis ted: Read as 'i >: UART3 Error pt is priority 7 (l pt is priority 1	abled o' Interrupt Prior nighest priority	rity bits						
	• • • • • • • • • • • • • •	pt is priority 7 (l pt is priority 1 pt source is dis ted: Read as 'd >: UART3 Error pt is priority 7 (l	abled o' Interrupt Prior highest priority	rity bits						

REGISTER 7-35: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20

REGISTER 7-36: IPC21: INTERRUPT PRIORITY CONTROL REGISTER 21

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—	U4ERIP2	U4ERIP1	U4ERIP0		USB1IP2	USB1IP1	USB1IP0				
bit 15			1				bit				
U-0			D/M/ O	11.0		D/M/ O					
0-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1 SI2C3IP2	R/W-0	R/W-0 SI2C3IP0				
 bit 7	MI2C3IP2	MI2C3IP1	MI2C3IP0	_	512C3IP2	SI2C3IP1					
							bit				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	-	ted: Read as '									
bit 14-12		>: UART4 Error	-	-							
	111 = Interru	pt is priority 7 (I	highest priority	interrupt)							
	•										
	•	001 = Interrupt is priority 1									
		pt is priority 1 pt source is dis	ablad								
bit 11		-									
bit 10-8	Unimplemented: Read as '0'										
DIL 10-0		USB1IP<2:0>: USB1 (USB OTG) Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)									
	•										
	•										
	• 001 = Interrupt is priority 1										
		pt source is dis	abled								
bit 7	Unimplemen	ted: Read as '	0'								
bit 6-4	MI2C3IP<2:0	>: Master I2C3	Event Interrup	ot Priority bits							
	111 = Interru	MI2C3IP<2:0>: Master I2C3 Event Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)									
	•										
	•										
	001 = Interru										
		pt source is dis									
bit 3	-	ited: Read as '									
bit 2-0		>: Slave I2C3 E	-	-							
	111 = Interru	pt is priority 7 (I	highest priority	interrupt)							
	•										
	•	nt in main site of									
	001 = Interru	pt is priority 1 pt source is dis	abled								
			abica								

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	SPI3IP2	SPI3IP1	SPI3IP0	_	SPF3IP2	SPF3IP1	SPF3IP0			
bit 15							bit			
		DAALO	DAMO				DAMO			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
	U4TXIP2	U4TXIP1	U4TXIP0	_	U4RXIP2	U4RXIP1	U4RXIP0			
bit 7							bit			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15	Unimplemen	ted: Read as 'd)'							
bit 14-12	SPI3IP<2:0>:	SPI3 Event Int	errupt Priority	bits						
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	001 = Interru 000 = Interru	pt is priority 1 pt source is dis	abled							
bit 11	Unimplemen	ted: Read as 'd)'							
bit 10-8	SPF3IP<2:0>: SPI3 Fault Interrupt Priority bits									
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	001 = Interru									
h:+ 7		pt source is dis	anieo							
	Unimplemented: Read as '0'									
bit 7 bit 6.4	1147710-2.05)'	t Priority bite						
bit 7 bit 6-4		: UART4 Trans)' mitter Interrup	-						
)' mitter Interrup	-						
		: UART4 Trans)' mitter Interrup	-						
	111 = Interru • • 001 = Interru	•: UART4 Trans pt is priority 7 (I pt is priority 1) [,] smitter Interrup highest priority	-						
bit 6-4	111 = Interru • • 001 = Interru 000 = Interru	•: UART4 Trans pt is priority 7 (I pt is priority 1 pt source is dis	₎ , smitter Interrup nighest priority abled	-						
bit 6-4 bit 3	111 = Interru 001 = Interru 000 = Interru Unimplemen	: UART4 Trans pt is priority 7 (I pt is priority 1 pt source is dis ted: Read as '0)' mitter Interrup nighest priority abled	interrupt)						
	111 = Interrup 001 = Interrup 000 = Interrup Unimplemen U4RXIP<2:0>	•: UART4 Trans pt is priority 7 (I pt is priority 1 pt source is dis ted: Read as '(•: UART4 Rece	o' smitter Interrup nighest priority abled o' iver Interrupt F	Priority bits						
bit 6-4 bit 3	111 = Interrup 001 = Interrup 000 = Interrup Unimplemen U4RXIP<2:0>	: UART4 Trans pt is priority 7 (I pt is priority 1 pt source is dis ted: Read as '0	o' smitter Interrup nighest priority abled o' iver Interrupt F	Priority bits						
bit 6-4 bit 3	111 = Interrup 001 = Interrup 000 = Interrup Unimplemen U4RXIP<2:0>	•: UART4 Trans pt is priority 7 (I pt is priority 1 pt source is dis ted: Read as '(•: UART4 Rece	o' smitter Interrup nighest priority abled o' iver Interrupt F	Priority bits						
bit 6-4 bit 3	111 = Interrup 001 = Interrup 000 = Interrup Unimplemen U4RXIP<2:0>	•: UART4 Trans pt is priority 7 (I pt is priority 1 pt source is dis ted: Read as '(•: UART4 Rece pt is priority 7 (I	o' smitter Interrup nighest priority abled o' iver Interrupt F	Priority bits						

REGISTER 7-37: IPC22: INTERRUPT PRIORITY CONTROL REGISTER 22

REGISTER 7-38: IPC23: INTERRUPT PRIORITY CONTROL REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	IC9IP2	IC9IP1	IC9IP0	—	OC9IP2	OC9IP1	OC9IP0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 bit 6-4	Unimplemented: Read as '0' IC9IP<2:0>: Input Capture Channel 9 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • •
	001 = Interrupt is priority 1 000 = Interrupt source is disabled
bit 3	Unimplemented: Read as '0'
bit 2-0	OC9IP<2:0>: Output Compare Channel 9 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled

REGISTER 7-39: INTTREG: INTERRUPT CONTROLLER TEST REGISTER

R-0, HSC	U-0	R/W-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
CPUIRQ	—	VHOLD	—	ILR3	ILR2	ILR1	ILR0
bit 15							bit 8
U-0	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
—	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0
bit 7							bit (
Legend:		HSC = Hardw	are Settable/C	learable bit			
R = Readat	ole bit	W = Writable		U = Unimplem	ented bit read	l as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
		i Bitle cot				X Bitle unit	
bit 14 bit 13	0 = No intern Unimplemen VHOLD: Vect 1 = The VEC 0 = The VEC has occu	upt request is u ted: Read as '(or Number Cap NUM bits conta NUM bits conta rred with highe	nacknowledge o' oture Configura ain the value of ain the value of r priority than th		ority pending ir wledged interru	upt (i.e., the las	
bit 12	•	ted: Read as '					
bit 11-8	1111 = CPU • • • 0001 = CPU	w CPU Interruț Interrupt Priorit Interrupt Priorit Interrupt Priorit	y Level is 15 y Level is 1	l bits			
bit 7	Unimplemen	ted: Read as 'd)'				
bit 6-0	VECNUM<5: VHOLD = 1: VHOLD = 0:)>: Vector Num The VECNUM	ber of Pending bits indicate the bits indicate th	Interrupt or La e vector numbe ne vector numb	r (from 0 to 118	3) of the last int	errupt to occu

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS (INTCON1<15>) control bit if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note:	At a device Reset, the IPCx registers are
	initialized, such that all user interrupt
	sources are assigned to Priority Level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE (ISR)

The method that is used to declare an Interrupt Service Routine (ISR) and initialize the IVT with the correct vector address will depend on the programming language (i.e., 'C' or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE (TSR)

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to Priority Level 7 by inclusive ORing the value 0Eh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (Levels 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of Priority Levels, 1-6, for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

NOTES:

8.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 6. "Oscillator" (DS39700). The information in this data sheet supersedes the information in the FRM.

The oscillator system for PIC24FJ256GB210 family devices has the following features:

 A total of four external and internal oscillator options as clock sources, providing 11 different clock modes

- An on-chip PLL block to boost internal operating frequency on select internal and external oscillator sources, and to provide a precise clock source for peripherals, such as USB
- Software controllable switching between various clock sources
- Software controllable postscaler for selective clocking of CPU for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- A separate and independently configurable system clock output for synchronizing external hardware
- A simplified diagram of the oscillator system is shown in Figure 8-1.




FIGURE 8-1: PIC24FJ256GB210 FAMILY CLOCK DIAGRAM

8.1 CPU Clocking Scheme

The system clock source can be provided by one of four sources:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins
- · Fast Internal RC (FRC) Oscillator
- · Low-Power Internal RC (LPRC) Oscillator

The primary oscillator and FRC sources have the option of using the internal 24x PLL block, which generates the USB module clock, and a separate system clock through the 96 MHZ PLL. Refer to **Section 8.5 "96 MHz PLL Block"** for additional information.

The internal FRC provides an 8 MHz clock source. It can optionally be reduced by the programmable clock divider to provide a range of system clock frequencies.

The selected clock source generates the processor and peripheral clock sources. The processor clock source is divided by two to produce the internal instruction cycle clock, FcY. In this document, the instruction cycle clock is also denoted by Fosc/2. The internal instruction cycle clock, Fosc/2, can be provided on the OSCO I/O pin for some operating modes of the primary oscillator.

8.2 Initial Configuration on POR

The oscillator source (and operating mode) that is used at a device Power-on Reset (POR) event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory (refer to **Section 26.1** "**Configuration Bits**" for further details). The Primary Oscillator Configuration bits, POSCMD<1:0> (Configuration Word 2<1:0>) and the Initial Oscillator Select Configuration bits, FNOSC<2:0> (Configuration Word 2<10:8>), select the oscillator source that is used at a POR. The FRC primary Oscillator with Postscaler (FRCDIV) is the default (unprogrammed) selection. The secondary oscillator, or one of the internal oscillators, may be chosen by programming these bit locations.

The Configuration bits allow users to choose between the various clock modes, shown in Table 8-1.

8.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS

The FCKSM Configuration bits (Configuration Word 2<7:6>) are used to jointly configure device clock switching and the Fail-Safe Clock Monitor (FSCM). Clock switching is enabled only when FCKSM1 is programmed ('0'). The FSCM is enabled only when FCKSM<1:0> are both programmed ('00').

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Notes
Fast RC Oscillator with Postscaler (FRCDIV)	Internal	11	111	1, 2
FRC Oscillator/16 (500 KHz)	Internal	11	110	1
Low-Power RC Oscillator (LPRC)	Internal	11	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	11	100	1
Primary Oscillator (XT) with PLL Module (XTPLL)	Primary	01	011	-
Primary Oscillator (EC) with PLL Module (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	_
Primary Oscillator (XT)	Primary	01	010	_
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL Module (FRCPLL)	Internal	11	001	1
Fast RC Oscillator (FRC)	Internal	11	000	1

TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSCO pin function is determined by the OSCIOFCN Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

8.3 Control Registers

The following four Special Function Registers control the operation of the oscillator:

- OSCCON
- CLKDIV
- OSCTUN
- REFOCON

The OSCCON register (Register 8-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources. The CLKDIV register (Register 8-2) controls the features associated with Doze mode, as well as the postscaler for the FRC oscillator.

The OSCTUN register (Register 8-3) allows the user to fine tune the FRC oscillator over a range of approximately $\pm 1.5\%$.

The REFOCON register (Register 8-5) controls the frequency of the reference clock out.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-x, HSC ⁽¹⁾	R-x, HSC ⁽¹⁾	R-x, HSC ⁽¹⁾	U-0	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

R/S-0	R/W-0	R-0, HSC ⁽³⁾	U-0	R/C-0, HS	R/W-0	R/W-0	R/W-0
CLKLOCK	IOLOCK ⁽²⁾	LOCK	_	CF	POSCEN	SOSCEN	OSWEN
bit 7							bit 0

Legend:	C = Clearable bit	S = Settable bit	HSC = Hardware Settable/Clearable bit
R = Readable bit	W = Writable bit	U = Unimplemented b	pit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
HS = Hardware Settab	ole bit		

bit 15 Unimplemented: Read as '0'

bit 14-12 COSC<2:0>: Current Oscillator Selection bits⁽¹⁾

- 111 = Fast RC Oscillator with Postscaler (FRCDIV)
- 110 = Fast RC/16 Oscillator
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
- 000 = Fast RC Oscillator (FRC)
- bit 11 Unimplemented: Read as '0'
- bit 10-8 NOSC<2:0>: New Oscillator Selection bits⁽¹⁾
 - 111 = Fast RC Oscillator with Postscaler (FRCDIV)
 - 110 = Fast RC/16 Oscillator
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (SOSC)
 - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
 - 010 = Primary Oscillator (XT, HS, EC)
 - 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
 - 000 = Fast RC Oscillator (FRC)

Note 1: Reset values for these bits are determined by the FNOSC Configuration bits.

- 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1', once the IOLOCK bit is set, it cannot be cleared.
- 3: Also resets to '0' during any valid clock switch or whenever a non PLL Clock mode is selected.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enabled bit
	If FSCM is enabled (FCKSM1 = 1):
	1 = Clock and PLL selections are locked
	0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit
	If FSCM is disabled (FCKSM1 = 0):
	Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	IOLOCK: I/O Lock Enable bit ⁽²⁾
	1 = I/O lock is active
	0 = I/O lock is not active
bit 5	LOCK: PLL Lock Status bit ⁽³⁾
	1 = PLL module is in lock or PLL module start-up timer is satisfied
	0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit
	1 = FSCM has detected a clock failure
	0 = No clock failure has been detected
bit 2	POSCEN: Primary Oscillator Sleep Enable bit
	1 = Primary Oscillator continues to operate during Sleep mode
	0 = Primary Oscillator is disabled during Sleep mode
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
	1 = Enable the Secondary Oscillator
	0 = Disable the Secondary Oscillator
bit 0	OSWEN: Oscillator Switch Enable bit
	1 = Initiate an oscillator switch to the clock source specified by the NOSC<2:0> bits
	0 = Oscillator switch is complete
Note 1:	Reset values for these bits are determined by the FNOSC Configuration bits.

- 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1', once the IOLOCK bit is set, it cannot be cleared.
- 3: Also resets to '0' during any valid clock switch or whenever a non PLL Clock mode is selected.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1				
ROI	DOZE2	DOZE1	DOZE0	DOZEN ⁽¹⁾	RCDIV2	RCDIV1	RCDIV0				
bit 15		•	÷			•	bit				
R/W-0	R/W-0	R/W-0	r-0	U-0	U-0	U-0	U-0				
CPDIV1	CPDIV0	PLLEN	Reserved		_	_	_				
bit 7	or bird		10001100				bit				
Legend:		r = Reserved									
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'							
n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkr	nown				
bit 15	ROI: Recover	r on Interrupt bi	t								
				et the CPU peri	ipheral clock ra	atio to 1:1					
	0 = Interrupts	s have no effec	t on the DOZE	N bit							
bit 14-12	DOZE<2:0>:	CPU Periphera	al Clock Ratio S	Select bits							
	111 = 1:128										
	110 = 1:64										
	101 = 1:32 100 = 1:16										
	011 = 1:8										
	010 = 1:4										
	001 = 1:2										
	000 = 1:1										
bit 11	DOZEN: DOZ	ZE Enable bit ⁽¹⁾									
		:0> bits specify ipheral clock ra		heral clock ratio	0						
oit 10-8	RCDIV<2:0>: FRC Postscaler Select bits										
	111 = 31.25	kHz (divide-by	-256)								
	110 = 125 kHz (divide-by-64)										
		Hz (divide-by-3									
		Hz (divide-by-1 z (divide-by-8)	6)								
		z (divide-by-6)									
		z (divide-by-2)									
		z (divide-by-1)									
bit 7-6	CPDIV<1:0>:	System Clock	Select bits (po	stscaler select f	rom 32 MHz c	lock branch)					
	11 = 4 MHz	(divide-by-8) ⁽²⁾									
		(divide-by-4)(2)									
		z (divide-by-2)									
		z (divide-by-1)									
bit 5	PLLEN: 96 MHz PLL Enable bit										
	The 96 MHz PLL must be enabled when the USB module is enabled. This control bit can be overridded by the PLL96MHZ (Configuration Word 2 <11>) Configuration bit.										
				PLL/ECPLL/FR		20					
				FLL/EGFLL/FR		ווכ					
	0 = Disable t	he 96 MH7 PH	_	 0 = Disable the 96 MHz PLL Reserved: Reserved bit; do not use 							
bit 4											

2: This setting is not allowed while the USB module is enabled.

OSCTUN: FRC OSCILLATOR TUNE REGISTER

REGISTER 8-3:

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	_	—		—	_		
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_		TUN5 ⁽¹⁾	TUN4 ⁽¹⁾	TUN3 ⁽¹⁾	TUN2 ⁽¹⁾	TUN1 ⁽¹⁾	TUN0 ⁽¹⁾		
bit 7							bit C		
Legend:									
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-6	Unimplement	ted: Read as 'd)'						
bit 5-0	TUN<5:0>: FRC Oscillator Tuning bits ⁽¹⁾								
	011111 = Maximum frequency deviation								
			,						
	011110 =		,						
			,						
			,						
	011110 = 000001 =								
	011110 = 000001 = 000000 = Ce			unning at factor	y calibrated fre	quency			
	011110 = 000001 =			unning at factor	y calibrated fre	quency			
	011110 = 000001 = 000000 = Ce			unning at factor	y calibrated fre	quency			
	011110 = 000001 = 000000 = Ce			unning at factor	y calibrated fre	quency			
	011110 = 000001 = 000000 = Ce 111111 = 100001 =		, oscillator is r	unning at factor	y calibrated fre	quency			

Note 1: Increments or decrements of TUN<5:0> may not change the FRC frequency in equal steps over the FRC tuning range and may not be monotonic.

8.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: The Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMDx Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

8.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in CW2 must be programmed to '0'. (Refer to **Section 26.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSCx (OSCCON<10:8>) control bits do not control the clock selection when clock switching is disabled. However, the COSCx (OSCCON<14:12>) control bits will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN (OSCCON<0>) control bit has no effect when clock switching is disabled; It is held at '0' at all times.

8.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- If desired, read the COSCx (OSCCON<14:12>) control bits to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSCx (OSCCON<10:8>) control bits for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- 1. The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bit values are transferred to the COSCx bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or SOSC (if SOSCEN remains set).

Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.

2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL modes are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

A recommended code sequence for a clock switch includes the following:

- 1. Disable interrupts during the OSCCON register unlock and write sequence.
- Execute the unlock sequence for the OSCCON high byte by writing 78h and 9Ah to OSCCON<15:8> in two back-to-back instructions.
- 3. Write new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
- Execute the unlock sequence for the OSCCON low byte by writing 46h and 57h to OSCCON<7:0> in two back-to-back instructions.
- 5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
- 6. Continue to execute code that is not clock-sensitive (optional).
- 7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
- Check to see if OSWEN is '0'. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of failure.

The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 8-1.

EXAMPLE 8-1: BASIC CODE SEQUENCE FOR CLOCK SWITCHING IN ASSEMBLY


;Place the new oscillator selection in WO
;OSCCONH (high byte) Unlock Sequence
MOV #OSCCONH, w1
MOV #0x78, w2
MOV #0x9A, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Set new oscillator selection
MOV.b WREG, OSCCONH
;OSCCONL (low byte) unlock sequence
MOV #OSCCONL, w1
MOV #0x46, w2
MOV #0x57, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Start oscillator switch operation
BSET OSCCON,#0


8.5 96 MHz PLL Block

The 96 MHz PLL block is implemented to generate the stable 48 MHz clock required for full-speed USB operation and the system clock from the same oscillator source. The 96 MHz PLL block is shown in Figure 8-2.

The 96 MHz PLL block requires a 4 MHz input signal; it uses this to generate a 96 MHz signal from a fixed, 24x PLL. This is, in turn, divided into two branches. The first branch generates the USB clock and the second branch generates the system clock. The 96 MHz PLL block can be enabled and disabled using the PLL96MHZ Configuration bit (Configuration Word<11>) or through the PLLEN (CLKDIV<5>) control bit when the PLL96MHZ Configuration bit is not set. Note that the PLL96MHZ Configuration bit and PLLEN register bit are available only for PIC24F devices with USB.

The 96 MHz PLL prescaler does not automatically sense the incoming oscillator frequency. The user must manually configure the PLL divider to generate the required 4 MHz output, using the PLLDIV<2:0> Configuration bits (Configuration Word 2<14:12> in most devices).





8.5.1 SYSTEM CLOCK GENERATION

The system clock is generated from the 96 MHz branch using a configurable postscaler/divider to generate a range of frequencies for the system clock multiplexer. The output of the multiplexer is further passed through a fixed divide-by-3 divider and the final output is used as the system clock. Figure 8-2 shows this logic in the system clock sub-block. Since the source is a 96 MHz signal, the possible system clock frequencies are listed in Table 8-2. The available system clock options are always the same, regardless of the setting of the PLLDIV Configuration bits.

TABLE 8-2:	SYSTEM CLOCK OPTIONS FOR 96 MHz PLL BLOCK

MCU Clock Division (CPDIV<1:0>)	System Clock Frequency (Instruction Rate in MIPS)
None (00)	32 MHz (16)
÷2 (01)	16 MHz (8)
÷4 (10)	8 MHz (4) ⁽¹⁾
÷8 (11)	4 MHz (2) ⁽¹⁾

Note 1: These options are not compatible with USB operation. They may be used whenever the PLL branch is selected and the USB module is disabled.

8.5.2 USB CLOCK GENERATION

In the USB-On-The-Go module in the PIC24FJ256GB210 family of devices, the primary oscillator with the PLL block can be used as a valid clock source for USB operation. The FRC oscillator (implemented with ±1.0% accuracy) can be combined with a PLL block, providing another option for a valid USB clock source. There is no provision to provide a separate external 48 MHz clock to the USB module.

The USB module sources its clock signal from a 96 MHz PLL. Due to the requirement that a 4 MHz input must be provided to generate the 96 MHz signal, the oscillator operation is limited to a range of possible values. Table 8-3 shows the valid oscillator configurations (i.e., ECPLL, HSPLL, XTPLL and FRCPLL) for USB operation. This sets the correct PLLDIV configuration for the specified oscillator frequency and the output frequency of the USB clock branch is always 48 MHz.

TABLE 8-3 :	VALID OSCILLATOR CONFIGURATIONS FOR USB OPERATIONS

Input Oscillator Frequency	Clock Mode	PLL Division (PLLDIV<2:0>)
48 MHz	ECPLL	÷12 (111)
32 MHz	HSPLL, ECPLL	÷8 (110)
24 MHz	HSPLL, ECPLL	÷6 (101)
20 MHz	HSPLL, ECPLL	÷ 5 (100)
16 MHz	HSPLL, ECPLL	÷4(011)
12 MHz	HSPLL, ECPLL	÷3 (010)
8 MHz	ECPLL, HSPLL, XTPLL, FRCPLL	÷2 (001)
4 MHz	ECPLL, HSPLL, XTPLL, FRCPLL	÷1 (000)

Note: For USB devices, the use of a primary oscillator or external clock source, with a frequency above 32 MHz, does not imply that the device's system clock can be run at the same speed when the USB module is not used. The maximum system clock for all PIC24F devices is 32 MHz.

8.5.3 CONSIDERATIONS FOR USB OPERATION

When using the USB On-The-Go module in PIC24FJ256GB210 family devices, users must always observe these rules in configuring the system clock:

- For USB operation, the selected clock source (EC, HS or XT) must meet the USB clock tolerance requirements.
- The Primary Oscillator/PLL modes are the only oscillator configurations that permit USB operation. There is no provision to provide a separate external clock source to the USB module.
- While the FRCPLL Oscillator mode is used for USB applications, users must always ensure that the FRC source is configured to provide a frequency of 4 MHz or 8 MHz (RCDIV<2:0> = 001 or 000) and that the USB PLL prescaler is configured appropriately.

All other oscillator modes are available; however, USB operation is not possible when these modes are selected. They may still be useful in cases where other power levels of operation are desirable and the USB module is not needed (e.g., the application is sleeping and waiting for a bus attachment).

8.6 Reference Clock Output

In addition to the CLKO output (Fosc/2) available in certain oscillator modes, the device clock in the PIC24FJ256GB210 family devices can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.

This reference clock output is controlled by the REFOCON register (Register 8-4). Setting the ROEN bit (REFOCON<15>) makes the clock signal available on the REFO pin. The RODIV bits (REFOCON<11:8>) enable the selection of 16 different clock divider options.

The ROSSLP and ROSEL bits (REFOCON<13:12>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSCI and OSCO, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on REFO when the device is in Sleep mode.

To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for one of the primary modes (EC, HS or XT); otherwise, if the POSCEN bit is not also set, the oscillator on OSCI and OSCO will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

REGISTER 8-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROEN		ROSSLP	ROSEL ⁽¹⁾	RODIV3	RODIV2	RODIV1	RODIV0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	—	_	_	_
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15	ROEN: Refer	ence Oscillator	Output Enable	bit			
		e oscillator is e coscillator is d		O pin			
bit 14	Unimplemen	ted: Read as ')'				
bit 13	-	ference Oscilla		o in Sleep bit			
		e oscillator con		-			
	0 = Reference	e oscillator is d	isabled in Slee	p			
bit 12	ROSEL: Refe	erence Oscillato	or Source Selec	ct bit ⁽¹⁾			
		oscillator is use clock is used as			eflects any cloc	k switching of t	he device
bit 11-8		Reference Os			5	0	
	1111 = Base	e clock value di	vided by 32,76	8			
	1110 = Base	e clock value di	vided by 16,38	4			
		e clock value di					
		e clock value di e clock value di					
		e ciock value di	vided by 1 024				
			vided by 1,024 vided by 512				
	1001 = Base	e clock value di e clock value di e clock value di	vided by 512				
	1001 = Base 1000 = Base 0111 = Base	e clock value di e clock value di e clock value di	vided by 512 vided by 256 vided by 128				
	1001 = Base 1000 = Base 0111 = Base 0110 = Base	e clock value di e clock value di e clock value di e clock value di	vided by 512 vided by 256 vided by 128 vided by 64				
	1001 = Base 1000 = Base 0111 = Base 0110 = Base 0101 = Base	e clock value di e clock value di	vided by 512 vided by 256 vided by 128 vided by 64 vided by 32				
	1001 = Base 1000 = Base 0111 = Base 0110 = Base 0101 = Base 0100 = Base	e clock value di e clock value di	vided by 512 vided by 256 vided by 128 vided by 64 vided by 32 vided by 16				
	1001 = Base 1000 = Base 0111 = Base 0110 = Base 0101 = Base 0100 = Base 0011 = Base	e clock value di e clock value di	vided by 512 vided by 256 vided by 128 vided by 64 vided by 32 vided by 16 vided by 8				
	1001 = Base 1000 = Base 0111 = Base 0110 = Base 0101 = Base 0100 = Base 0011 = Base 0010 = Base	e clock value di e clock value di	vided by 512 vided by 256 vided by 128 vided by 64 vided by 32 vided by 16 vided by 8 vided by 4				
	1001 = Base 1000 = Base 0111 = Base 0110 = Base 0101 = Base 0100 = Base 0011 = Base 0010 = Base	e clock value di e clock value di	vided by 512 vided by 256 vided by 128 vided by 64 vided by 32 vided by 16 vided by 8 vided by 4				

Note 1: Note that the crystal oscillator must be enabled using the FOSC<2:0> bits; the crystal maintains the operation in Sleep mode.

9.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 10. "Power-Saving Features" (DS39698). The information in this data sheet supersedes the information in the FRM.

The PIC24FJ256GB210 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software Controlled Doze mode
- · Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

9.1 Clock Frequency and Clock Switching

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 8.0** "Oscillator Configuration".

9.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 9-1.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

9.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode. Users can opt to make the voltage regulator enter standby mode on entering Sleep mode by clearing the VREGS bit (RCON<8>). This will decrease current consumption but will add a delay, TVREG, to the wake-up time. For this reason, applications that do not use the voltage regulator should set this bit.

The device will wake-up from Sleep mode on any of these events:

- On any interrupt source that is individually enabled
- · On any form of device Reset
- On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

EXAMPLE 9-1:	PWRSAV INSTRUCTION
	SYNTAX

PWRSAV	#0	;	Put	the	device	into	SLEEP	mode
PWRSAV	#1	;	Put	the	device	into	IDLE r	node

9.2.2 IDLE MODE

Idle mode has these features:

- The CPU will stop executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- · Any device Reset.
- A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

9.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

9.4 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMD Control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit disables its functionality, but leaves its registers available to be read and written to. This reduces power consumption, but not by as much as setting the PMD bit does. Most peripheral modules have an enable bit; exceptions include input capture, output compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature allows further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

10.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 12. *"I/O Ports with Peripheral Pin Select (PPS)"* (DS39711). The information in this data sheet supersedes the information in the FRM.

All of the device pins (except VDD, VSS, MCLR and OSCI/CLKI) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger (ST) inputs for improved noise immunity.

10.1 Parallel I/O (PIO) Ports


A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 10-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and it is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but it is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O and one register associated with their operation as analog input. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Output Latch register (LATx), read the latch; writes to the latch, write the latch. Reads from the port (PORTx), read the port pins; writes to the port pins, write to the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers, and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is regarded as a dedicated port because there is no other competing source of inputs.





© 2010 Microchip Technology Inc.

10.1.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

10.1.2 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either a digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

10.1.3 CONFIGURING D+ AND D- PINS (RG2 AND RG3)

The input buffers of the RG2 and RG3 pins are, by default, tri-stated. To use these pins as input pins, the UTRDIS bit (U1CNFG2<0>) should be set, which enables the input buffers on these pins.

10.2 Configuring Analog Port Pins (ANSEL)

The ANSx and TRISx registers control the operation of the pins with analog function. Each port pin with analog function is associated with one of the ANS bits (see Register 10-1 through Register 10-7), which decides if the pin function should be analog or digital. Refer to Table 10-1 for detailed behavior of the pin for different ANSx and TRISx bit settings.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

10.2.1 ANALOG INPUT PINS AND VOLTAGE CONSIDERATIONS

The voltage tolerance of pins used as device inputs is dependent on the pin's input function. Pins that are used as digital only inputs are able to handle DC voltages of up to 5.5V, a level typical for digital logic circuits. In contrast, pins that also have analog input functions of any kind can only tolerate voltages up to VDD. Voltage excursions beyond VDD on these pins should always be avoided. Table 10-2 summarizes the input capabilities. Refer to **Section 29.1 "DC Characteristics"** for more details.

Pin Function	ANSx Setting	TRISx Setting	Comments
Analog Input	1	1	It is recommended to keep ANSx = 1.
Analog Output	1	1	It is recommended to keep ANSx = 1.
Digital Input	0	1	Firmware must wait at least one instruction cycle after configuring a pin as a digital input before a valid input value can be read.
Digital Output	0	0	Make sure to disable the analog output function on the pin if any is present.

TABLE 10-1: CONFIGURING ANALOG/DIGITAL FUNCTION OF AN I/O PIN

TABLE 10-2: INPUT VOLTAGE LEVELS FOR PORT OR PIN TOLERATED DESCRIPTION INPUT

Port or Pin	Tolerated Input	Description		
PORTA ⁽¹⁾ <10:9, 7:6>				
PORTB<15:0>				
PORTC ⁽¹⁾ <15:12, 4>				
PORTD<7:6>	VDD	Only VDD input levels are tolerated.		
PORTE ⁽¹⁾ <9>				
PORTF<0>				
PORTG<9:6, 3:2>				
PORTA ⁽¹⁾ <15:14, 5:0>				
PORTC ⁽¹⁾ <3:1>				
PORTD ⁽¹⁾ <15:8, 5:0>	5 5)/	Tolerates input levels above VDD, useful		
PORTE ⁽¹⁾ <8:0>	5.5V	for most standard logic.		
PORTF ⁽¹⁾ <13:12, 8:7, 5:1>				
PORTG ⁽¹⁾ <15:12, 1:0>				

Note 1: Not all of the pins of these PORTS are implemented in 64-pin devices (PIC24FJXXXGB206); refer to the device pinout diagrams for the details.

REGISTER 10-1: ANSA: PORTA ANALOG FUNCTION SELECTION REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	U-0
					ANSA10	ANSA9	
bit 15		•					bit 8
R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0
ANSA7	ANSA6	_	_	_	_	_	_
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-9	ANSA<10:9>: Analog Function Selection bits
	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled
bit 8	Unimplemented: Read as '0'
bit 7-6	ANSA<7:6>: Analog Function Selection bits
	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled
bit 5-0	Unimplemented: Read as '0'

Note 1: This register is not available on 64-pin devices (PIC24FJXXXGB206).

REGISTER 10-2: ANSB: PORTB ANALOG FUNCTION SELECTION REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
ANSB15	ANSB14	ANSB13	ANSB12	ANSB11	ANSB10	ANSB9	ANSB8
bit 15							bit 8
R/\/_1	P/\/_1		P/\/_1	P/\/_1	P/\/_1		P/\/_1

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ANSB7 | ANSB6 | ANSB5 | ANSB4 | ANSB3 | ANSB2 | ANSB1 | ANSB0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 ANSB<15:0>: Analog Function Selection bits

1 = Pin is configured in Analog mode; I/O port read is disabled

0 = Pin is configured in Digital mode; I/O port read is enabled

REGISTER 10-3: ANSC: PORTC ANALOG FUNCTION SELECTION REGISTER

U-0	R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0	
	ANSC14	ANSC13	_	—	—	_		
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	U-0	U-0	U-0	U-0	
	—		ANSC4 ⁽¹⁾	—	—	_		
bit 7			•				bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	read as '0'		
-n = Value at POR '1' =		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	

DIL 15	Unimplemented. Read as 0
bit 14-13	ANSC<14:13>: Analog Function Selection bits
	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled
bit 12-5	Unimplemented: Read as '0'
bit 4	ANSC4: Analog Function Selection bit ⁽¹⁾
	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled
bit 3-0	Unimplemented: Read as '0'

Note 1: This bit is not available on 64-pin devices (PIC24FJXXXGB206).

REGISTER 10-4: ANSD: PORTD ANALOG FUNCTION SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	—	—	—	—
bit 15							bit 8

R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0
ANSD7	ANSD6	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'			
bit 7-6	ANSD<7:6>: Analog Function Selection bits			
	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled 			
bit 5-0	Unimplemented: Read as '0'			

REGISTER 10-5: ANSE: PORTE ANALOG FUNCTION SELECTION REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-1	U-0
—	_	—	—	—	—	ANSE9	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9 ANSE9: Analog Function Selection bits

1 = Pin is configured in Analog mode; I/O port read is disabled

- 0 = Pin is configured in Digital mode; I/O port read is enabled
- bit 8-0 Unimplemented: Read as '0'

Note 1: This register is not available in 64-pin devices (PIC24FJXXXGB206).

REGISTER 10-6: ANSF: PORTF ANALOG FUNCTION SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—			—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-1
—	—	—	—	—	_		ANSF0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-1 Unimplemented: Read as '0'

bit 0

bit 9-6

ANSF0: Analog Function Selection bits

1 = Pin is configured in Analog mode; I/O port read is disabled

0 = Pin is configured in Digital mode; I/O port read is enabled

REGISTER 10-7: ANSG: PORTG ANALOG FUNCTION SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1
		_	_	—	_	ANSG9	ANSG8
bit 15				•		•	bit 8
R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0
ANSG7	ANSG6	_	—	—	_	—	—
bit 7			•	· · · ·			bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-10 **Unimplemented:** Read as '0'

ANSG<9:6>: Analog Function Selection bits

1 = Pin is configured in Analog mode; I/O port read is disabled

0 = Pin is configured in Digital mode; I/O port read is enabled

bit 5-0 Unimplemented: Read as '0'

10.3 Input Change Notification

The input change notification function of the I/O ports allows the PIC24FJ256GB210 family of devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature is capable of detecting input Change-of-States, even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 84 external inputs that may be selected (enabled) for generating an interrupt request on a Change-of-State.

Registers, CNEN1 through CNEN6, contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin has a both a weak pull-up and a weak pull-down connected to it. The pull-ups act as a current source that is connected to the pin, while the pull-downs act as a current sink that is connected to the pin. These eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups and pull-downs are separately enabled using the CNPU1 through CNPU6 registers (for pull-ups), and the CNPD1 through CNPD6 registers (for pull-downs). Each CN pin has individual control bits for its pull-up and pull-down. Setting a control bit enables the weak pull-up or pull-down for the corresponding pin.

When the internal pull-up is selected, the pin pulls up to VDD - 1.1V (typical). When the internal pull-down is selected, the pin pulls down to Vss.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

Note: To use CN83 and CN84, which are on the D+ and D- pins, the UTRDIS bit (U1CNFG2<0>) should be set.

EXAMPLE 10-1: PORT WRITE/READ IN ASSEMBLY

MOV 0xFF00, W0	; Configure PORTB<15:8> as inputs
MOV W0, TRISB	; and PORTB<7:0> as outputs
NOP	; Delay 1 cycle
BTSS PORTB, #13	; Next Instruction

	PORT WRITE/READ IN 'C'
EXAMPLE 10-2:	

TRISB = 0xFF00;	//Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
Nop();	//Delay 1 cycle
<pre>If (PORTBbits.RB13) { };</pre>	//Next Instruction

10.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. In an application that needs to use more than one peripheral multiplexed on a single pin, inconvenient work arounds in application code or a complete redesign may be the only option.

The Peripheral Pin Select (PPS) feature provides an alternative to these choices by enabling the user's peripheral set selection and its placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. PPS is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

10.4.1 AVAILABLE PINS

The PPS feature is used with a range of up to 44 pins, depending on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation, "RPn" or "RPIn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.

PIC24FJ256GB210 family devices support a larger number of remappable input only pins than remappable input/output pins. In this device family, there are up to 32 remappable input/output pins, depending on the pin count of the particular device selected; these are numbered, RP0 through RP31. Remappable input only pins are numbered above this range, from RPI32 to RPI43 (or the upper limit for that particular device).

See Table 1-1 for a summary of pinout options in each package offering.

10.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the PPS are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and output compare) and external interrupt inputs. Also included are the outputs of the comparator module, since these are discrete digital signals.

PPS is not available for I²C, change notification inputs, RTCC alarm outputs, EPMP signals or peripherals with analog inputs. A key difference between pin select and non pin select peripherals is that pin select peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non pin select peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

10.4.2.1 Peripheral Pin Select Function Priority

Pin-selectable peripheral outputs (e.g., OC, UART transmit) will take priority over general purpose digital functions on a pin, such as EPMP and port I/O. Specialized digital outputs, such as USB functionality, will take priority over PPS outputs on the same pin. The pin diagrams list peripheral outputs in the order of priority. Refer to them for priority concerns on a particular pin.

Unlike PIC24F devices with fixed peripherals, pin-selectable peripheral inputs will never take ownership of a pin. The pin's output buffer will be controlled by the TRISx setting or by a fixed peripheral on the pin. If the pin is configured in Digital mode then the PPS input will operate correctly. If an analog function is enabled on the pin, the PPS input will be disabled.

10.4.3 CONTROLLING PERIPHERAL PIN SELECT

PPS features are controlled through two sets of Special Function Registers (SFRs): one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on if an input or an output is being mapped.

10.4.3.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-8 through Register 10-28). Each register contains two sets of 6-bit fields, with each set associated with one of the pin-selectable peripherals. Programming a given peripheral's bit field with an appropriate 6-bit value maps the RPn/RPIn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of Peripheral Pin Selections supported by the device.

Input Name	Function Name	Register	Function Mapping Bits
External Interrupt 1	INT1	RPINR0	INT1R<5:0>
External Interrupt 2	INT2	RPINR1	INT2R<5:0>
External Interrupt 3	INT3	RPINR1	INT3R<5:0>
External Interrupt 4	INT4	RPINR2	INT4R<5:0>
Input Capture 1	IC1	RPINR7	IC1R<5:0>
Input Capture 2	IC2	RPINR7	IC2R<5:0>
Input Capture 3	IC3	RPINR8	IC3R<5:0>
Input Capture 4	IC4	RPINR8	IC4R<5:0>
Input Capture 5	IC5	RPINR9	IC5R<5:0>
Input Capture 6	IC6	RPINR9	IC6R<5:0>
Input Capture 7	IC7	RPINR10	IC7R<5:0>
Input Capture 8	IC8	RPINR10	IC8R<5:0>
Input Capture 9	IC9	RPINR15	IC9R<5:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<5:0>
Output Compare Fault B	OCFB	RPINR11	OCFBR<5:0>
SPI1 Clock Input	SCK1IN	RPINR20	SCK1R<5:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<5:0>
SPI1 Slave Select Input	SS1IN	RPINR21	SS1R<5:0>
SPI2 Clock Input	SCK2IN	RPINR22	SCK2R<5:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<5:0>
SPI2 Slave Select Input	SS2IN	RPINR23	SS2R<5:0>
SPI3 Clock Input	SCK3IN	RPINR28	SCK3R<5:0>
SPI3 Data Input	SDI3	RPINR28	SDI3R<5:0>
SPI3 Slave Select Input	SS3IN	RPINR29	SS3R<5:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<5:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<5:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<5:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<5:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<5:0>
UART1 Receive	U1RX	RPINR18	U1RXR<5:0>
UART2 Clear To Send	U2CTS	RPINR19	U2CTSR<5:0>
UART2 Receive	U2RX	RPINR19	U2RXR<5:0>
UART3 Clear To Send	U3CTS	RPINR21	U3CTSR<5:0>
UART3 Receive	U3RX	RPINR17	U3RXR<5:0>
UART4 Clear To Send	U4CTS	RPINR27	U4CTSR<5:0>
UART4 Receive	U4RX	RPINR27	U4RXR<5:0>

TABLE 10-3: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)⁽¹⁾

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger (ST) input buffers.

10.4.3.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each register contains two 6-bit fields, with each field being associated with one RPn pin (see Register 10-29 through Register 10-44). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 10-4).

Because of the mapping technique, the list of peripherals for output mapping also includes a null value of '000000'. This permits any given pin to remain disconnected from the output of any of the pin-selectable peripherals.

TABLE 10-4 :	SELECTABLE OUTPUT SOURCES ((MAPS FUNCTION TO OUTPUT)

Output Function Number ⁽¹⁾	Function	Output Name	
0	NULL ⁽²⁾	Null	
1	C1OUT	Comparator 1 Output	
2	C2OUT	Comparator 2 Output	
3	U1TX	UART1 Transmit	
4	U1RTS ⁽³⁾	UART1 Request To Send	
5	U2TX	UART2 Transmit	
6	U2RTS ⁽³⁾	UART2 Request To Send	
7	SDO1	SPI1 Data Output	
8	SCK10UT	SPI1 Clock Output	
9	SS1OUT	SPI1 Slave Select Output	
10	SDO2	SPI2 Data Output	
11	SCK2OUT	SPI2 Clock Output	
12	SS2OUT	SPI2 Slave Select Output	
18	OC1	Output Compare 1	
19	OC2	Output Compare 2	
20	OC3	Output Compare 3	
21	OC4	Output Compare 4	
22	OC5	Output Compare 5	
23	OC6	Output Compare 6	
24	OC7	Output Compare 7	
25	OC8	Output Compare 8	
28	U3TX	UART3 Transmit	
29	U3RTS ⁽³⁾	UART3 Request To Send	
30	U4TX	UART4 Transmit	
31	U4RTS ⁽³⁾	UART4 Request To Send	
32	SDO3	SPI3 Data Output	
33	SCK3OUT	SPI3 Clock Output	
34	SS3OUT	SPI3 Slave Select Output	
35	OC9	Output Compare 9	
36	C3OUT	Comparator 3 Output	
37-63	(unused)	NC	

Note 1: Setting the RPORx register with the listed value assigns that output function to the associated RPn pin.

2: The NULL function is assigned to all RPn outputs at device Reset and disables the RPn output function.

3: IrDA[®] BCLK functionality uses this output.

10.4.3.3 Mapping Limitations

The control schema of the Peripheral Pin Select is extremely flexible. Other than systematic blocks that prevent signal contention, caused by two physical pins being configured as the same functional input or two functional outputs configured as the same pin, there are no hardware enforced lockouts. The flexibility extends to the point of allowing a single input to drive multiple peripherals or a single functional output to drive multiple output pins.

10.4.3.4 Mapping Exceptions for PIC24FJ256GB210 Devices

Although the PPS registers theoretically allow for up to 64 remappable I/O pins, not all of these are implemented in all devices. For PIC24FJ256GB210 family devices, the maximum number of remappable pins available are 44, which includes 12 input only pins. In addition, some pins in the RP and RPI sequences are unimplemented in lower pin count devices. The differences in available remappable pins are summarized in Table 10-5.

When developing applications that use remappable pins, users should also keep these things in mind:

- For the RPINRx registers, bit combinations corresponding to an unimplemented pin for a particular device are treated as invalid. The corresponding module will not have an input mapped to it. For all PIC24FJ256GB210 family devices, this includes all values greater than 43 ('101011').
- For RPORx registers, the bit fields corresponding to an unimplemented pin will also be unimplemented. Writing to these fields will have no effect.

10.4.4 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24F devices include three features to prevent alterations to the peripheral map:

- · Control register lock sequence
- Continuous state monitoring
- Configuration bit remapping lock

10.4.4.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes will appear to execute normally, but the contents of the registers will remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 46h to OSCCON<7:0>.
- 2. Write 57h to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the Peripheral Pin Selects to be configured with a single unlock sequence, followed by an update to all control registers, then locked with a second lock sequence.

10.4.4.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset will be triggered.

10.4.4.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (CW2<4>) Configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows users unlimited access (with the proper use of the unlock sequence) to the Peripheral Pin Select registers.

TABLE 10-5: REMAPPABLE PIN EXCEPTIONS FOR PIC24FJ256GB210 FAMILY DEVICES

Device Pin Count		RP Pins (I/O)		RPI Pins
Device Fill Coulit	Total	Unimplemented	Total	Unimplemented
64-Pin (PIC24FJXXXGB206)	28	RP5, RP15, RP30, RP31	1	RPI32-36, RPI38-43
100/121-Pin (PIC24FJXXXGB210)	32	_	12	_

10.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control Peripheral Pin Selection introduces several considerations into application design that could be overlooked. This is particularly true for several common peripherals that are available only as remappable peripherals.

The main consideration is that the Peripheral Pin Selects are not available on default pins in the device's default (Reset) state. Since all RPINRx registers reset to '111111' and all RPORx registers reset to '000000', all Peripheral Pin Select inputs are tied to Vss and all Peripheral Pin Select outputs are disconnected.

Note:	In tying Peripheral Pin Select inputs to
	RP63, RP63 need not exist on a device for
	the registers to be reset to it.

This situation requires the user to initialize the device with the proper peripheral configuration before any other application code is executed. Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset. For application safety, however, it is best to set IOLOCK and lock the configuration after writing to the control registers.

Because the unlock sequence is timing-critical, it must be executed as an assembly language routine in the same manner as changes to the oscillator configuration. If the bulk of the application is written in 'C', or another high-level language, the unlock sequence should be performed by writing in-line assembly.

Choosing the configuration requires the review of all Peripheral Pin Selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn/RPIn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.

The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pin-selectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use. Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation, and enabled as if it were tied to a fixed pin. Where this happens in the application code (immediately following device Reset and peripheral configuration or inside the main application routine) depends on the peripheral and its use in the application.

A final consideration is that Peripheral Pin Select functions neither override analog inputs nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as digital I/O when used with a Peripheral Pin Select.

Example 10-3 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS

EXAMPLE 10-3: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

// Unlock Regis	sters		
asm volatile("MOV	#OSCCON, w1	\n"
	"MOV	#0x46, w2	\n"
	"MOV	#0x57, w3	\n"
	"MOV.b	w2, [w1]	\n"
	"MOV.b	w3, [w1]	\n"
	"BCLR () SCCON , #6 ") ;	
// or use C30 k	ouilt-ir	n macro:	
// _builtin_wri	ite_OSCO	CONL (OSCCON &	0xbf);
// Configure Ir	nput Fur	nctions (Table	
Table 10-2))			
// Assign U	JRX To	Pin RPO	
RPINR18bits	.Ulrxr	= 0 <i>i</i>	
// Assign U			
RPINR18bits	.U1CTSR	= 1;	
// Configure Ou	-		≥ 10-4)
// Assign U RPOR1bits.R			
RPORIDIUS.R	PZR = 3	1	
// Assign U	יוסדפ דה	Din D2	
RPOR1bits.R			
111 011101105.11			
// Lock Registe	ers		
asm volatile		#OSCCON, w1	\n"
		#0x46, w2	\n"
			\n"
	"MOV.b	w2, [w1]\	n"
	"MOV.b	w3, [w1]	\n"
	"BSET	OSCCON, #6")	;
// or use C30 k	ouilt-ir	n macro:	
// _builtin_wri	ite_OSCO	CONL (OSCCON	0x40);
1			

10.4.6 PERIPHERAL PIN SELECT REGISTERS

The PIC24FJ256GB210 family of devices implements a total of 37 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (21)
- Output Remappable Peripheral Registers (16)

Note: Input and output register values can only be changed if IOLOCK (OSCCON<6>) = 0. See Section 10.4.4.1 "Control Register Lock" for a specific command sequence.

REGISTER 10-8: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	INT1R5	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable		W = Writable I	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at POR '1' = Bit is se		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	INT1R<5:0>: Assign External Interrupt 1 (INT1) to the Corresponding RPn or RPIn Pin bits
bit 7-0	Unimplemented: Read as '0'

REGISTER 10-9: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_		INT3R5	INT3R4	INT3R3	INT3R2	INT3R1	INT3R0	
bit 15							bit 8	
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	_	INT2R5	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0	
bit 7			•	•	•		bit (
Legend:								
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read		d as '0'		
-n = Value at POR '1' =		'1' = Bit is set	1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13-8	INT3R<5:0>: Assign External Interrupt 3 (INT3) to the Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	INT2R<5:0>: Assign External Interrupt 2 (INT2) to the Corresponding RPn or RPIn Pin bits

REGISTER 10-10: RPINR2: PERIPHERAL PIN SELECT INPUT REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	INT4R5	INT4R4	INT4R3	INT4R2	INT4R1	INT4R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 INT4R<5:0>: Assign External Interrupt 4 (INT4) to the Corresponding RPn or RPIn Pin bits

REGISTER 10-11: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		T3CKR5	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		T2CKR5	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown		

bit 15-14 Unimplemented: Read as '0'

bit 13-8 T3CKR<5:0>: Assign Timer3 External Clock (T3CK) to the Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 T2CKR<5:0>: Assign Timer2 External Clock (T2CK) to the Corresponding RPn or RPIn Pin bits

REGISTER 10-12: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	T5CKR5	T5CKR4	T5CKR3	T5CKR2	T5CKR1	T5CKR0
bit 15				-			bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	T4CKR5	T4CKR4	T4CKR3	T4CKR2	T4CKR1	T4CKR0
bit 7					•		bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	

R = Readable bit	VV = VVritable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13-8	T5CKR<5:0>: Assign Timer5 External Clock (T5CK) to the Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	T4CKR<5:0>: Assign Timer4 External Clock (T4CK) to the Corresponding RPn or RPIn Pin bits

REGISTER 10-13: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC2R5	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC1R5	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 IC2R<5:0>: Assign Input Capture 2 (IC2) to the Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IC1R<5:0>: Assign Input Capture 1 (IC1) to the Corresponding RPn or RPIn Pin bits

REGISTER 10-14: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

— — IC4R5 IC4R4 IC4R3 IC4R2 IC4R1 bit 15								
bit 15 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — IC3R5 IC3R4 IC3R3 IC3R2 IC3R1 bit 7	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 — — IC3R5 IC3R4 IC3R3 IC3R2 IC3R1 bit 7	_	_	IC4R5	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0
— — IC3R5 IC3R4 IC3R3 IC3R2 IC3R1 bit 7	it 15					•		bit 8
— — IC3R5 IC3R4 IC3R3 IC3R2 IC3R1 bit 7								
bit 7	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—		IC3R5	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0
l egend:	vit 7							bit 0
l edeud.								
	egend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	IC4R<5:0>: Assign Input Capture 4 (IC4) to the Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	IC3R<5:0>: Assign Input Capture 3 (IC3) to the Corresponding RPn or RPIn Pin bits

REGISTER 10-15: RPINR9: PERIPHERAL PIN SELECT INPUT REGISTER 9

U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_	IC6R5	IC6R4	IC6R3	IC6R2	IC6R1	IC6R0	
						bit 8	
U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_	IC5R5	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0	
	-					bit 0	
bit	W = Writable I	oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				
	— U-0 —	 IC6R5 U-0 R/W-1 IC5R5 W = Writable I 	IC6R5 IC6R4 U-0 R/W-1 R/W-1 — IC5R5 IC5R4 bit W = Writable bit W	IC6R5 IC6R4 IC6R3 U-0 R/W-1 R/W-1 R/W-1 — IC5R5 IC5R4 IC5R3 bit W = Writable bit U = Unimplem	IC6R5 IC6R4 IC6R3 IC6R2 U-0 R/W-1 R/W-1 R/W-1 — IC5R5 IC5R4 IC5R3 IC5R2 bit W = Writable bit U = Unimplemented bit, read	IC6R5 IC6R4 IC6R3 IC6R2 IC6R1 U-0 R/W-1 R/W-1 R/W-1 R/W-1 — IC5R5 IC5R4 IC5R3 IC5R2 IC5R1 bit W = Writable bit U = Unimplemented bit, read as '0'	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 IC6R<5:0>: Assign Input Capture 6 (IC6) to the Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IC5R<5:0>: Assign Input Capture 5 (IC5) to the Corresponding RPn or RPIn Pin bits

REGISTER 10-16: RPINR10: PERIPHERAL PIN SELECT INPUT REGISTER 10

Legend: R = Readable	- bit	W = Writable I	bit		nented bit, read		
bit 7							bit 0
	—	IC7R5	IC7R4	IC7R3	IC7R2	IC7R1	IC7R0
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
							5110
bit 15				•		•	bit 8
—	_	IC8R5	IC8R4	IC8R3	IC8R2	IC8R1	IC8R0
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

R = Readable bit		0 = 0 miniplemented bit, rea	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	IC8R<5:0>: Assign Input Capture 8 (IC8) to the Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	IC7R<5:0>: Assign Input Capture 7 (IC7) to the Corresponding RPn or RPIn Pin bits

REGISTER 10-17: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	OCFBR5	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	OCFAR5	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **OCFBR<5:0>:** Assign Output Compare Fault B (OCFB) to the Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 OCFAR<5:0>: Assign Output Compare Fault A (OCFA) to the Corresponding RPn or RPIn Pin bits

REGISTER 10-18: RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	IC9R5	IC9R4	IC9R3	IC9R2	IC9R1	IC9R0
bit 15		·		•			bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—		—	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				
bit 15-14	Unimplemer	ted: Read as '0)'				

IC9R<5:0>: Assign Input Capture 9 (IC9) to the Corresponding RPn or RPIn Pin bits bit 13-8

bit 7-0 Unimplemented: Read as '0'

REGISTER 10-19: RPINR17: PERIPHERAL PIN SELECT INPUT REGISTER 17

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U3RXR5	U3RXR4	U3RXR3	U3RXR2	U3RXR1	U3RXR0
bit 15	•		•			•	bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow		nown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U3RXR<5:0>: Assign UART3 Receive (U3RX) to the Corresponding RPn or RPIn Pin bits

bit 7-0 Unimplemented: Read as '0'

REGISTER 10-20: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U1CTSR5	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U1RXR5	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	U1CTSR<5:0>: Assign UART1 Clear to Send (U1CTS) to the Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	U1RXR<5:0>: Assign UART1 Receive (U1RX) to the Corresponding RPn or RPIn Pin bits

REGISTER 10-21: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U2CTSR5	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U2RXR5	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U2CTSR<5:0>: Assign UART2 Clear to Send (U2CTS) to the Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 U2RXR<5:0>: Assign UART2 Receive (U2RX) to the Corresponding RPn or RPIn Pin bits

REGISTER 10-22: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SCK1R5	SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SDI1R5	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	SCK1R<5:0>: Assign SPI1 Clock Input (SCK1IN) to the Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	SDI1R<5:0>: Assign SPI1 Data Input (SDI1) to the Corresponding RPn or RPIn Pin bits

REGISTER 10-23: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	U3CTSR5	U3CTSR4	U3CTSR3	U3CTSR2	U3CTSR1	U3CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SS1R5	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **U3CTSR<5:0>:** Assign UART3 Clear to Send (U3CTS) to the Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 SS1R<5:0>: Assign SPI1 Slave Select Input (SS1IN) to the Corresponding RPn or RPIn Pin bits

REGISTER 10-24: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	-	SCK2R5	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13-8	SCK2R<5:0>: Assign SPI2 Clock Input (SCK2IN) to the Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	SDI2R<5:0>: Assign SPI2 Data Input (SDI2) to the Corresponding RPn or RPIn Pin bits

REGISTER 10-25: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SS2R5	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-6 Unimplemented: Read as '0'

bit 5-0 SS2R<5:0>: Assign SPI2 Slave Select Input (SS2IN) to the Corresponding RPn or RPIn Pin bits

REGISTER 10-26: RPINR27: PERIPHERAL PIN SELECT INPUT REGISTER 27

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U4CTSR5	U4CTSR4	U4CTSR3	U4CTSR2	U4CTSR1	U4CTSR0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

0-0	0-0	FX/ V V - 1	FX/ V V- I	FX/VV-1	FX/ V V - 1	FX/ V V- I	FV/ V V- I
—	—	U4RXR5	U4RXR4	U4RXR3	U4RXR2	U4RXR1	U4RXR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	U4CTSR<5:0>: Assign UART4 Clear to Send (U4CTS) to the Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	U4RXR<5:0>: Assign UART4 Receive (U4RX) to the Corresponding RPn or RPIn Pin bits

REGISTER 10-27: RPINR28: PERIPHERAL PIN SELECT INPUT REGISTER 28

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SCK3R5	SCK3R4	SCK3R3	SCK3R2	SCK3R1	SCK3R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SDI3R5	SDI3R4	SDI3R3	SDI3R2	SDI3R1	SDI3R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 SCK3R<5:0>: Assign SPI3 Clock Input (SCK3IN) to the Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 SDI3R<5:0>: Assign SPI3 Data Input (SDI3) to the Corresponding RPn or RPIn Pin bits

x = Bit is unknown

REGISTER 10-28: RPINR29: PERIPHERAL PIN SELECT INPUT REGISTER 29

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	SS3R5	SS3R4	SS3R3	SS3R2	SS3R1	SS3R0
bit 7					•	•	bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	

'0' = Bit is cleared

bit 15-6 Unimplemented: Read as '0'

'1' = Bit is set

-n = Value at POR

bit 5-0 SS3R<5:0>: Assign SPI3 Slave Select Input (SS31IN) to the Corresponding RPn or RPIn Pin bits

'1' = Bit is set

REGISTER 10-29: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

bit 15 U-0 U- bit 7 Legend:						
U-0 U-						
U-0 U-						bit 0
	– RP0R5	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0
bit 15	-0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15						
						bit 8
U-0 U-	– RP1R5	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0

bit 15-14 Unimplemented: Read as '0'

-n = Value at POR

 bit 13-8
 RP1R<5:0>: RP1 Output Pin Mapping bits

 Peripheral output number n is assigned to pin, RP1 (see Table 10-4 for peripheral function numbers).

 bit 7-6
 Unimplemented: Read as '0'

 bit 5.0
 RP2D (5:0) = RP0 Output Pin Mapping bits

'0' = Bit is cleared

x = Bit is unknown

bit 5-0 **RP0R<5:0>:** RP0 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP0 (see Table 10-4 for peripheral function numbers).

REGISTER 10-30: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP3R5	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0
bit 15		•					bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP2R5	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP3R<5:0>:** RP3 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP3 (see Table 10-4 for peripheral function numbers).

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP2R<5:0>:** RP2 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP2 (see Table 10-4 for peripheral function numbers).

REGISTER 10-31: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	RP5R5 ⁽¹⁾	RP5R4 ⁽¹⁾	RP5R3 ⁽¹⁾	RP5R2 ⁽¹⁾	RP5R1 ⁽¹⁾	RP5R0 ⁽¹⁾
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP4R5	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP5R<5:0>: RP5 Output Pin Mapping bits ⁽¹⁾
	Peripheral output number n is assigned to pin, RP5 (see Table 10-4 for peripheral function numbers).
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP4R<5:0>: RP4 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP4 (see Table 10-4 for peripheral function numbers).

Note 1: Unimplemented in 64-pin devices; read as '0'.

REGISTER 10-32: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP7R5	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP6R5	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP7R<5:0>:** RP7 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP7 (see Table 10-4 for peripheral function numbers).

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP6R<5:0>:** RP6 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP6 (see Table 10-4 for peripheral function numbers).

REGISTER 10-33: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP9R5	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0
bit 15	•	·		·			bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP8R5	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0
bit 7	•	·		·			bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8
 RP9R<5:0>: RP9 Output Pin Mapping bits

 Peripheral output number n is assigned to pin, RP9 (see Table 10-4 for peripheral function numbers).

 bit 7-6
 Unimplemented: Read as '0'

 bit 5-0
 RP8R<5:0>: RP8 Output Pin Mapping bits
- Peripheral output number n is assigned to pin, RP8 (see Table 10-4 for peripheral function numbers).

REGISTER 10-34: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP11R5	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP10R5	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP11R<5:0>:** RP11 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP11 (see Table 10-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP10R<5:0>:** RP10 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP10 (see Table 10-4 for peripheral function numbers).

REGISTER 10-35: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP13R5	RP13R4	RP13R3	RP13R2	RP13R1	RP13R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP12R5	RP12R4	RP12R3	RP12R2	RP12R1	RP12R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP13R<5:0>: RP13 Output Pin Mapping bits
	Peripheral output number n is assigned to pin, RP13 (see Table 10-4 for peripheral function numbers).
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP12R<5:0>: RP12 Output Pin Mapping bits
	Peripheral output number n is assigned to pin, RP12 (see Table 10-4 for peripheral function numbers).

REGISTER 10-36: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP15R5 ⁽¹⁾	RP15R4 ⁽¹⁾	RP15R3 ⁽¹⁾	RP15R2 ⁽¹⁾	RP15R1 ⁽¹⁾	RP15R0 ⁽¹⁾
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP14R5	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP15R<5:0>:** RP15 Output Pin Mapping bits⁽¹⁾

Peripheral output number n is assigned to pin, RP0 (see Table 10-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP14R<5:0>:** RP14 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP14 (see Table 10-4 for peripheral function numbers).

Note 1: Unimplemented in 64-pin devices; read as '0'.

REGISTER 10-37: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	RP17R5	RP17R4	RP17R3	RP17R2	RP17R1	RP17R0
bit 15		-			•		bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	RP16R5	RP16R4	RP16R3	RP16R2	RP16R1	RP16R0
bit 7		-			•		bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8**RP17R<5:0>:** RP17 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP17 (see Table 10-4 for peripheral function numbers).bit 7-6**Unimplemented:** Read as '0'
- bit 5-0 **RP16R<5:0>:** RP16 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP16 (see Table 10-4 for peripheral function numbers).

REGISTER 10-38: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP19R5	RP19R4	RP19R3	RP19R2	RP19R1	RP19R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP18R5	RP18R4	RP18R3	RP18R2	RP18R1	RP18R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP19R<5:0>:** RP19 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP19 (see Table 10-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP18R<5:0>:** RP18 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP18 (see Table 10-4 for peripheral function numbers).

REGISTER 10-39: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		RP21R5	RP21R4	RP21R3	RP21R2	RP21R1	RP21R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP20R5	RP20R4	RP20R3	RP20R2	RP20R1	RP20R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
-----------	----------------------------

- bit 13-8**RP21R<5:0>:** RP21 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP21 (see Table 10-4 for peripheral function numbers).bit 7-6**Unimplemented:** Read as '0'
- bit 5-0 **RP20R<5:0>:** RP20 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP20 (see Table 10-4 for peripheral function numbers).

REGISTER 10-40: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP23R5	RP23R4	RP23R3	RP23R2	RP23R1	RP23R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP22R5	RP22R4	RP22R3	RP22R2	RP22R1	RP22R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP23R<5:0>:** RP23 Output Pin Mapping bits

Peripheral output number n is assigned to pin, RP23 (see Table 10-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP22R<5:0>:** RP22 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP22 (see Table 10-4 for peripheral function numbers).

REGISTER 10-41: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	RP25R5	RP25R4	RP25R3	RP25R2	RP25R1	RP25R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP24R5	RP24R4	RP24R3	RP24R2	RP24R1	RP24R0
bit 7							bit 0
Legend:							

Logona				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 **RP25R<5:0>:** RP25 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP25 (see Table 10-4 for peripheral function numbers). bit 7-6 **Unimplemented:** Read as '0'
- bit 5-0 **RP24R<5:0>:** RP24 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP24 (see Table 10-4 for peripheral function numbers).

REGISTER 10-42: RPOR13: PERIPHERAL PIN SELECT OUTPUT REGISTER 13

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP27R5	RP27R4	RP27R3	RP27R2	RP27R1	RP27R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP26R5	RP26R4	RP26R3	RP26R2	RP26R1	RP26R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP27R<5:0>:** RP27 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP27 (see Table 10-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP26R<5:0>:** RP26 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP26 (see Table 10-4 for peripheral function numbers).

REGISTER 10-43: RPOR14: PERIPHERAL PIN SELECT OUTPUT REGISTER 14

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP29R5	RP29R4	RP29R3	RP29R2	RP29R1	RP29R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP28R5	RP28R4	RP28R3	RP28R2	RP28R1	RP28R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
-----------	----------------------------

- bit 13-8
 RP29R<5:0>: RP29 Output Pin Mapping bits

 Peripheral output number n is assigned to pin, RP29 (see Table 10-4 for peripheral function numbers).

 bit 7-6
 Unimplemented: Read as '0'

 bit 5-0
 RP28R<5:0>: RP28 Output Pin Mapping bits
 - Peripheral output number n is assigned to pin, RP28 (see Table 10-4 for peripheral function numbers).

REGISTER 10-44: RPOR15: PERIPHERAL PIN SELECT OUTPUT REGISTER 15⁽¹⁾

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP31R5	RP31R4	RP31R3	RP31R2	RP31R1	RP31R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP30R5	RP30R4	RP30R3	RP30R2	RP30R1	RP30R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP31R<5:0>:** RP31 Output Pin Mapping bits⁽¹⁾

Peripheral output number n is assigned to pin, RP31 (see Table 10-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP30R<5:0>:** RP30 Output Pin Mapping bits⁽¹⁾ Peripheral output number n is assigned to pin, RP30 (see Table 10-4 for peripheral function numbers).

Note 1: Unimplemented in 64-pin devices; read as '0'.

NOTES:

11.0 TIMER1

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 14. "Timers" (DS39704). The information in this data sheet supersedes the information in the FRM.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the Real-Time Clock (RTC) or operate as a free-running, interval timer/counter. Timer1 can operate in three modes:

- 16-Bit Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter

Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 11-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.




FIGURE 11-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON		TSIDL			_	—	—
bit 15							bit
	D #44 0	D 444 0	D M U O		D # M A	D M M O	
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
	TGATE	TCKPS1	TCKPS0	—	TSYNC	TCS	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15	TON: Timer1	On hit					
DIC 15	1 = Starts 16						
	0 = Stops 16						
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	TSIDL: Stop i	in Idle Mode bit	:				
		ue module ope			le mode		
		module opera		le			
bit 12-7	•	ted: Read as '					
bit 6		er1 Gated Time	Accumulation	Enable bit			
	When TCS = This bit is ign						
	When TCS =	0:					
		ne accumulatio					
bit 5-4		ne accumulatio Timer1 Input		Soloct hite			
DIL 3-4	11 = 1:256	. Timer Tinput					
	10 = 1:64						
	01 = 1:8						
	00 = 1:1						
bit 3	-	ted: Read as '					
bit 2		er1 External Clo	ock Input Sync	hronization Sel	lect bit		
	$\frac{\text{When TCS}}{1 = \text{Synchror}}$	<u>1:</u> nize external cl	ock input				
		nchronize external co		ıt			
	When TCS =	0:	•				
	This bit is ign						
bit 1		Clock Source S					
		clock from T1C clock (Fosc/2)	K pin (on the r	ising edge)			
bit 0		ted: Read as '	0'				
	Changing the values of the set and is not re		hile the timer i	s running (TON	N = 1) causes th	ne timer prescal	e counter to

12.0 TIMER2/3 AND TIMER4/5

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 14. "Timers" (DS39704). The information in this data sheet supersedes the information in the FRM.

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent, 16-bit timers with selectable operating modes.

As 32-bit timers, Timer2/3 and Timer4/5 can each operate in three modes:

- Two independent 16-bit timers with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit timer
- Single 32-bit synchronous counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-Bit Period Register Match
- ADC Event Trigger (only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above except for the ADC Event Trigger. The trigger is implemented only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 12-1; T3CON and T5CON are shown in generic form Register 12-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word; Timer3 and Timer4 are the most significant word of the 32-bit timers.

Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 or Timer5 interrupt flags. To configure Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 bit (T2CON<3> or T4CON<3> = 1).
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- Set the Clock and Gating modes using the TCS and TGATE bits. If TCS is set to an external clock, RPINRx (TxCK) must be configured to an available RPn/RPIn pin. For more information, see Section 10.4 "Peripheral Pin Select (PPS)".
- Load the timer period value. PR3 (or PR5) will contain the most significant word (msw) of the value while PR2 (or PR4) contains the least significant word (lsw).
- 5. If interrupts are required, set the interrupt enable bit, T3IE or T5IE; use the priority bits, T3IP<2:0> or T5IP<2:0>, to set the interrupt priority. Note that while Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the TON bit (= 1).

The timer value, at any point, is stored in the register pair, TMR<3:2> (or TMR<5:4>). TMR3 (TMR5) always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- Clear the T32 bit corresponding to that timer (T2CON<3> for Timer2 and Timer3 or T4CON<3> for Timer4 and Timer5).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE; use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON (TxCON<15> = 1) bit.








FIGURE 12-1: TIMER2/3 AND TIMER4/5 (32-BIT) BLOCK DIAGRAM









R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON		TSIDL	—		—	_	_
oit 15							bit
U-0					U-0		
0-0	R/W-0 TGATE	R/W-0 TCKPS1	R/W-0 TCKPS0	R/W-0 T32 ⁽¹⁾	0-0	R/W-0 TCS ⁽²⁾	U-0
 bit 7	IGAIL	101101	TON 50	152.1		100.1	bit
Legend:							
R = Readab		W = Writable		U = Unimplem			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15		N < 3> = 1: 2-bit Timerx/y 2-bit Timerx/y N<3> = 0: 3-bit Timerx					
bit 14	Unimplemer	nted: Read as ')'				
bit 13	TSIDL: Stop	in Idle Mode bit					
		nue module ope e module operat			e mode		
bit 12-7	Unimplemer	nted: Read as ')'				
bit 6	When TCS = This bit is ign When TCS = 1 = Gated tin	nored.	n is enabled	Enable bit			
bit 5-4		: Timerx Input		Select hits			
bit 5- -	11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1						
bit 3	1 = Timerx a 0 = Timerx a	 T32: 32-Bit Timer Mode Select bit⁽¹⁾ 1 = Timerx and Timery form a single 32-bit timer 0 = Timerx and Timery act as two 16-bit timers In 32-bit mode, T3CON control bits do not affect 32-bit timer operation. 					
bit 2		nted: Read as '			er operation.		
bit 1	-	Clock Source S					
	1 = Externa	l clock from pin clock (Fosc/2)		rising edge)			
bit 0		nted: Read as '	כ'				
	n T4CON, the T 5CON control b				32-bit mode.	In 32-bit mode, th	he T3CON a
2: If		IRx (TxCK) mus	t be configured	d to an available	e RPn/RPIn p	in. For more info	rmation, see
		-			= 1) causes	the timer prescal	e counter to

3: Changing the value of TxCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

REGISTER 12-2: TyCON: TIMER3 AND TIMER5 CONTROL REGISTER⁽³⁾

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽¹⁾	—	TSIDL ⁽¹⁾	—	—		_	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
—	TGATE ⁽¹⁾	TCKPS1 ⁽¹⁾	TCKPS0 ⁽¹⁾		—	TCS ^(1,2)	—
bit 7							bit 0

Legend:						
R = Read	able bit	W = Writable bit	U = Unimplemented bit,	read as '0'		
n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
it 15	TON: Tim	ery On bit ⁽¹⁾				
		s 16-bit Timery s 16-bit Timery				
it 14	Unimpler	mented: Read as '0'				
it 13	TSIDL: S	top in Idle Mode bit ⁽¹⁾				
		ontinue module operation wh inue module operation in Idle				
it 12-7	Unimpler	Unimplemented: Read as '0'				
it 6	TGATE:					
		ignored.				
it 5-4	TCKPS<	1:0>: Timery Input Clock Pre	scale Select bits ⁽¹⁾			
	11 = 1:25 10 = 1:64 01 = 1:8 00 = 1:1	•				
it 3-2	Unimpler	mented: Read as '0'				
it 1	TCS: Tim	ery Clock Source Select bit ⁽¹	l,2)			
		nal clock from pin, TyCK (on nal clock (Fosc/2)	the rising edge)			
it 0	Unimpler	mented: Read as '0'				
lote 1:				e bits have no effect on Timery		
2:	•	pperation; all timer functions are set through T2CON and T4CON. f TCS = 1, RPINRx (TxCK) must be configured to an available RPn/RPIn pin. See Section 10.4 "Periphera				

Pin Select (PPS)" for more information.

3: Changing the value of TyCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

NOTES:

13.0 INPUT CAPTURE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 34. "Input Capture with Dedicated Timer" (DS39722). The information in this data sheet supersedes the information in the FRM.

Devices in the PIC24FJ256GB210 family comprise nine independent input capture modules. Each of the modules offers a wide range of configuration and operating options for capturing external pulse events and generating interrupts.

Key features of the input capture module include:

- Hardware configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable sync/trigger sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

The module is controlled through two registers: ICxCON1 (Register 13-1) and ICxCON2 (Register 13-2). A general block diagram of the module is shown in Figure 13-1.

13.1 General Operating Modes

13.1.1 SYNCHRONOUS AND TRIGGER MODES


When the input capture module operates in a free-running mode, the internal 16-bit counter, ICxTMR, counts up continuously, wrapping around from FFFFh to 0000h on each overflow, with its period synchronized to the selected external clock source. When a capture event occurs, the current 16-bit value of the internal counter is written to the FIFO buffer.

In Synchronous mode, the module begins capturing events on the ICx pin as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the internal counter is reset. In Trigger mode, the module waits for a Sync event from another internal module to occur before allowing the internal counter to run.

Standard, free-running operation is selected by setting the SYNCSEL bits (ICxCON2<4:0>) to '00000' and clearing the ICTRIG bit (ICxCON2<7>). Synchronous and Trigger modes are selected any time the SYNCSEL bits are set to any value except '00000'. The ICTRIG bit selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.

When the SYNCSEL bits are set to '00000' and ICTRIG is set, the module operates in Software Trigger mode. In this case, capture operations are started by manually setting the TRIGSTAT bit (ICxCON2<6>).

FIGURE 13-1: INPUT CAPTURE BLOCK DIAGRAM



13.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own 16-bit timer. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, Modules 1 and 2 are paired, as are Modules 3 and 4, and so on.) The odd numbered module (ICx) provides the Least Significant 16 bits of the 32-bit register pairs and the even module (ICy) provides the Most Significant 16 bits. Wrap-arounds of the ICx registers cause an increment of their corresponding ICy registers.

Cascaded operation is configured in hardware by setting the IC32 bits (ICxCON2<8>) for both modules.

13.2 Capture Operations

The input capture module can be configured to capture timer values and generate interrupts on rising edges on ICx or all transitions on ICx. Captures can be configured to occur on all rising edges or just some (every 4^{th} or 16^{th}). Interrupts can be independently configured to generate on each event or a subset of events.

To set up the module for capture operations:

- 1. Configure the ICx input for one of the available Peripheral Pin Select pins.
- 2. If Synchronous mode is to be used, disable the sync source before proceeding.
- 3. Make sure that any previous data has been removed from the FIFO by reading ICxBUF until the ICBNE bit (ICxCON1<3>) is cleared.
- 4. Set the SYNCSEL bits (ICxCON2<4:0>) to the desired sync/trigger source.
- 5. Set the ICTSEL bits (ICxCON1<12:10>) for the desired clock source.
- 6. Set the ICI bits (ICxCON1<6:5>) to the desired interrupt frequency
- 7. Select Synchronous or Trigger mode operation:
 - a) Check that the SYNCSEL bits are not set to '00000'.
 - b) For Synchronous mode, clear the ICTRIG bit (ICxCON2<7>).
 - c) For Trigger mode, set ICTRIG, and clear the TRIGSTAT bit (ICxCON2<6>).
- 8. Set the ICM bits (ICxCON1<2:0>) to the desired operational mode.
- 9. Enable the selected sync/trigger source.

For 32-bit cascaded operations, the setup procedure is slightly different:

- 1. Set the IC32 bits for both modules (ICyCON2<8>) and (ICxCON2<8>), enabling the even numbered module first. This ensures the modules will start functioning in unison.
- 2. Set the ICTSEL and SYNCSEL bits for both modules to select the same sync/trigger and time base source. Set the even module first, then the odd module. Both modules must use the same ICTSEL and SYNCSEL settings.
- Clear the ICTRIG bit of the even module (ICyCON2<7>). This forces the module to run in Synchronous mode with the odd module, regardless of its trigger setting.
- 4. Use the odd module's ICI bits (ICxCON1<6:5>) to set the desired interrupt frequency.
- Use the ICTRIG bit of the odd module (ICxCON2<7>) to configure Trigger or Synchronous mode operation.
- Note: For Synchronous mode operation, enable the sync source as the last step. Both input capture modules are held in Reset until the sync source is enabled.
- Use the ICM bits of the odd module (ICxCON1<2:0>) to set the desired capture mode.

The module is ready to capture events when the time base and the sync/trigger source are enabled. When the ICBNE bit (ICxCON1<3>) becomes set, at least one capture value is available in the FIFO. Read input capture values from the FIFO until the ICBNE clears to '0'.

For 32-bit operation, read both the ICxBUF and ICyBUF for the full 32-bit timer value (ICxBUF for the Isw, ICyBUF for the msw). At least one capture value is available in the FIFO buffer when the odd module's ICBNE bit (ICxCON1<3>) becomes set. Continue to read the buffer registers until ICBNE is cleared (performed automatically by hardware).

REGISTER 13-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0				
_		ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_				
bit 15			_				bit 8				
U-0	R/W-0	R/W-0	R-0, HSC	R-0, HSC	R/W-0	R/W-0	R/W-0				
_	ICI1	ICI0	ICOV	ICBNE	ICM2 ⁽¹⁾	ICM1 ⁽¹⁾	ICM0 ⁽¹⁾				
bit 7							bit (
Legend:		HSC = Hardv	vare Settable/C	learable bit							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'					
-n = Value a	It POR	'1' = Bit is set	t	'0' = Bit is cle		x = Bit is unkr	iown				
bit 15-14	Unimpleme	nted: Read as '	0'								
bit 13	ICSIDL: Inp	ut Capture x Mo	dule Stop in Idl	e Control bit							
	•	apture module h									
	0 = Input ca	apture module c	ontinues to ope	rate in CPU Id	le mode						
bit 12-10		D>: Input Captur		bits							
		em clock (Fosc/	2)								
	110 = Rese										
	101 = Rese 100 = Time										
	011 = Time										
	010 = Time										
	001 = Time										
	000 = Time	-									
bit 9-7	Unimpleme	ented: Read as '	0'								
bit 6-5		ICI<1:0>: Select Number of Captures Per Interrupt bits									
		11 = Interrupt on every fourth capture event									
	10 = Interrupt on every third capture event										
	01 = Interrupt on every second capture event 00 = Interrupt on every capture event										
bit 4		Capture x Over		n hit (read-only	()						
		apture overflow	•)						
		it capture overflo									
bit 3				s bit (read-only	V)						
	ICBNE: Input Capture x Buffer Empty Status bit (read-only) 1 = Input capture buffer is not empty, at least one more capture value can be read										
		apture buffer is e									
bit 2-0	ICM<2:0>:	nput Capture M	ode Select bits ⁽	1)							
		rupt mode: inpu mode (rising edg					is in Sleep o				
	110 = Unus	sed (module disa	abled)			,					
	101 = Pres	caler Capture m	ode: capture or								
		caler Capture m									
		ble Capture mod									
		ble Capture mod e Detect Captur				falling): ICI<1	0> hits do no				
	•	rol interrupt gene		•							
		t capture module									
	2										

Note 1: The ICx input must also be configured to an available RPn/RPIn pin. For more information, see Section 10.4 "Peripheral Pin Select (PPS)".

REGISTER	R 13-2: ICxC	ON2: INPUT	CAPTURE x	CONTROL R	EGISTER 2		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_		—		—		IC32
bit 15							bit 8
R/W-0	R/W-0 HS	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7							bit (
Legend:		HS = Hardwa	are Settable bit				
R = Readat	ole bit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value a		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
bit 15-9	Unimplemen	ted: Read as	ʻ0'				
bit 8	IC32: Cascad	le Two IC Mod	lules Enable bit	(32-bit operation	on)		
	1 = ICx and I	Cy operate in	cascade as a 3 ently as a 16-bi	2-bit module (tl	,	set in both mod	dules)
bit 7	ICTRIG: ICx S	Sync/Trigger S	Select bit				
	 1 = Trigger ICx from the source designated by the SYNCSELx bits 0 = Synchronize ICx with the source designated by the SYNCSELx bits 						
bit 6	TRIGSTAT: ⊤	imer Trigger S	tatus bit				
			triggered and is een triggered a			n be set in soft	ware)
h:+ C		ted. Deed ee	· • '				

bit 5 Unimplemented: Read as '0'

bit 4-0	SYNCSEL<4:0>: Synchronization/Trigger Source Selection bits
	11111 = Reserved
	$11110 = \text{Input Capture 9}^{(2)}$

11110 =	Input Capture 9(2)
11101 =	Input Capture 6 ⁽²⁾
11100 =	CTMU ⁽¹⁾
11011 =	A/D ⁽¹⁾
11010 =	Comparator 3 ⁽¹⁾
11001 =	Comparator 2 ⁽¹⁾
11000 =	Comparator 1 ⁽¹⁾
10111 =	Input Capture 4 ⁽²⁾
10110 =	Input Capture 3 ⁽²⁾
10101 =	Input Capture 2 ⁽²⁾
10100 =	Input Capture 1 ⁽²⁾
10011 =	Input Capture 8 ⁽²⁾
10010 =	Input Capture 7 ⁽²⁾
1000x =	Reserved
01111 =	Timer5
01110 =	Timer4
01101 =	Timer3
01100 =	Timer2
01011 =	
01010 =	Input Capture 5 ⁽²⁾
01001 =	Output Compare 9
•	
00010 =	Output Compare 2
00001 =	Output Compare 1
	Not synchronized to any other module

- Note 1: Use these inputs as trigger sources only and never as sync sources.
 - 2: Never use an IC module as its own trigger source by selecting this mode.

14.0 OUTPUT COMPARE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 35. "Output Compare with Dedicated Timer" (DS39723). The information in this data sheet supersedes the information in the FRM.

Devices in the PIC24FJ256GB210 family feature all of the 9 independent output compare modules. Each of these modules offers a wide range of configuration and operating options for generating pulse trains on internal device events, and can produce pulse-width modulated waveforms for driving power applications.

Key features of the output compare module include:

- Hardware configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 31 user-selectable trigger/sync sources available
- Two separate period registers (a main register, OCxR, and a secondary register, OCxRS) for greater flexibility in generating pulses of varying widths
- Configurable for single pulse or continuous pulse generation on an output event, or continuous PWM waveform generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

14.1 General Operating Modes

14.1.1 SYNCHRONOUS AND TRIGGER MODES

When the output compare module operates in a free-running mode, the internal 16-bit counter, OCxTMR, runs counts up continuously, wrapping around from 0xFFFF to 0x0000 on each overflow, with its period synchronized to the selected external clock source. Compare or PWM events are generated each time a match between the internal counter and one of the period registers occurs.


In Synchronous mode, the module begins performing its compare or PWM operation as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the module's internal counter is reset. In Trigger mode, the module waits for a sync event from another internal module to occur before allowing the counter to run.

Free-running mode is selected by default or any time that the SYNCSEL bits (OCxCON2<4:0>) are set to '00000'. Synchronous or Trigger modes are selected any time the SYNCSEL bits are set to any value except '00000'. The OCTRIG bit (OCxCON2<7>) selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.

14.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own set of 16-bit timer and duty cycle registers. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, Modules 1 and 2 are paired, as are Modules 3 and 4, and so on.) The odd numbered module (OCx) provides the Least Significant 16 bits of the 32-bit register pairs and the even module (OCy) provides the Most Significant 16 bits. Wrap-arounds of the OCx registers cause an increment of their corresponding OCy registers.

Cascaded operation is configured in hardware by setting the OC32 bit (OCxCON2<8>) for both modules. For more details on cascading, refer to the "*PIC24F Family Reference Manual*", **Section 35.** "**Output Compare with Dedicated Timer**".



2: The OCFA/OCFB Fault inputs must be assigned to an available RPn/RPIn pin before use. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

14.2 Compare Operations

In Compare mode (Figure 14-1), the output compare module can be configured for single-shot or continuous pulse generation. It can also repeatedly toggle an output pin on each timer event.

To set up the module for compare operations:

- 1. Configure the OCx output for one of the available Peripheral Pin Select pins.
- Calculate the required values for the OCxR and (for Double Compare modes) OCxRS Duty Cycle registers:
 - a) Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
 - b) Calculate time to the rising edge of the output pulse relative to the timer start value (0000h).
 - c) Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.

- 3. Write the rising edge value to OCxR and the falling edge value to OCxRS.
- 4. Set the Timer Period register, PRy, to a value equal to or greater than the value in OCxRS.
- 5. Set the OCM<2:0> bits for the appropriate compare operation (= 0xx).
- For Trigger mode operations, set OCTRIG to enable Trigger mode. Set or clear TRIGMODE to configure trigger operation and TRIGSTAT to select a hardware or software trigger. For Synchronous mode, clear OCTRIG.
- Set the SYNCSEL<4:0> bits to configure the trigger or synchronization source. If free-running timer operation is required, set the SYNCSEL bits to '00000' (no sync/trigger source).
- Select the time base source with the OCTSEL<2:0> bits. If necessary, set the TON bits for the selected timer, which enables the compare time base to count. Synchronous mode operation starts as soon as the time base is enabled; Trigger mode operation starts after a trigger source event occurs.

For 32-bit cascaded operation, these steps are also necessary:

- Set the OC32 bits for both registers (OCyCON2<8> and OCxCON2<8>). Enable the even numbered module first to ensure the modules will start functioning in unison.
- Clear the OCTRIG bit of the even module (OCyCON2) so the module will run in Synchronous mode.
- 3. Configure the desired output and Fault settings for OCy.
- 4. Force the output pin for OCx to the output state by clearing the OCTRIS bit.
- If Trigger mode operation is required, configure the trigger options in OCx by using the OCTRIG (OCxCON2<7>), TRIGMODE (OCxCON1<3>) and SYNCSEL (OCxCON2<4:0>) bits.
- Configure the desired Compare or PWM mode of operation (OCM<2:0>) for OCy first, then for OCx.

Depending on the output mode selected, the module holds the OCx pin in its default state and forces a transition to the opposite state when OCxR matches the timer. In Double Compare modes, OCx is forced back to its default state when a match with OCxRS occurs. The OCxIF interrupt flag is set after an OCxR match in Single Compare modes and after each OCxRS match in Double Compare modes.

Single-shot pulse events only occur once, but may be repeated by simply rewriting the value of the OCxCON1 register. Continuous pulse events continue indefinitely until terminated.

14.3 Pulse-Width Modulation (PWM) Mode

In PWM mode, the output compare module can be configured for edge-aligned or center-aligned pulse waveform generation. All PWM operations are double-buffered (buffer registers are internal to the module and are not mapped into SFR space).

To configure the output compare module for PWM operation:

- 1. Configure the OCx output for one of the available Peripheral Pin Select pins.
- 2. Calculate the desired duty cycles and load them into the OCxR register.
- 3. Calculate the desired period and load it into the OCxRS register.
- Select the current OCx as the synchronization source by writing 0x1F to the SYNCSEL<4:0> bits (OCxCON2<4:0>) and '0' to the OCTRIG bit (OCxCON2<7>).
- 5. Select a clock source by writing to the OCTSEL<2:0> bits (OCxCON<12:10>).
- 6. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- 7. Select the desired PWM mode in the OCM<2:0> bits (OCxCON1<2:0>).
- Appropriate Fault inputs may be enabled by using the ENFLT<2:0> bits as described in Register 14-1.
- 9. If a timer is selected as a clock source, set the selected timer prescale value. The selected timer's prescaler output is used as the clock input for the OCx timer, and not the selected timer output.

Note: This peripheral contains input and output functions that may need to be configured by the Peripheral Pin Select. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.




FIGURE 14-2: OUTPUT COMPARE BLOCK DIAGRAM (DOUBLE-BUFFERED, 16-BIT PWM MODE)

- Select (PPS)" for more information.2: The OCFA/OCFB Fault inputs must be assigned to an available RPn/RPIn pin before use. See Section 10.4
 - The OCFA/OCFB Fault inputs must be assigned to an available RPn/RPIn pin before use. See Sec "Peripheral Pin Select (PPS)" for more information.

14.3.1 PWM PERIOD

The PWM period is specified by writing to PRy, the Timer Period register. The PWM period can be calculated using Equation 14-1.

EQUATION 14-1: CALCULATING THE PWM PERIOD⁽¹⁾

PWM Period = $[(PRy) + 1 \cdot TCY \cdot (Timer Prescale Value)]$

where:

PWM Frequency = 1/[PWM Period]

Note 1: Based on TCY = TOSC * 2; Doze mode and PLL are disabled.

Note: A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7 written into the PRy register will yield a period consisting of 8 time base cycles.

14.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS and OCxR registers. The OCxRS and OCxR registers can be written to at any time, but the duty cycle value is not latched until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation.

Some important boundary parameters of the PWM duty cycle include:

- If OCxR, OCxRS, and PRy are all loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxRS is greater than PRy, the pin will remain high (100% duty cycle).

See Example 14-1 for PWM mode timing details. Table 14-1 and Table 14-2 show example PWM frequencies and resolutions for a device operating at 4 MIPS and 10 MIPS, respectively.

EQUATION 14-2: CALCULATION FOR MAXIMUM PWM RESOLUTION⁽¹⁾

Maximum PWM Resolution (bits) = $\frac{\log_{10} \left(\frac{FCY}{FPWM \cdot (Timer Prescale Value)} \right)}{\log_{10}^{(2)}}$ bits

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

EXAMPLE 14-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS⁽¹⁾

1. Find the Timer Period register value for a desired PWM frequency of 52.08 kHz, where Fosc = 8 MHz with PLL (32 MHz device clock rate) and a Timer2 prescaler setting of 1:1.

$$TCY = 2 * TOSC = 62.5$$
 ns

PWM Period = 1/PWM Frequency = 1/52.08 kHz = 19.2 ms

PWM Period = $(PR2 + 1) \bullet TCY \bullet (Timer2 Prescale Value)$

 $19.2 \text{ ms} = \text{PR2} + 1) \cdot 62.5 \text{ ns} \cdot 1$

PR2 = 306

2. Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate:

PWM Resolution = $log_{10}(FCY/FPWM)/log_{10}2)$ bits

 $= (\log_{10}(16 \text{ MHz}/52.08 \text{ kHz})/\log_{10}2) \text{ bits}$

= 8.3 bits

Note 1: Based on TCY = 2 * TOSC; Doze mode and PLL are disabled.

PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

TABLE 14-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (Fcy = 4 MHz)⁽¹⁾

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

TABLE 14-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (Fcy = 16 MHz)⁽¹⁾

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

REGISTER 14-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 ENFLT1(2) ENFLT2⁽²⁾ OCSIDL OCTSEL2 OCTSEL1 OCTSEL0 bit 15 bit 8 R/W-0 R/W-0, HSC R/W-0, HSC R/W-0, HSC R/W-0 R/W-0 R/W-0 R/W-0 ENFLT0⁽²⁾ OCFLT2⁽²⁾ OCFLT1⁽²⁾ OCFLT0⁽²⁾ TRIGMODE OCM2⁽¹⁾ OCM1⁽¹⁾ OCM0⁽¹⁾ bit 7 bit 0 Legend: HSC = Hardware Settable/Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 **OCSIDL:** Stop Output Compare x in Idle Mode Control bit 1 = Output Compare x halts in CPU Idle mode 0 = Output Compare x continues to operate in CPU Idle mode OCTSEL<2:0>: Output Compare x Timer Select bits bit 12-10 111 = Peripheral clock (FCY) 110 = Reserved 101 = Reserved 100 = Timer1 clock (only the synchronous clock is supported) 011 = Timer5 clock 010 = Timer4 clock 001 = Timer3 clock 000 = Timer2 clock ENFLT2: Fault Input 2 Enable bit⁽²⁾ bit 9 1 = Fault 2 (Comparator 1/2/3 out) is enabled⁽³⁾ 0 = Fault 2 is disabled bit 8 ENFLT1: Fault Input 1 Enable bit⁽²⁾ 1 = Fault 1 (OCFB pin) is enabled⁽⁴⁾ 0 = Fault 1 is disabled ENFLT0: Fault Input 0 Enable bit⁽²⁾ bit 7 1 = Fault 0 (OCFA pin) is enabled⁽⁴⁾ 0 = Fault 0 is disabled OCFLT2: PWM Fault 2 (Comparator 1/2/3) Condition Status bit^(2,3) bit 6 1 = PWM Fault 2 has occurred 0 = No PWM Fault 2 has occurred OCFLT1: PWM Fault 1 (OCFB pin) Condition Status bit^(2,4) bit 5 1 = PWM Fault 1 has occurred 0 = No PWM Fault 1 has occurred OCFLT0: PWM Fault 0 (OCFA pin) Condition Status bit^(2,4) bit 4 1 = PWM Fault 0 has occurred 0 = No PWM Fault 0 has occurred Note 1: The OCx output must also be configured to an available RPn pin. For more information, see Section 10.4 "Peripheral Pin Select (PPS)". 2: The Fault input enable and Fault status bits are valid when OCM<2:0> = 111 or 110. 3: The Comparator 1 output controls the OC1-OC3 channels; Comparator 2 output controls the OC4-OC6 channels. Comparator 3 output controls the OC7-OC9 channels.

4: The OCFA/OCFB Fault input must also be configured to an available RPn/RPIn pin. For more information, see Section 10.4 "Peripheral Pin Select (PPS)".

REGISTER 14-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED)

- bit 3 TRIGMODE: Trigger Status Mode Select bit
 - 1 = TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or in software
 - 0 = TRIGSTAT is only cleared by software
- bit 2-0 OCM<2:0>: Output Compare x Mode Select bits⁽¹⁾
 - 111 = Center-Aligned PWM mode on OCx⁽²⁾
 - 110 = Edge-Aligned PWM Mode on $OCx^{(2)}$
 - 101 = Double Compare Continuous Pulse mode: Initialize the OCx pin low, the toggle OCx state is continuously on alternate matches of OCxR and OCxRS
 - 100 = Double Compare Single-Shot mode: Initialize the OCx pin low, toggle the OCx state on matches of OCxR and OCxRS for one cycle
 - 011 = Single Compare Continuous Pulse mode: Compare events continuously toggle the OCx pin
 - 010 = Single Compare Single-Shot mode: Initialize OCx pin high, compare event forces the OCx pin low
 - 001 = Single Compare Single-Shot mode: Initialize OCx pin low, compare event forces the OCx pin high
 - 000 = Output compare channel is disabled
- Note 1: The OCx output must also be configured to an available RPn pin. For more information, see Section 10.4 "Peripheral Pin Select (PPS)".
 - 2: The Fault input enable and Fault status bits are valid when OCM<2:0> = 111 or 110.
 - **3:** The Comparator 1 output controls the OC1-OC3 channels; Comparator 2 output controls the OC4-OC6 channels. Comparator 3 output controls the OC7-OC9 channels.
 - 4: The OCFA/OCFB Fault input must also be configured to an available RPn/RPIn pin. For more information, see Section 10.4 "Peripheral Pin Select (PPS)".

REGISTER 14-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1 ⁽³⁾	DCB0 ⁽³⁾	OC32
bit 15							bit 8

R/W-0	R/W-0 HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7							bit 0

Legend:	HS = Hardware Settable b	vit	
R = Reada	ble bit W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value	at POR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	FLTMD: Fault Mode Select bit		
	1 = Fault mode is maintained until the F	ault source is removed and	I the corresponding OCFLT0 bit is
	cleared in software 0 = Fault mode is maintained until the Fa	ault source is removed and	a new PWM period starts
bit 14	FLTOUT: Fault Out bit		
	1 = PWM output is driven high on a Faul	t	
	0 = PWM output is driven low on a Fault		
bit 13	FLTTRIEN: Fault Output State Select bit		
	1 = Pin is forced to an output on a Fault		
h:: 40	0 = Pin I/O condition is unaffected by a F	auit	
bit 12	OCINV: OCMP Invert bit 1 = OCx output is inverted		
	0 = OCx output is invented		
bit 11	Unimplemented: Read as '0'		
bit 10-9	DCB<11:0>: PWM Duty Cycle Least Sig	nificant bits ⁽³⁾	
	11 = Delay OCx falling edge by 3/4 of the		
	$10 = \text{Delay OCx falling edge by } \frac{1}{2}$ of the		
	 01 = Delay OCx falling edge by ¼ of the 00 = OCx falling edge occurs at the star 		
bit 8	OC32: Cascade Two OC Modules Enabl	-	
	1 = Cascade module operation is enable		
	0 = Cascade module operation is disable	ed	
bit 7	OCTRIG: OCx Trigger/Sync Select bit		
	 1 = Trigger OCx from the source designation 0 = Synchronize OCx with the source designation 		
bit 6	TRIGSTAT: Timer Trigger Status bit	signated by the STNCSEL	X DIIS
DILO	1 = Timer source has been triggered and	t is running	
	0 = Timer source has not been triggered		
bit 5	OCTRIS: OCx Output Pin Direction Sele	ct bit	
	1 = OCx pin is tri-stated		
	0 = Output compare peripheral x is connected	ected to an OCx pin	
	Never use an OC module as its own trigger s SYNCSEL setting.	source, either by selecting t	his mode or another equivalent

- 2: Use these inputs as trigger sources only and never as sync sources.
- 3: The DCB<1:0> bits are double-buffered in the PWM modes only (OCM<2:0> (OCxCON1<2:0>) = 111, 110).

REGISTER 14-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits
 - 11111 = This OC module⁽¹⁾
 - 11110 = Input Capture 9⁽²⁾
 - 11101 = Input Capture 6⁽²⁾
 - 11100 = CTMU⁽²⁾
 - 11011 = A/D⁽²⁾
 - 11010 = Comparator 3⁽²⁾
 - 11001 = Comparator 2⁽²⁾
 - 11000 = Comparator 1⁽²⁾ 10111 = Input Capture 4⁽²⁾
 - 10110 = Input Capture 3⁽²⁾

 - 10101 = Input Capture 2⁽²⁾
 - 10100 = Input Capture 1⁽²⁾
 - 10011 = Input Capture 8⁽²⁾ 10010 = Input Capture 7⁽²⁾

 - 1000x = Reserved
 - 01111 = Timer5
 - 01110 = Timer4
 - 01101 = Timer3 01100 = Timer2
 - 01011 = Timer1

 - 01010 =Input Capture $5^{(2)}$
 - 01001 = Output Compare 9⁽¹⁾
 - 01000 = Output Compare 8⁽¹⁾ 00111 = Output Compare 7⁽¹⁾
 - $00110 = Output Compare 6^{(1)}$
 - 00101 = Output Compare 5⁽¹⁾
 - 00100 = Output Compare 4⁽¹⁾
 - 00011 = Output Compare 3⁽¹⁾
 - 00010 = Output Compare $2^{(1)}$

 - 00001 = Output Compare 1⁽¹⁾
 - 00000 = Not synchronized to any other module
- Note 1: Never use an OC module as its own trigger source, either by selecting this mode or another equivalent SYNCSEL setting.
 - 2: Use these inputs as trigger sources only and never as sync sources.
 - 3: The DCB<1:0> bits are double-buffered in the PWM modes only (OCM<2:0> (OCxCON1<2:0>) = 111, 110).

NOTES:

15.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 23. "Serial Peripheral Interface (SPI)" (DS39699). The information in this data sheet supersedes the information in the FRM.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with the SPI and SIOP Motorola[®] interfaces. All devices of the PIC24FJ256GB210 family include three SPI modules.

The module supports operation in two buffer modes. In Standard mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through an 8-level FIFO buffer.

Note:	Do not perform read-modify-write opera-					
	tions (such as bit-oriented instructions) on					
	the SPIxBUF register in either Standard or					
	Enhanced Buffer mode.					

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported.

The SPI serial interface consists of four pins:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI module can be configured to operate using 2, 3 or 4 pins. In the 3-pin mode, SSx is not used. In the 2-pin mode, both SDOx and SSx are not used.

Block diagrams of the module in Standard and Enhanced modes are shown in Figure 15-1 and Figure 15-2.

Note: In this section, the SPI modules are referred to together as SPIx or separately as SPI1, SPI2 or SPI3. Special Function Registers will follow a similar notation. For example, SPIxCON1 and SPIxCON2 refer to the control registers for any of the 3 SPI modules.


To set up the SPI module for the Standard Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFS register.
 - b) Set the SPIxIE bit in the respective IEC register.
 - c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 5. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Standard Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFS register.
 - b) Set the SPIxIE bit in the respective IEC register.
 - c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- If the CKE bit (SPIxCON1<8>) is set, then the SSEN bit (SPIxCON1<7>) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 15-1: SPIX MODULE BLOCK DIAGRAM (STANDARD MODE)




To set up the SPI module for the Enhanced Buffer Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFS register.
 - b) Set the SPIxIE bit in the respective IEC register.
 - c) Write the SPIxIP bits in the respective IPC register.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 6. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Enhanced Buffer Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFS register.
 - b) Set the SPIxIE bit in the respective IEC register.
 - c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 8. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 15-2: SPIX MODULE BLOCK DIAGRAM (ENHANCED MODE)



REGISTER 15-1: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC				
SPIEN ⁽¹⁾		SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0				
bit 15							bit 8				
					=						
R-0, HSC	R/C-0, HS	R-0, HSC	R/W-0	R/W-0	R/W-0	R-0, HSC	R-0, HSC				
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF				
bit 7							bit 0				
Legend:		C = Clearable	hit	HS - Hardwa	are Settable bit						
R = Readable	e hit	W = Writable b			mented bit, read	1 26 (0)					
-n = Value at		'1' = Bit is set	ni -	'0' = Bit is cle							
	vare Settable/				aleu	x = Bit is unkr	IOWIT				
	vale Sellable/										
bit 15	SPIEN: SPIX	Enable bit ⁽¹⁾									
		the module and	configures SC	CKx. SDOx. SE	Dix and \overline{SSx} as	serial port pins					
	0 = Disables		J	- , , -							
bit 14	Unimpleme	nted: Read as '0	,								
oit 13	SPISIDL: Sto	op in Idle Mode b	oit								
	1 = Disconti	1 = Discontinue module operation when device enters Idle mode									
	0 = Continue	e module operati	on in Idle moo	de							
oit 12-11	Unimpleme	nted: Read as '0	,								
bit 10-8	SPIBEC<2:0	>: SPIx Buffer E	lement Count	bits (valid in E	nhanced Buffer	mode)					
	Master mode	-									
	Number of S Slave mode:	PI transfers pene	ding.								
		PI transfers unre	ad.								
bit 7	SRMPT: Shit	ft Register (SPIx	SR) Empty bit	(valid in Enha	nced Buffer mo	de)					
		ift register is em		-		,					
	0 = SPIx Sh	ift register is not	empty								
bit 6	SPIROV: Re	ceive Overflow F	lag bit								
	1 = A new byte/word is completely received and discarded										
	(The user software has not read the previous data in the SPIxBUF register.) 0 = No overflow has occurred										
bit 5		eceive FIFO Emp	-	Enhanced Bu	ffor mode)						
		FIFO is empty	ity bit (valiu ili	I Ennanceu Bu	ner mode)						
		FIFO is not emp	oty								
bit 4-2		: SPIx Buffer Inte	5	its (valid in Enł	nanced Buffer m	node)					
		upt when the SP				,					
		upt when the last					ty				
		upt when the las									
		upt when one da upt when the SP				e IX FIFO has	one open spor				
		upt when the SP									
	001 = Interro	upt when data is	available in th	ne receive buffe	er (SRMPT bit is						
		upt when the last	data in the rec	ceive buffer is re	ead; as a result,	the buffer is en	npty (SRXMPT				
	bit set	()									
Note 1: If	SPIFN = 1 the	ese functions mu	st be assigned	to available R	Pn/RPIn pins b	efore use. See	Section 10.4				

Note 1: If SPIEN = 1, these functions must be assigned to available RPn/RPIn pins before use. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

REGISTER 15-1: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

bit 1		SPITBF: SPIx Transmit Buffer Full Status bit						
		1 = Transmit has not yet started, SPIxTXB is full						
		0 = Transmit has started, SPIxTXB is empty						
		In Standard Buffer mode:						
		Automatically set in hardware when the CPU writes to the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when the SPIx module transfers data from SPIxTXB to SPIxSR.						
		In Enhanced Buffer mode:						
		Automatically set in hardware when the CPU writes to the SPIxBUF location, loading the last available buffer location.						
		Automatically cleared in hardware when a buffer location is available for a CPU write.						
bit 0	SPIRBF: SPIx Receive Buffer Full Status bit							
		 1 = Receive is complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty 						
		In Standard Buffer mode:						
		Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB.						
		Automatically cleared in hardware when the core reads the SPIxBUF location, reading SPIxRXB.						
		In Enhanced Buffer mode:						
		Automatically set in hardware when SPIx transfers data from the SPIxSR to the buffer, filling the last unread buffer location.						
		Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.						
Note	1:	If SPIEN = 1, these functions must be assigned to available RPn/RPIn pins before use. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.						

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	_	—	DISSCK ⁽¹⁾	DISSDO ⁽²⁾	MODE16	SMP	CKE ⁽³⁾				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
SSEN ⁽⁴⁾	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0				
bit 7							bit 0				
Legend:											
R = Readab	le hit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'					
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	own				
		1 - Dit 13 301					IOWIT				
bit 15-13	Unimplement	ted: Read as '	0'								
bit 12	-			modes only) ⁽¹)						
	DISSCK: Disable SCKx Pin bit (SPI Master modes only) ⁽¹⁾ 1 = Internal SPI clock is disabled; pin functions as I/O										
	0 = Internal SPI clock is enabled										
bit 11	DISSDO: Disable SDOx Pin bit ⁽²⁾										
	1 = SDOx pin is not used by the module; pin functions as I/O										
bit 10	 0 = SDOx pin is controlled by the module MODE16: Word/Byte Communication Select bit 										
	1 = Communication is word-wide (16 bits)										
	0 = Communication is byte-wide (8 bits)										
bit 9	SMP: SPIx Data Input Sample Phase bit										
	Master mode:										
	1 = Input data is sampled at the end of data output time										
	 Input data is sampled at the middle of data output time Slave mode: 										
	SMP must be cleared when SPIx is used in Slave mode.										
bit 8	CKE: SPIx Clock Edge Select bit ⁽³⁾										
	1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)										
	0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)										
bit 7	SSEN: Slave Select Enable (Slave mode) bit ⁽⁴⁾										
	 1 = SSx pin is used for Slave mode 0 = SSx pin is not used by the module; pin is controlled by the port function 										
bit 6	CKP: Clock Polarity Select bit										
	1 = Idle state for the clock is a high level; active state is a low level										
		0 = Idle state for the clock is a low level; active state is a high level									
bit 5		ter Mode Enab	le bit								
	1 = Master m 0 = Slave mo										
Note 1: I	f DISSCK = 0, S(^C Ky must be a	onfigurad to an	available PPn	nin Soo Sacti	on 10 4 "Porin	boral Din				
	Select (PPS)" for				pin. See Section	ul lu.4 relip					
2: I	f DISSDO = 0, SI Select (PPS)" for	DOx must be c	onfigured to an	available RPn	pin. See Secti	on 10.4 "Perij	oheral Pin				
		ne CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed PI modes (FRMEN = 1).									
	f SSEN = 1, SSx Select (PPS)" for			ilable RPn/PRI	n pin. See Sec	tion 10.4 "Per	ipheral Pin				

REGISTER 15-2: SPIxCON1: SPIx CONTROL REGISTER 1

REGISTER 15-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)
 - 111 = Secondary prescale 1:1
 - 110 = Secondary prescale 2:1
 - .

 - 000 = Secondary prescale 8:1
- bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)
 - 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- Note 1: If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.
 - 2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.
 - **3:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 4: If SSEN = 1, SSx must be configured to an available RPn/PRIn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
FRMEN	SPIFSD	SPIFPOL		_	—	_	_		
bit 15	•						bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0		
_	<u> </u>	—			—	SPIFE	SPIBEN		
bit 7							bit C		
Legend:									
R = Readable bit		W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown			
bit 15	FRMEN: Framed SPIx Support bit								
bit 15	1 = Framed SPIx support is enabled								
	0 = Framed SPIx support is disabled								
bit 14	SPIFSD: Frame Sync Pulse Direction Control on \overline{SSx} Pin bit								
	1 = Frame sync pulse input (slave)								
	0 = Frame sync pulse output (master)								
bit 13	SPIFPOL: Frame Sync Pulse Polarity bit (Frame mode only)								
	1 = Frame sync pulse is active-high								
	0 = Frame sync pulse is active-low								
bit 12-2	Unimplemented: Read as '0'								
	SPIFE: Frame Sync Pulse Edge Select bit								
bit 1		•	•						
bit 1	1 = Frame sy	/nc pulse coincic	les with the fi						
	1 = Frame sy 0 = Frame sy	/nc pulse coincic /nc pulse preced	les with the fi les the first bi						
bit 1 bit 0	1 = Frame sy 0 = Frame sy SPIBEN: Enh	/nc pulse coincic	les with the fi les the first bi nable bit						

REGISTER 15-3: SPIxCON2: SPIx CONTROL REGISTER 2




FIGURE 15-4: SPI MASTER/SLAVE CONNECTION (ENHANCED BUFFER MODES)





FIGURE 15-5: SPI MASTER, FRAME MASTER CONNECTION DIAGRAM








FIGURE 15-7: SPI SLAVE, FRAME MASTER CONNECTION DIAGRAM





FIGURE 15-8: SPI SLAVE, FRAME SLAVE CONNECTION DIAGRAM



EQUATION 15-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED⁽¹⁾

FCY

FSCK = Primary Prescaler x Secondary Prescaler

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

TABLE 15-1: SAMPLE SCKx FREQUENCIES^(1,2)

Fcy = 16 MHz	Secondary Prescaler Settings						
	1:1	2:1	4:1	6:1	8:1		
	1:1	Invalid	8000	4000	2667	2000	
Drimer / Dresseler Cettings	4:1	4000	2000	1000	667	500	
Primary Prescaler Settings	16:1	1000	500	250	167	125	
	64:1	250	125	63	42	31	
Fcy = 5 MHz							
	1:1	5000	2500	1250	833	625	
Drimer / Dresseler Cettings	4:1	1250	625	313	208	156	
Primary Prescaler Settings	16:1	313	156	78	52	39	
	64:1	78	39	20	13	10	

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

2: SCKx frequencies shown in kHz.

NOTES:

16.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 24. "Inter-Integrated Circuit™ (I²C™)" (DS39702). The information in this data sheet supersedes the information in the FRM.

The Inter-Integrated CircuitTM (I²CTM) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, display drivers, A/D Converters, etc.


The I²C module supports these features:

- Independent master and slave logic
- · 7-bit and 10-bit device addresses
- General call address, as defined in the I²C protocol
- Clock stretching to provide delays for the processor to respond to a slave data request
- Both 100 kHz and 400 kHz bus specifications
- · Configurable address masking
- Multi-Master modes to prevent loss of messages in arbitration
- Bus Repeater mode, allowing the acceptance of all messages as a slave regardless of the address
- Automatic SCL
- A block diagram of the module is shown in Figure 16-1.

16.1 Communicating as a Master in a Single Master Environment

The details of sending a message in Master mode depends on the communications protocol for the device being communicated with. Typically, the sequence of events is as follows:

- 1. Assert a Start condition on SDAx and SCLx.
- 2. Send the I²C device address byte to the slave with a write indication.
- 3. Wait for and verify an Acknowledge from the slave.
- 4. Send the first data byte (sometimes known as the command) to the slave.
- 5. Wait for and verify an Acknowledge from the slave.
- 6. Send the serial memory address low byte to the slave.
- 7. Repeat steps 4 and 5 until all data bytes are sent.
- 8. Assert a Repeated Start condition on SDAx and SCLx.
- 9. Send the device address byte to the slave with a read indication.
- 10. Wait for and verify an Acknowledge from the slave.
- 11. Enable master reception to receive serial memory data.
- 12. Generate an ACK or NACK condition at the end of a received byte of data.
- 13. Generate a Stop condition on SDAx and SCLx.



DS39975A-page 218

16.2 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator reload value, use Equation 16-1.

EQUATION 16-1:	COMPUTING BAUD RATE
	RELOAD VALUE ^(1,2)

$$FSCL = \frac{FCY}{I2CxBRG + 1 + \frac{FCY}{10,000,000}}$$

or:
$$I2CxBRG = \left(\frac{FCY}{FSCL} - \frac{FCY}{10,000,000} - 1\right)$$

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

16.3 Slave Address Masking

The I2CxMSK register (Register 16-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond whether the corresponding address bit value is a '0' or a '1'. For example, when I2CxMSK is set to '00100000', the slave module will detect both addresses, '0000000' and '0100000'.

To enable address masking, the Intelligent Peripheral Management Interface (IPMI) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

Note: As a result of changes in the I²C[™] protocol, the addresses in Table 16-2 are reserved and will not be Acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

Demoined Orietani Fact	Fair	I2CxB		
Required System Fsc∟	Fcy	(Decimal)	(Hexadecimal)	Actual FSCL
100 kHz	16 MHz	157	9D	100 kHz
100 kHz	8 MHz	78	4E	100 kHz
100 kHz	4 MHz	39	27	99 kHz
400 kHz	16 MHz	37	25	404 kHz
400 kHz	8 MHz	18	12	404 kHz
400 kHz	4 MHz	9	9	385 kHz
400 kHz	2 MHz	4	4	385 kHz
1 MHz	16 MHz	13	D	1.026 MHz
1 MHz	8 MHz	6	6	1.026 MHz
1 MHz	4 MHz	3	3	0.909 MHz

TABLE 16-1: I²C[™] CLOCK RATES(1,2)

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

TABLE 16-2:	I ² C [™] RESERVED ADDRESSES ⁽¹⁾
-------------	---

Slave Address	R/W Bit	Description
0000 000	0	General Call Address ⁽²⁾
0000 000	1	Start Byte
0000 001	x	CBus Address
0000 01x	x	Reserved
0000 1xx	x	HS Mode Master Code
1111 0xx	x	10-Bit Slave Upper Byte ⁽³⁾
1111 1xx	x	Reserved

Note 1: The address bits listed here will never cause an address match, independent of address mask settings.

- **2**: The address will be Acknowledged only if GCEN = 1.
- 3: A match on this address can only occur on the upper byte in 10-Bit Addressing mode.

R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0				
I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN				
bit 7	•						bit (
Legend:		HC = Hardwa	are Clearable bi	t							
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'					
-n = Value at	t POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkn	iown				
bit 15	I2CEN: I2Cx	Enable bit									
	1 = Enables 0 = Disables	the I2Cx modules the I2	lle and configure ule; all l ² C™ pin	es the SDAx ar	nd SCLx pins a d by port functi	s serial port pir ons	าร				
bit 14		nted: Read as	-		, p						
bit 13	-	op in Idle Mode									
		1 = Discontinues module operation when device enters an Idle mode									
			ation in Idle mo								
bit 12	SCLREL: SCLx Release Control bit (when operating as I ² C slave)										
	1 = Releases SCLx clock 0 = Holds SCLx clock low (clock stretch)										
	$\frac{11}{11} STREN = 1$										
	Bit is R/W (i.e., software may write '0' to initiate stretch and write '1' to release clock). Hardware is clear										
	at the beginning of slave transmission. Hardware is clear at the end of slave reception. If STREN = 0:										
		., software may	/ only write '1' to	release clock)	. Hardware is c	clear at the beg	inning of slave				
bit 11	IPMIEN: Inte	elligent Platform	Management I	nterface (IPMI)	Enable bit						
		pport mode is e de is disabled	enabled; all addr	resses are Ack	nowledged						
bit 10	A10M: 10-Bit Slave Addressing bit										
		D is a 10-bit sla									
		D is a 7-bit slav									
bit 9	DISSLW: Disable Slew Rate Control bit										
	 1 = Slew rate control is disabled 0 = Slew rate control is enabled 										
bit 8	SMEN: SMB	SMEN: SMBus Input Levels bit									
	1 = Enables I/O pin thresholds compliant with SMBus specifications										
	0 = Disables the SMBus input thresholds										
L 1 7			e bit (when oper	-							
bit 7	1 = Enables interrupt when a general call address is received in the I2CxRSR (module is enabled for										
DIT 7	recentio	n)									
DIT 7	receptio 0 = General	n) call address di	sabled								
bit 7	0 = General	call address di	sabled h Enable bit (wh	en operating a	s I ² C slave)						
	0 = General STREN: SCI Used in conj	call address di Lx Clock Stretcl unction with the	h Enable bit (wh		s I ² C slave)						

REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master. Applicable during master receive.)
	Value that will be transmitted when the software initiates an Acknowledge sequence.
	1 = Sends NACK during Acknowledge
	0 = Sends ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master; applicable during master receive)
	1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits the ACKDT data bit. Hardware is clear at the end of the master Acknowledge sequence.
	0 = Acknowledge sequence is not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	 1 = Enables Receive mode for I²C. Hardware is clear at the end of the eighth bit of the master receive data byte.
	0 = Receive sequence is not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiates Stop condition on the SDAx and SCLx pins. Hardware is clear at the end of the master Stop sequence.
	0 = Stop condition is not in progress
bit 1	RSEN: Repeated Start Condition Enabled bit (when operating as I ² C master)
	1 = Initiates Repeated Start condition on the SDAx and SCLx pins. Hardware is clear at the end of the master Repeated Start sequence
	0 = Repeated Start condition is not in progress
bit 0	SEN: Start Condition Enabled bit (when operating as I ² C master)
	1 = Initiates Start condition on SDAx and SCLx pins. Hardware is clear at end of the master Start sequence.
	0 = Start condition is not in progress

REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
ACKSTAT	TRSTAT			—	BCL	GCSTAT	ADD10
bit 15							bit 8
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	D/Ā	Р	S	R/W	RBF	TBF
bit 7					•		bit 0
Legend:		C = Clearat	ole bit	HS = Hardware	Settable bit		
R = Readab	le bit	W = Writabl	e bit	U = Unimpleme	ented bit, read as	ʻ0'	
-n = Value a	t POR	'1' = Bit is s	et	'0' = Bit is clear	ed	x = Bit is unkno	own
HSC = Hard	ware Settable	/Clearable bit					
bit 15	ACKSTAT: /	•					
	-	vas detected					
			ast the end of A	Acknowledge.			
bit 14		ansmit Status		5			
	(When operation	ating as I ² C [⊤]	[™] master. App	licable to maste	r transmit operat	ion.)	
			progress (8 b	oits + ACK)			
			ot in progress	tor transmission:	hardware is clear	at the and of alay	
bit 13-11		nted: Read			naruware is ciear		ve Acknowledge.
bit 10	-	r Bus Collisio					
				during a master	operation		
	0 = No colli			during a maotor	operation		
	Hardware is	set at the de	etection of a b	us collision.			
bit 9	GCSTAT: G	eneral Call S	tatus bit				
			s was received				
			s was not rece		call address; ha	rdware is clear a	t Ston detection
bit 8		Bit Address		ches the general			
bit 0		ddress was i					
	0 = 10-bit a	ddress was i	not matched				
				/te of the matched	d 10-bit address; h	hardware is clear	at Stop detection.
bit 7		te Collision [
	1 = An atter 0 = No collis		o the I2CxTRI	N register failed	because the I ² C	module is busy	
			currence of wi	rite to I2CxTRN	while busy (clear	ed by software).	
bit 6		eive Overflov			,	, , , , , , , , , , , , , , , , , , ,	
			•	xRCV register is	still holding the	previous byte	
	0 = No over						
	_	set at an att	empt to transf	er I2CxRSR to I	2CxRCV (cleared	d by software).	
				.2 -			
bit 5		•		g as I ² C slave)			
bit 5	1 = Indicate	s that the las	st byte receive	ed was data	address		
bit 5	1 = Indicate 0 = Indicate	es that the last that the last	st byte receive st byte receive	ed was data ed was a device		er a transmissio	n finishes or by

REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 4	P: Stop bit
	1 = Indicates that a Stop bit has been detected last
	0 = Stop bit was not detected last
	Hardware is set or clear when Start, Repeated Start or Stop is detected.
bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware is set or clear when Start, Repeated Start or Stop is detected.
bit 2	R/W : Read/Write Information bit (when operating as I ² C slave)
	1 = Read – indicates data transfer is output from the slave
	0 = Write – indicates data transfer is input to the slave
	Hardware is set or clear after the reception of an I ² C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive is complete, I2CxRCV is full
	0 = Receive not complete, I2CxRCV is empty
	Hardware is set when I2CxRCV is written with the received byte; hardware is clear when the software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit is in progress, I2CxTRN is full

0 = Transmit is complete, I2CxTRN is empty

Hardware is set when software writes to I2CxTRN; hardware is clear at the completion of data transmission.

REGISTER 16-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	_	_	_		AMSK9	AMSK8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| AMSK7 | AMSK6 | AMSK5 | AMSK4 | AMSK3 | AMSK2 | AMSK1 | AMSK0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSK<9:0>: Mask for Address Bit x Select bits

1 = Enable masking for bit x of the incoming message address; bit match is not required in this position

0 = Disable masking for bit x; bit match is required in this position

17.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 21. "UART" (DS39708). The information in this data sheet supersedes the information in the FRM.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24F device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins, and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits

FIGURE 17-1:

Hardware Flow Control Option with the UxCTS and UxRTS Pins

- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 15 bps to 1 Mbps at 16 MIPS
- 4-Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- · 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect $(9^{th} bit = 1)$
- · Transmit and Receive Interrupts
- Loopback mode for Diagnostic Support
- · Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UART is shown in Figure 17-1. The UART module consists of these key important hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

Baud Rate Generator IrDA® Hardware Flow Control UXRTS/BCLKx UxCTS UARTx Receiver UARTx Transmitter UxTX Note: The UART inputs and outputs must all be assigned to available RPn/RPIn pins before use. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

UART SIMPLIFIED BLOCK DIAGRAM

17.1 UART Baud Rate Generator (BRG)

The UART module includes a dedicated, 16-bit Baud Rate Generator. The UxBRG register controls the period of a free-running, 16-bit timer. Equation 17-1 shows the formula for computation of the baud rate with BRGH = 0.

EQUATION 17-1: UART BAUD RATE WITH BRGH = $0^{(1,2)}$

Baud Rate =
$$\frac{FCY}{16 \cdot (UxBRG + 1)}$$

UxBRG = $\frac{FCY}{16 \cdot Baud Rate} - 1$

Note 1: FCY denotes the instruction cycle clock frequency (FOSC/2).

2: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

Example 17-1 shows the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is FCY/16 (for UxBRG = 0) and the minimum baud rate possible is FCY/(16 * 65536).

Equation 17-2 shows the formula for computation of the baud rate with BRGH = 1.

EQUATION 17-2: UART BAUD RATE WITH BRGH = $1^{(1,2)}$

Baud Rate =
$$\frac{FCY}{4 \cdot (UxBRG + 1)}$$

UxBRG = $\frac{FCY}{4 \cdot Baud Rate} - 1$

- **Note 1:** FCY denotes the instruction cycle clock frequency.
 - **2:** Based on FCY = FOSC/2; Doze mode and PLL are disabled.

The maximum baud rate (BRGH = 1) possible is FCY/4 (for UxBRG = 0) and the minimum baud rate possible is FCY/(4 * 65536).

Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 17-1: BAUD RATE ERROR CALCULATION (BRGH = 0)⁽¹⁾

Desired Baud Rate	= FCY/(16 (BRGx + 1))			
Solving for BRGx Value:				
BRGx BRGx	= ((FCY/Desired Baud Rate)/16) - 1 = ((4000000/9600)/16) - 1			
BRGx	= 25			
Calculated Baud Rate	= 4000000/(16(25+1)) = 9615			
Error	 = (Calculated Baud Rate – Desired Baud Rate) Desired Baud Rate = (9615 – 9600)/9600 			
Note: Based or	FCY = FOSC/2; Doze mode and PLL are disabled.			

17.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UART:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the UxBRG register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt two cycles after being set).
- 4. Write a data byte to the lower byte of UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0 and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

17.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UART (as described in **Section 17.2** "**Transmitting in 8-Bit Data Mode**").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

17.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header, made up of a Break, followed by an auto-baud sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK to set up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG; this loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

17.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UART (as described in Section 17.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

17.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear to Send (UxCTS) and Request to Send (UxRTS) are the two hardware controlled pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control mode. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

17.7 Infrared Support

The UART module provides two types of infrared UART support: one is the IrDA clock output to support an external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder. Note that because the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

17.7.1 IrDA CLOCK OUTPUT FOR EXTERNAL IrDA SUPPORT

To support external IrDA encoder and decoder devices, the BCLKx pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. With UEN<1:0> = 11, the BCLKx pin will output the 16x baud clock if the UART module is enabled. It can be used to support the IrDA codec chip.

17.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	
UARTEN ⁽¹)	USIDL	IREN ⁽²⁾	RTSMD	_	UEN1	UEN0	
bit 15							bit 8	
R/W-0, HC	C R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	
bit 7		1 1					bit 0	
Legend:		HC = Hardware	e Clearable b	it				
R = Readal	ble bit	W = Writable b	it	U = Unimplem	nented bit, read	l as '0'		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own	
bit 15		ARTx Enable bit ⁽¹						
		s enabled; all UA disabled; all UAF						
bit 14		ted: Read as '0'						
bit 13	-	in Idle Mode bit						
		nue module opera	ation when de	evice enters Idle	e mode			
		module operation						
bit 12	IREN: IrDA®	Encoder and Dec	coder Enable	bit ⁽²⁾				
		oder and decode						
hit 11		oder and decode le Selection for \overline{L}						
bit 11		in is in Simplex i						
		oin is in Flow Cor						
bit 10	Unimplemen	ted: Read as '0'						
bit 9-8	UEN<1:0>: U	IARTx Enable bit	S					
		UxRX and BCLK				controlled by po	ort latches	
		UxRX, UxCTS a UxRX and UxRT				controlled by p	ort latebos	
		and UxRX pins ar						
	latches	•				·	51	
bit 7	WAKE: Wake	e-up on Start Bit I	Detect During	Sleep Mode Er	nable bit			
		vill continue to sa			is generated or	the falling edge	e, bit is cleared	
		are on the follow -up is enabled	ing rising eag	e				
bit 6		ARTx Loopback N	/lode Select k	bit				
Sit 0		oopback mode						
		k mode is disable	ed					
bit 5	ABAUD: Auto	p-Baud Enable b	it					
		aud rate measu		e next characte	er – requires re	ception of a sy	nc field (55h);	
		n hardware upon e measurement i		completed				
				·	C			
		the peripheral in eripheral Pin Se				vailable RPn/R	Pin pin. See	
		ection 10.4 "Peripheral Pin Select (PPS)" for more information. his feature is only available for the 16x BRG mode (BRGH = 0).						

REGISTER 17-1: UxMODE: UARTx MODE REGISTER

REGISTER 17-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

- bit 4 **RXINV:** Receive Polarity Inversion bit
 - 1 = UxRX Idle state is '0'
 - 0 = UxRX Idle state is '1'
- bit 3 BRGH: High Baud Rate Enable bit
 - 1 = High-Speed mode (4 BRG clock cycles per bit)
 - 0 = Standard-Speed mode (16 BRG clock cycles per bit)
- bit 2-1 **PDSEL<1:0>:** Parity and Data Selection bits
 - 11 = 9-bit data, no parity
 - 10 = 8-bit data, odd parity
 - 01 = 8-bit data, even parity
 - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Bit Selection bit
 - 1 = Two Stop bits
 - 0 = One Stop bit
- Note 1: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.
 - **2:** This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0, HSC	R-1, HSC
UTXISEL1	UTXINV ⁽¹⁾	UTXISEL0		UTXBRK	UTXEN ⁽²⁾	UTXBF	TRMT
bit 15 bit 8							

R/W-0	R/W-0	R/W-0	R-1, HSC	R-0, HSC	R-0, HSC	R/C-0, HS	R-0, HSC
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0

Legend:	C = Clearable bit	HSC = Hardware Settable/Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
HS = Hardware Settable bit	HC = Hardware Clearable bit			

bit 15,13 UTXISEL<1:0>: Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR), and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)

bit 14 UTXINV: IrDA[®] Encoder Transmit Polarity Inversion bit⁽¹⁾

IREN = 0:

	1 = UxTX is Idle '0'
	0 = UxTX is Idle '1'
	IREN = 1:
	1 = UxTX is Idle '1'
	0 = UxTX is Idle '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: Transmit Break bit
	 1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion 0 = Sync Break transmission is disabled or completed
bit 10	UTXEN: Transmit Enable bit ⁽²⁾
	 1 = Transmit is enabled, UxTX pin controlled by UARTx 0 = Transmit is disabled, any pending transmission is aborted and the buffer is reset; UxTX pin is controlled by port.
bit 9	UTXBF: Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full, at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	 1 = Transmit Shift Register is empty and the transmit buffer is empty (the last transmission has completed)

- 0 = Transmit Shift Register is not empty, a transmission is in progress or queued
- **Note 1:** Value of bit only affects the transmit properties of the module when the $IrDA^{\textcircled{R}}$ encoder is enabled (IREN = 1).
 - 2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 7-6	URXISEL<1:0>: Receive Interrupt Mode Selection bits
	 11 = Interrupt is set on an RSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on an RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer; receive buffer has one or more characters
bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode is enabled If 9-bit mode is not selected, this does not take effect. 0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 → 0 transition); will reset the receiver buffer and the RSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty
Note 1:	Value of bit only affects the transmit properties of the module when the $IrDA^{\textcircled{R}}$ encoder is enabled (IREN = 1).

2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

NOTES:

18.0 UNIVERSAL SERIAL BUS WITH ON-THE-GO SUPPORT (USB OTG)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 27. "USB On-The-Go (OTG)" (DS39721). The information in this data sheet supersedes the information in the FRM.

PIC24FJ256GB210 family devices contain a full-speed and low-speed compatible, On-The-Go (OTG) USB Serial Interface Engine (SIE). The OTG capability allows the device to act either as a USB peripheral device or as a USB embedded host with limited host capabilities. The OTG capability allows the device to dynamically switch from device to host operation using OTG's Host Negotiation Protocol (HNP).

For more details on OTG operation, refer to the "On-The-Go Supplement" to the "USB 2.0 Specification", published by the USB-IF. For more details on USB operation, refer to the "Universal Serial Bus Specification", v2.0.

The USB OTG module offers these features:

- USB functionality in Device and Host modes, and OTG capabilities for application-controlled mode switching
- Software-selectable module speeds of full speed (12 Mbps) or low speed (1.5 Mbps, available in Host mode only)
- Support for all four USB transfer types: control, interrupt, bulk and isochronous
- 16 bidirectional endpoints for a total of 32 unique endpoints
- · DMA interface for data RAM access
- Queues up to sixteen unique endpoint transfers without servicing
- Integrated, on-chip USB transceiver with support for off-chip transceivers via a digital interface
- Integrated VBUS generation with on-chip comparators and boost generation, and support of external VBUS comparators and regulators through a digital interface
- Configurations for on-chip bus pull-up and pull-down resistors

A simplified block diagram of the USB OTG module is shown in Figure 18-1.

The USB OTG module can function as a USB peripheral device or as a USB host, and may dynamically switch between Device and Host modes under software control. In either mode, the same data paths and Buffer Descriptors (BDs) are used for the transmission and reception of data.

In discussing USB operation, this section will use a controller-centric nomenclature for describing the direction of the data transfer between the microcontroller and the USB. RX (Receive) will be used to describe transfers that move data from the USB to the microcontroller and TX (Transmit) will be used to describe transfers that move data from the microcontroller to the USB. Table 18-1 shows the relationship between data direction in this nomenclature and the USB tokens exchanged.


TABLE 18-1:CONTROLLER-CENTRIC
DATA DIRECTION FOR USB
HOST OR TARGET

USB Mode	Direction				
OSD MODE	RX	ТХ			
Device	OUT or SETUP	IN			
Host	IN	OUT or SETUP			

This chapter presents the most basic operations needed to implement USB OTG functionality in an application. A complete and detailed discussion of the USB protocol and its OTG supplement are beyond the scope of this data sheet. It is assumed that the user already has a basic understanding of USB architecture and the latest version of the protocol.

Not all steps for proper USB operation (such as device enumeration) are presented here. It is recommended that application developers use an appropriate device driver to implement all of the necessary features. Microchip provides a number of application-specific resources, such as USB firmware and driver support. Refer to <u>www.microchip.com/usb</u> for the latest firmware and driver support.

FIGURE 18-1: USB OTG MODULE BLOCK DIAGRAM



18.1 **Hardware Configuration**


18.1.1 DEVICE MODE

18.1.1.1 D+ Pull-up Resistor

PIC24FJ256GB210 family devices have a built-in 1.5 k Ω resistor on the D+ line that is available when the microcontroller is operating in Device mode. This is used to signal an external Host that the device is operating in Full-Speed Device mode. It is engaged by setting the USBEN bit (U1CON<0>). If the OTGEN bit (U1OTGCON<2>) is set, then the D+ pull-up is enabled through the DPPULUP bit (U1OTGCON<7>).

Alternatively, an external resistor may be used on D+, as shown in Figure 18-2.

FIGURE 18-2: EXTERNAL PULL-UP FOR FULL-SPEED DEVICE MODE



18.1.1.2 Power Modes

Many USB applications will likely have several different sets of power requirements and configuration. The most common power modes encountered are:

- · Bus Power Only mode
- Self-Power Only mode
- Dual Power with Self-Power Dominance

Bus Power Only mode (Figure 18-3) is effectively the simplest method. All power for the application is drawn from the USB.

To meet the inrush current requirements of the "USB 2.0 OTG Specification", the total effective capacitance appearing across VBUS and ground must be no more than 10 µF.

In the USB Suspend mode, devices must consume no more than 2.5 mA from the 5V VBUS line of the USB cable. During the USB Suspend mode, the D+ or Dpull-up resistor must remain active, which will consume some of the allowed suspend current.

In Self-Power Only mode (Figure 18-4), the USB application provides its own power, with very little power being pulled from the USB. Note that an attach indication is added to indicate when the USB has been connected and the host is actively powering VBUS.

To meet compliance specifications, the USB module (and the D+ or D- pull-up resistor) should not be enabled until the host actively drives VBUS high. One of the 5.5V tolerant I/O pins may be used for this purpose.

The application should never source any current onto the 5V VBUS pin of the USB cable.

The Dual Power mode with Self-Power Dominance (Figure 18-5) allows the application to use internal power primarily, but switch to power from the USB when no internal power is available. Dual power devices must also meet all of the special requirements for inrush current and Suspend mode current previously described, and must not enable the USB module until VBUS is driven high.






FIGURE 18-4:

SELF-POWER ONLY





FIGURE 18-5: DUAL POWER EXAMPLE



18.1.2 HOST AND OTG MODES

18.1.2.1 D+ and D- Pull-Down Resistors

PIC24FJ256GB210 family devices have a built-in 15 k Ω pull-down resistor on the D+ and D- lines. These are used in tandem to signal to the bus that the micro-

FIGURE 18-6: HOST INTERFACE EXAMPLE

controller is operating in Host mode. They are engaged by setting the HOSTEN bit (U1CON<3>). If the OTGEN bit (U1OTGCON<2>) is set, then these pull-downs are enabled by setting the DPPULDWN and DMPULDWN bits (U1OTGCON<5:4>).

18.1.2.2 Power Configurations

In Host mode, as well as Host mode in On-The-Go operation, the "USB 2.0 OTG Specification" requires that the host application should supply power on VBUS. Since the microcontroller is running below VBUS, and is not able to source sufficient current, a separate power supply must be provided.

When the application is always operating in Host mode, a simple circuit can be used to supply VBUS and regulate current on the bus (Figure 18-6). For OTG operation, it is necessary to be able to turn VBUS on or off as needed, as the microcontroller switches between Device and Host modes. A typical example using an external charge pump is shown in Figure 18-7.





FIGURE 18-7: OTG INTERFACE EXAMPLE



18.1.2.3 VBUS Voltage Generation with External Devices

When operating as a USB host, either as an A-device in an OTG configuration or as an embedded host, VBUS must be supplied to the attached device. PIC24FJ256GB210 family devices have an internal VBUS boost assist to help generate the required 5V VBUS from the available voltages on the board. This is comprised of a simple PWM output to control a Switch mode power supply, and built-in comparators to monitor output voltage and limit current.

To enable voltage generation:

- Verify that the USB module is powered (U1PWRC<0> = 1) and that the VBUS discharge is disabled (U1OTGCON<0> = 0).
- 2. Set the PWM period (U1PWMRRS<7:0>) and duty cycle (U1PWMRRS<15:8>) as required.
- 3. Select the required polarity of the output signal based on the configuration of the external circuit with the PWMPOL bit (U1PWMCON<9>).
- 4. Select the desired target voltage using the VBUSCHG bit (U1OTGCON<1>).
- 5. Enable the PWM counter by setting the CNTEN bit to '1' (U1PWMCON<8>).
- 6. Enable the PWM module by setting the PWMEN bit (U1PWMCON<15>) to '1'.
- 7. Enable the VBUS generation circuit (U10TGCON<3> = 1).
- Note: This section describes the general process for VBUS voltage generation and control. Please refer to the "*PIC24F Family Reference Manual*" for additional examples.

18.1.3 USING AN EXTERNAL INTERFACE

Some applications may require the USB interface to be isolated from the rest of the system. PIC24FJ256GB210 family devices include a complete interface to communicate with and control an external USB transceiver, including the control of data line pull-ups and pull-downs. The VBUS voltage generation control circuit can also be configured for different VBUS generation topologies.

Refer to the "*PIC24F Family Reference Manual*", **Section 27. "USB On-The-Go (OTG)**" for information on using the external interface.

18.1.4 CALCULATING TRANSCEIVER POWER REQUIREMENTS

The USB transceiver consumes a variable amount of current depending on the characteristic impedance of the USB cable, the length of the cable, the VUSB supply voltage and the actual data patterns moving across the USB cable. Longer cables have larger capacitances and consume more total energy when switching output states. The total transceiver current consumption will be application-specific. Equation 18-1 can help estimate how much current actually may be required in full-speed applications.

Refer to the "*PIC24F Family Reference Manual*", **Section 27. "USB On-The-Go (OTG)**" for a complete discussion on transceiver power consumption.

EQUATION 18-1: ESTIMATING USB TRANSCEIVER CURRENT CONSUMPTION

 $\mathsf{IXCVR} = \frac{40 \text{ mA} \cdot \mathsf{VUSB} \cdot \mathsf{PZERO} \cdot \mathsf{PIN} \cdot \mathsf{LCABLE}}{3.3 \text{ V} \cdot 5 \text{ m}} + \mathsf{IPULLUP}$

Legend: VUSB – Voltage applied to the VUSB pin in volts (3.0V to 3.6V).

PZERO – Percentage (in decimal) of the IN traffic bits sent by the PIC[®] microcontroller that are a value of '0'.

PIN – Percentage (in decimal) of total bus bandwidth that is used for IN traffic.

LCABLE – Length (in meters) of the USB cable. The *"USB 2.0 OTG Specification"* requires that full-speed applications use cables no longer than 5m.

 $\mbox{IPULLUP}$ – Current which the nominal, 1.5 k Ω pull-up resistor (when enabled) must supply to the USB cable.

18.2 USB Buffer Descriptors and the BDT

Endpoint buffer control is handled through a structure called the Buffer Descriptor Table (BDT). This provides a flexible method for users to construct and control endpoint buffers of various lengths and configurations.

The BDT can be located in any available, 512-byte aligned block of data RAM. The BDT Pointer (U1BDTP1) contains the upper address byte of the BDT and sets the location of the BDT in RAM. The user must set this pointer to indicate the table's location.

The BDT is composed of Buffer Descriptors (BDs) which are used to define and control the actual buffers in the USB RAM space. Each BD consists of two, 16-bit "soft" (non-fixed-address) registers, BDnSTAT and BDnADR, where n represents one of the 64 possible BDs (range of 0 to 63). BDnSTAT is the status register for BDn, while BDnADR specifies the starting address for the buffer associated with BDn.

Note:	Since BDnADR is a 16-bit register, only					
	the first 64 Kbytes of RAM can be					
	accessed by the USB module.					

Depending on the endpoint buffering configuration used, there are up to 64 sets of Buffer Descriptors, for a total of 256 bytes. At a minimum, the BDT must be at least 8 bytes long. This is because the *"USB 2.0 OTG Specification"* mandates that every device must have Endpoint 0 with both input and output for initial setup.


Endpoint mapping in the BDT is dependent on three variables:

- Endpoint number (0 to 15)
- Endpoint direction (RX or TX)
- Ping-pong settings (U1CNFG1<1:0>)

Figure 18-8 illustrates how these variables are used to map endpoints in the BDT.

In Host mode, only Endpoint 0 Buffer Descriptors are used. All transfers utilize the Endpoint 0 Buffer Descriptor and Endpoint Control register (U1EP0). For received packets, the attached device's source endpoint is indicated by the value of ENDPT<3:0> in the USB status register (U1STAT<7:4>). For transmitted packets, the attached device's destination endpoint is indicated by the value written to the Token register (U1TOK).

FIGURE 18-8: BDT MAPPING FOR ENDPOINT BUFFERING MODES



BDs have a fixed relationship to a particular endpoint, depending on the buffering configuration. Table 18-2 provides the mapping of BDs to endpoints. This relationship also means that gaps may occur in the BDT if endpoints are not enabled contiguously. This, theoretically, means that the BDs for disabled endpoints could be used as buffer space. In practice, users should avoid using such spaces in the BDT unless a method of validating BD addresses is implemented.

18.2.1 BUFFER OWNERSHIP

Because the buffers and their BDs are shared between the CPU and the USB module, a simple semaphore mechanism is used to distinguish which is allowed to update the BD and associated buffers in memory. This is done by using the UOWN bit as a semaphore to distinguish which is allowed to update the BD and associated buffers in memory. UOWN is the only bit that is shared between the two configurations of BDnSTAT.

When UOWN is clear, the BD entry is "owned" by the microcontroller core. When the UOWN bit is set, the BD entry and the buffer memory are "owned" by the USB peripheral. The core should not modify the BD or its

corresponding data buffer during this time. Note that the microcontroller core can still read BDnSTAT while the SIE owns the buffer and vice versa.

The Buffer Descriptors have a different meaning based on the source of the register update. Register 18-1 and Register 18-2 show the differences in BDnSTAT depending on its current "ownership".

When UOWN is set, the user can no longer depend on the values that were written to the BDs. From this point, the USB module updates the BDs as necessary, overwriting the original BD values. The BDnSTAT register is updated by the SIE with the token PID and the transfer count is updated.

18.2.2 DMA INTERFACE

The USB OTG module uses a dedicated DMA to access both the BDT and the endpoint data buffers. Since part of the address space of the DMA is dedicated to the Buffer Descriptors, a portion of the memory connected to the DMA must comprise a contiguous address space properly mapped for the access by the module.

TABLE 18-2: ASSIGNMENT OF BUFFER DESCRIPTORS FOR THE DIFFERENT BUFFERING MODES

	BDs Assigned to Endpoint								
Endpoint	Mode 0 (No Ping-Pong)		Mode 1 (Ping-Pong on EP0 OUT)		Mode 2 (Ping-Pong on all EPs)		Mode 3 (Ping-Pong on all other EPs, except EP0)		
	Out	In	Out	In	Out	In	Out	In	
0	0	1	0 (E), 1 (O)	2	0 (E), 1 (O)	2 (E), 3 (O)	0	1	
1	2	3	3	4	4 (E), 5 (O)	6 (E), 7 (O)	2 (E), 3 (O)	4 (E), 5 (O)	
2	4	5	5	6	8 (E), 9 (O)	10 (E), 11 (O)	6 (E), 7 (O)	8 (E), 9 (O)	
3	6	7	7	8	12 (E), 13 (O)	14 (E), 15 (O)	10 (E), 11 (O)	12 (E), 13 (O)	
4	8	9	9	10	16 (E), 17 (O)	18 (E), 19 (O)	14 (E), 15 (O)	16 (E), 17 (O)	
5	10	11	11	12	20 (E), 21 (O)	22 (E), 23 (O)	18 (E), 19 (O)	20 (E), 21 (O)	
6	12	13	13	14	24 (E), 25 (O)	26 (E), 27 (O)	22 (E), 23 (O)	24 (E), 25 (O)	
7	14	15	15	16	28 (E), 29 (O)	30 (E), 31 (O)	26 (E), 27 (O)	28 (E), 29 (O)	
8	16	17	17	18	32 (E), 33 (O)	34 (E), 35 (O)	30 (E), 31 (O)	32 (E), 33 (O)	
9	18	19	19	20	36 (E), 37 (O)	38 (E), 39 (O)	34 (E), 35 (O)	36 (E), 37 (O)	
10	20	21	21	22	40 (E), 41 (O)	42 (E), 43 (O)	38 (E), 39 (O)	40 (E), 41 (O)	
11	22	23	23	24	44 (E), 45 (O)	46 (E), 47 (O)	42 (E), 43 (O)	44 (E), 45 (O)	
12	24	25	25	26	48 (E), 49 (O)	50 (E), 51 (O)	46 (E), 47 (O)	48 (E), 49 (O)	
13	26	27	27	28	52 (E), 53 (O)	54 (E), 55 (O)	50 (E), 51 (O)	52 (E), 53 (O)	
14	28	29	29	30	56 (E), 57 (O)	58 (E), 59 (O)	54 (E), 55 (O)	56 (E), 57 (O)	
15	30	31	31	32	60 (E), 61 (O)	62 (E), 63 (O)	58 (E), 59 (O)	60 (E), 61 (O)	

Legend: (E) = Even transaction buffer, (O) = Odd transaction buffer

REGISTER 18-1: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER PROTOTYPE, USB MODE (BD0STAT THROUGH BD63STAT)

R/W-x	R/W-x	R/W-x, HSC					
UOWN	DTS	PID3	PID2	PID1	PID0	BC9	BC8
bit 15							bit 8

| R/W-x, HSC |
|------------|------------|------------|------------|------------|------------|------------|------------|
| BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 |
| bit 7 | | | | | | | bit 0 |

Legend:	HSC = Hardware Settable/Clearable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15 **UOWN:** USB Own bit

- 1 = The USB module owns the BD and its corresponding buffer; the CPU must not modify the BD or the buffer
- bit 14 DTS: Data Toggle Packet bit
 - 1 = Data 1 packet
 - 0 = Data 0 packet
- bit 13-10 **PID<3:0>:** Packet Identifier bits (written by the USB module)
 - In Device mode:
 - Represents the PID of the received token during the last transfer.
 - In Host mode:

Represents the last returned PID or the transfer status indicator.

bit 9-0 BC<9:0>: Byte Count bits

This represents the number of bytes to be transmitted or the maximum number of bytes to be received during a transfer. Upon completion, the byte count is updated by the USB module with the actual number of bytes transmitted or received.

REGISTER 18-2: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER PROTOTYPE, CPU MODE (BD0STAT THROUGH BD63STAT)

R/W-x	R/W-x	r-0	r-0	R/W-x	R/W-x	R/W-x, HSC	R/W-x, HSC
UOWN	DTS ⁽¹⁾	Reserved	Reserved	DTSEN	BSTALL	BC9	BC8
bit 15							bit 8

| R/W-x, HSC |
|------------|------------|------------|------------|------------|------------|------------|------------|
| BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 |
| bit 7 | | | | | | | bit 0 |

Legend:	HSC = Hardware Settable/C	learable bit	r = Reserved bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'r' = Reserved bit	x = Bit is unknown

bit 15	UOWN: USB Own bit
	 The microcontroller core owns the BD and its corresponding buffer; the USB module ignores all other fields in the BD
bit 14	DTS: Data Toggle Packet bit ⁽¹⁾
	1 = Data 1 packet 0 = Data 0 packet
bit 13-12	Reserved: Maintain as '0'
bit 11	DTSEN: Data Toggle Synchronization Enable bit
	 1 = Data toggle synchronization is enabled; data packets with incorrect sync value will be ignored 0 = No data toggle synchronization is performed
bit 10	BSTALL: Buffer Stall Enable bit
	 1 = Buffer STALL enabled; STALL handshake issued if a token is received that would use the BD in the given location (UOWN bit remains set, BD value is unchanged); corresponding EPSTALL bit will get set on any STALL handshake 0 = Buffer STALL disabled
hit 0.0	BC-0.0. Puto Count hite

bit 9-0 **BC<9:0>:** Byte Count bits This represents the number of bytes to be transmitted or the maximum number of bytes to be received during a transfer. Upon completion, the byte count is updated by the USB module with the actual number of bytes transmitted or received.

Note 1: This bit is ignored unless DTSEN = 1.


18.3 USB Interrupts

The USB OTG module has many conditions that can be configured to cause an interrupt. All interrupt sources use the same interrupt vector.

Figure 18-9 shows the interrupt logic for the USB module. There are two layers of interrupt registers in the USB module. The top level consists of overall USB status interrupts; these are enabled and flagged in the U1IE and U1IR registers, respectively. The second

level consists of USB error conditions, which are enabled and flagged in the U1EIR and U1EIE registers. An interrupt condition in any of these triggers a USB Error Interrupt Flag (UERRIF) in the top level.

Interrupts may be used to trap routine events in a USB transaction. Figure 18-10 provides some common events within a USB frame and their corresponding interrupts.




18.3.1 CLEARING USB OTG INTERRUPTS

Unlike device level interrupts, the USB OTG interrupt status flags are not freely writable in software. All USB OTG flag bits are implemented as hardware set only bits. Additionally, these bits can only be cleared in

software by writing a '1' to their locations (i.e., performing a MOV type instruction). Writing a '0' to a flag bit (i.e., a BCLR instruction) has no effect.

Note: Throughout this data sheet, a bit that can only be cleared by writing a '1' to its location is referred to as "Write 1 to clear". In register descriptions, this function is indicated by the descriptor, "K".

FIGURE 18-10: EXAMPLE OF A USB TRANSACTION AND INTERRUPT EVENTS



18.4 Device Mode Operation

The following section describes how to perform a common Device mode task. In Device mode, USB transfers are performed at the transfer level. The USB module automatically performs the status phase of the transfer.

18.4.1 ENABLING DEVICE MODE

- Reset the Ping-Pong Buffer Pointers by setting, then clearing, the Ping-Pong Buffer Reset bit, PPBRST (U1CON<1>).
- 2. Disable all interrupts (U1IE and U1EIE = 00h).
- 3. Clear any existing interrupt flags by writing FFh to U1IR and U1EIR.
- Verify that VBUS is present (non OTG devices only).

- 5. Enable the USB module by setting the USBEN bit (U1CON<0>).
- Set the OTGEN bit (U1OTGCON<2>) to enable OTG operation.
- Enable the endpoint zero buffer to receive the first setup packet by setting the EPRXEN and EPHSHK bits for Endpoint 0 (U1EP0<3,0> = 1).
- 8. Power up the USB module by setting the USBPWR bit (U1PWRC<0>).
- 9. Enable the D+ pull-up resistor to signal an attach by setting DPPULUP bit (U1OTGCON<7>).

18.4.2 RECEIVING AN IN TOKEN IN DEVICE MODE

- 1. Attach to a USB host and enumerate as described in Chapter 9 of the *"USB 2.0 Specification"*.
- 2. Create a data buffer and populate it with the data to send to the host.
- 3. In the appropriate (even or odd) TX BD for the desired endpoint:
 - a) Set up the status register (BDnSTAT) with the correct data toggle (DATA0/1) value and the byte count of the data buffer.
 - b) Set up the address register (BDnADR) with the starting address of the data buffer.
 - c) Set the UOWN bit of the status register to '1'.
- When the USB module receives an IN token, it automatically transmits the data in the buffer. Upon completion, the module updates the status register (BDnSTAT) and sets the Transfer Complete Interrupt Flag, TRNIF (U1IR<3>).

18.4.3 RECEIVING AN OUT TOKEN IN DEVICE MODE

- 1. Attach to a USB host and enumerate as described in Chapter 9 of the *"USB 2.0 Specification"*.
- 2. Create a data buffer with the amount of data you are expecting from the host.
- 3. In the appropriate (even or odd) TX BD for the desired endpoint:
 - a) Set up the status register (BDnSTAT) with the correct data toggle (DATA0/1) value and the byte count of the data buffer.
 - b) Set up the address register (BDnADR) with the starting address of the data buffer.
 - c) Set the UOWN bit of the status register to '1'.
- 4. When the USB module receives an OUT token, it automatically receives the data sent by the host to the buffer. Upon completion, the module updates the status register (BDnSTAT) and sets the Transfer Complete Interrupt Flag, TRNIF (U1IR<3>).

18.5 Host Mode Operation

The following sections describe how to perform common Host mode tasks. In Host mode, USB transfers are invoked explicitly by the host software. The host software is responsible for the Acknowledge portion of the transfer. Also, all transfers are performed using the Endpoint 0 Control register (U1EP0) and Buffer Descriptors.

18.5.1 ENABLE HOST MODE AND DISCOVER A CONNECTED DEVICE

- Enable Host mode by setting the HOSTEN bit (U1CON<3>). This causes the Host mode control bits in other USB OTG registers to become available.
- Enable the D+ and D- pull-down resistors by setting the DPPULDWN and DMPULDWN bits (U10TGCON<5:4>). Disable the D+ and Dpull-up resistors by clearing the DPPULUP and DMPULUP bits (U10TGCON<7:6>).
- At this point, SOF generation begins with the SOF counter loaded with 12,000. Eliminate noise on the USB by clearing the SOFEN bit (U1CON<0>) to disable Start-of-Frame packet generation.
- 4. Enable the device attached interrupt by setting the ATTACHIE bit (U1IE<6>).
- Wait for the device attached interrupt (U1IR<6> = 1). This is signaled by the USB device changing the state of D+ or D- from '0' to '1' (SE0 to J-state). After it occurs, wait 100 ms for the device power to stabilize.
- Check the state of the JSTATE and SE0 bits in U1CON. If the JSTATE bit (U1CON<7>) is '0', the connecting device is low speed. If the connecting device is low speed, set the low LSPDEN and LSPD bits (U1ADDR<7>, and U1EP0<7>) to enable low-speed operation.
- Reset the USB device by setting the USBRST bit (U1CON<4>) for at least 50 ms, sending Reset signaling on the bus. After 50 ms, terminate the Reset by clearing USBRST.
- In order to keep the connected device from going into suspend, enable the SOF packet generation by setting the SOFEN bit.
- 9. Wait 10 ms for the device to recover from Reset.
- 10. Perform enumeration as described by Chapter 9 of the "USB 2.0 Specification".

18.5.2 COMPLETE A CONTROL TRANSACTION TO A CONNECTED DEVICE

- 1. Follow the procedure described in Section 18.5.1 "Enable Host Mode and Discover a Connected Device" to discover a device.
- Set up the Endpoint Control register for bidirectional control transfers by writing 0Dh to U1EP0 (this sets the EPCONDIS, EPTXEN and EPHSHK bits).
- 3. Place a copy of the device framework setup command in a memory buffer. See Chapter 9 of the *"USB 2.0 Specification"* for information on the device framework command set.
- 4. Initialize the Buffer Descriptor (BD) for the current (even or odd) TX EP0 to transfer the eight bytes of command data for a device framework command (i.e., GET DEVICE DESCRIPTOR):
 - a) Set the BD data buffer address (BD0ADR) to the starting address of the 8-byte memory buffer containing the command.
 - b) Write 8008h to BD0STAT (this sets the UOWN bit and sets a byte count of 8).
- Set the USB device address of the target device in the address register (U1ADDR<6:0>). After a USB bus Reset, the device USB address will be zero. After enumeration, it will be set to another value between 1 and 127.
- 6. Write D0h to U1TOK; this is a SETUP token to Endpoint 0, the target device's default control pipe. This initiates a SETUP token on the bus, followed by a data packet. The device handshake is returned in the PID field of BD0STAT after the packets are complete. When the USB module updates BD0STAT, a transfer done interrupt is asserted (the TRNIF flag is set). This completes the setup phase of the setup transaction as referenced in Chapter 9 of the "USB 2.0 Specification".
- 7. To initiate the data phase of the setup transaction (i.e., get the data for the GET DEVICE DESCRIPTOR command), set up a buffer in memory to store the received data.

- 8. Initialize the current (even or odd) RX or TX (RX for IN, TX for OUT) EP0 BD to transfer the data.
 - a) Write C040h to BD0STAT. This sets the UOWN, configures Data Toggle (DTS) to DATA1 and sets the byte count to the length of the data buffer (64 or 40h in this case).
 - b) Set BD0ADR to the starting address of the data buffer.
- 9. Write the Token register with the appropriate IN or OUT token to Endpoint 0, the target device's default control pipe (e.g., write 90h to U1TOK for an IN token for a GET DEVICE DESCRIPTOR command). This initiates an IN token on the bus followed by a data packet from the device to the host. When the data packet completes, the BD0STAT is written and a transfer done interrupt is asserted (the TRNIF flag is set). For control transfers with a single packet data phase, this completes the data phase of the setup transaction as referenced in Chapter 9 of the "USB 2.0 Specification". If more data needs to be transferred, return to step 8.
- 10. To initiate the status phase of the setup transaction, set up a buffer in memory to receive or send the zero length status phase data packet.
- 11. Initialize the current (even or odd) TX EP0 BD to transfer the status data:
 - a) Set the BDT buffer address field to the start address of the data buffer.
 - b) Write 8000h to BD0STAT (set UOWN bit, configure DTS to DATA0 and set byte count to 0).
- 12. Write the Token register with the appropriate IN or OUT token to Endpoint 0, the target device's default control pipe (e.g., write 01h to U1TOK for an OUT token for a GET DEVICE DESCRIPTOR command). This initiates an OUT token on the bus followed by a zero length data packet from the host to the device. When the data packet completes, the BD is updated with the handshake from the device and a transfer done interrupt is asserted (the TRNIF flag is set). This completes the status phase of the setup transaction as described in Chapter 9 of the *"USB 2.0 Specification"*.
 - Note: Only one control transaction can be performed per frame.

18.5.3 SEND A FULL-SPEED BULK DATA TRANSFER TO A TARGET DEVICE

- Follow the procedure described in Section 18.5.1 "Enable Host Mode and Discover a Connected Device" and Section 18.5.2 "Complete a Control Transaction to a Connected Device" to discover and configure a device.
- To enable transmit and receive transfers with handshaking enabled, write 1Dh to U1EP0. If the target device is a low-speed device, also set the LSPD (U1EP0<7>) bit. If you want the hardware to automatically retry indefinitely if the target device asserts a NAK on the transfer, clear the Retry Disable bit, RETRYDIS (U1EP0<6>).
- 3. Set up the BD for the current (even or odd) TX EP0 to transfer up to 64 bytes.
- 4. Set the USB device address of the target device in the address register (U1ADDR<6:0>).
- 5. Write an OUT token to the desired endpoint to U1TOK. This triggers the module's transmit state machines to begin transmitting the token and the data.
- 6. Wait for the Transfer Done Interrupt Flag, TRNIF. This indicates that the BD has been released back to the microprocessor and the transfer has completed. If the retry disable bit is set, the handshake (ACK, NAK, STALL or ERROR (0Fh)) is returned in the BD PID field. If a STALL interrupt occurs, the pending packet must be dequeued and the error condition in the target device cleared. If a detach interrupt occurs (SE0 for more than 2.5 μs), then the target has detached (U1IR<0> is set).
- 7. Once the transfer done interrupt occurs (TRNIF is set), the BD can be examined and the next data packet queued by returning to step 2.
- Note: USB speed, transceiver and pull-ups should only be configured during the module setup phase. It is not recommended to change these settings while the module is enabled.

18.6 OTG Operation

18.6.1 SESSION REQUEST PROTOCOL (SRP)

An OTG A-device may decide to power down the VBUS supply when it is not using the USB link through the Session Request Protocol (SRP). Software may do this by clearing VBUSON (U10TGCON<3>). When the VBUS supply is powered down, the A-device is said to have ended a USB session.

An OTG A-device or embedded host may repower the VBUS supply at any time (initiate a new session). An OTG B-device may also request that the OTG A-device repower the VBUS supply (initiate a new session). This is accomplished via Session Request Protocol (SRP).

Prior to requesting a new session, the B-device must first check that the previous session has definitely ended. To do this, the B-device must check for two conditions:

1. VBUS supply is below the session valid voltage, and

2. Both D+ and D- have been low for at least 2 ms.

The B-device will be notified of Condition 1 by the SESENDIF (U10TGIR<2>) interrupt. Software will have to manually check for Condition 2.

Note:	When the A-device powers down the VBUS
	supply, the B-device must disconnect its
	pull-up resistor from power. If the device is
	self-powered, it can do this by clearing
	DPPULUP (U1OTGCON<7>) and
	DMPULUP (U1OTGCON<6>).

The B-device may aid in achieving Condition 1 by discharging the VBUS supply through a resistor. Software may do this by setting VBUSDIS (U1OTGCON<0>).

After these initial conditions are met, the B-device may begin requesting the new session. The B-device begins by pulsing the D+ data line. Software should do this by setting DPPULUP (U10TGCON<7>). The data line should be held high for 5 to 10 ms.

The B-device then proceeds by pulsing the VBUS supply. Software should do this by setting PUVBUS (U1CNFG2<4>). When an A-device detects SRP signaling (either via the ATTACHIF (U1IR<6>) interrupt or via the SESVDIF (U1OTGIR<3>) interrupt), the A-device must restore the VBUS supply by either setting VBUSON (U1OTGCON<3>) or by setting the I/O port controlling the external power source.

The B-device should not monitor the state of the VBUS supply while performing VBUS supply pulsing. When the B-device does detect that the VBUS supply has been restored (via the SESVDIF (U10TGIR<3>) interrupt), the B-device must reconnect to the USB link by pulling up D+ or D- (via the DPPULUP or DMPULUP).

The A-device must complete the SRP by driving USB Reset signaling.

18.6.2 HOST NEGOTIATION PROTOCOL (HNP)

In USB OTG applications, a Dual Role Device (DRD) is a device that is capable of being either a host or a peripheral. Any OTG DRD must support Host Negotiation Protocol (HNP).

HNP allows an OTG B-device to temporarily become the USB host. The A-device must first enable the B-device to follow HNP. Refer to the "On-The-Go Supplement" to the "USB 2.0 Specification" for more information regarding HNP. HNP may only be initiated at full speed.

After being enabled for HNP by the A-device, the B-device requests being the host any time that the USB link is in suspend state, by simply indicating a disconnect. This can be done in software by clearing DPPULUP and DMPULUP. When the A-device detects the disconnect condition (via the URSTIF (U1IR<0>) interrupt), the A-device may allow the B-device to take over as host. The A-device does this by signaling connect as a full-speed function. Software may accomplish this by setting DPPULUP.

If the A-device responds instead with resume signaling, the A-device remains as host. When the B-device detects the connect condition (via ATTACHIF (U1IR<6>), the B-device becomes host. The B-device drives Reset signaling prior to using the bus.

1

When the B-device has finished in its role as host, it stops all bus activity and turns on its D+ pull-up resistor by setting DPPULUP. When the A-device detects a suspend condition (Idle for 3 ms), the A-device turns off its D+ pull-up. The A-device may also power-down the VBUS supply to end the session. When the A-device detects the connect condition (via ATTACHIF), the A-device resumes host operation and drives Reset signaling.

18.6.3 EXTERNAL VBUS COMPARATORS

The external VBUS comparator option is enabled by setting the UVCMPDIS bit (U1CNFG2<1>). This disables the internal VBUS comparators, removing the need to attach VBUS to the microcontroller's VBUS pin.

The external comparator interface uses either the VCMPST1 and VCMPST2 pins, or the VBUSVLD, SESSVLD and SESSEND pins, based upon the setting of the UVCMPSEL bit (U1CNFG2<5>). These pins are digital inputs and should be set in the following patterns (see Table 18-3), based on the current level of the VBUS voltage.

VBUS > VBUS VLD

TABLE 18-3:	EXTERNAL VBUS COMPARATOR STATES
IADEE IV V.	

• 0							
VCMPST2		Bus Condition					
0		VBUS < VB_SESS_END					
0		VB_SESS_END < VBUS < VA_SESS_VLD					
1		VA_SESS_VLD < VBUS < VA_VBUS_VLD					
1	VBUS > VBUS_VLD						
1							
SESSVLD	SESSEND	Bus Condition					
0	1 VBUS < VB_SESS_END						
0	0	0 VB_SESS_END < VBUS < VA_SESS_VLD					
1	0	VA_SESS_VLD < VBUS < VA_VBUS_VLD					
	VCMPST2 0 1 1 1 1 SESSVLD	VCMPST2 0 0 1 1 SESSVLD 0 0 1					

0

1

18.7 USB OTG Module Registers

There are a total of 37 memory mapped registers associated with the USB OTG module. They can be divided into four general categories:

- USB OTG Module Control (12)
- USB Interrupt (7)
- USB Endpoint Management (16)
- USB VBUS Power Control (2)

This total does not include the (up to) 128 BD registers in the BDT. Their prototypes, described in Register 18-1 and Register 18-2, are shown separately in **Section 18.2 "USB Buffer Descriptors and the BDT"**. With the exception of U1PWMCON and U1PWMRRS, all USB OTG registers are implemented in the Least Significant Byte of the register. Bits in the upper byte are unimplemented and have no function. Note that some registers are instantiated only in Host mode, while other registers have different bit instantiations and functions in Device and Host modes.

The registers described in the following sections are those that have bits with specific control and configuration features. The following registers are used for data or address values only:

- U1BDTP1: Specifies the 256-word page in data RAM used for the BDT; 8-bit value with Bit 0 fixed as '0' for boundary alignment.
- U1FRML and U1FRMH: Contains the 11-bit byte counter for the current data frame.
- U1PWMRRS: Contains the 8-bit value for PWM duty cycle bits<15:8> and PWM period bits<7:0> for the VBUS boost assist PWM module.

18.7.1 USB OTG MODULE CONTROL REGISTERS

REGISTER 18-3: U1OTGSTAT: USB OTG STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R-0, HSC	U-0	R-0, HSC	U-0	R-0, HSC	R-0, HSC	U-0	R-0, HSC
ID	—	LSTATE	—	SESVD	SESEND	_	VBUSVD
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'				
R = Readable bit	W = Writable bit	HSC = Hardware Settable/Clearable bit			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
bit 7	ID: ID Pin State Indicator bit
	 1 = No plug is attached or a type B cable has been plugged into the USB receptacle 0 = A type A plug has been plugged into the USB receptacle
bit 6	Unimplemented: Read as '0'
bit 5	LSTATE: Line State Stable Indicator bit
	 1 = The USB line state (as defined by SE0 and JSTATE) has been stable for the previous 1 ms 0 = The USB line state has not been stable for the previous 1 ms
bit 4	Unimplemented: Read as '0'
bit 3	SESVD: Session Valid Indicator bit
	1 = The VBUS voltage is above VA_SESS_VLD (as defined in the "USB 2.0 OTG Specification") on the A or B-device
	0 = The VBUS voltage is below VA_SESS_VLD on the A or B-device
bit 2	SESEND: B Session End Indicator bit
	 1 = The VBUS voltage is below VB_SESS_END (as defined in the "USB 2.0 OTG Specification") on the B-device
	0 = The VBUS voltage is above VB_SESS_END on the B-device
bit 1	Unimplemented: Read as '0'
bit 0	VBUSVD: A VBUS Valid Indicator bit
	1 = The VBUS voltage is above VA_VBUS_VLD (as defined in the "USB 2.0 OTG Specification") on the A-device
	0 = The VBUS voltage is below VA_VBUS_VLD on the A-device

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		—	_	—	—
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DPPULUP	DMPULUP	DPPULDWN ⁽¹⁾	DMPULDWN ⁽¹⁾	VBUSON ⁽¹⁾	OTGEN ⁽¹⁾	VBUSCHG ⁽¹⁾	VBUSDIS ⁽¹
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable bit		U = Unimplen	nented bit re	ad as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15-8	Unimpleme	nted: Read as '0'					
bit 7	DPPULUP:	D+ Pull-up Enable	e bit				
		line pull-up resis					
1.1.0		line pull-up resis					
bit 6		D- Pull-up Enable line pull-up resist					
		line pull-up resist					
bit 5		I: D+ Pull-Down I					
		line pull-down re					
		line pull-down re					
bit 4		1: D- Pull-Down E					
		line pull-down res line pull-down res					
bit 3		BUS Power-on bit					
		e is powered					
		e is not powered					
bit 2		G Features Enab					
		G is enabled; all					
		G is disabled; D- OSTEN and USE			are controlled	a in naroware b	y the setting
bit 1		VBUS Charge Se		,			
		e is set to charge					
		e is set to charge					
bit 0		′BUS Discharge E					
		e is discharged the					
		e is not discharge	54				

REGISTER 18-5: U1PWRC: USB POWER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	-	—
bit 15							bit 8

R/W-0, HS	U-0	U-0	R/W-0	U-0	U-0	R/W-0, HC	R/W-0
UACTPND	—	—	USLPGRD	—	—	USUSPND	USBPWR
bit 7 bit 0							

Legend:	HS = Hardware Settable bit	HC = Hardware Clearable b	pit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'				
bit 7	UACTPND: USB Activity Pending bit				
	 1 = Module should not be suspended at the moment (requires the USLPGRD bit to be set) 0 = Module may be suspended or powered down 				
bit 6-5	Unimplemented: Read as '0'				
bit 4	USLPGRD: Sleep/Suspend Guard bit				
	 1 = Indicate to the USB module that it is about to be suspended or powered down 0 = No suspend 				
bit 3-2	Unimplemented: Read as '0'				
bit 1	USUSPND: USB Suspend Mode Enable bit				
	 1 = USB OTG module is in Suspend mode; USB clock is gated and the transceiver is placed in a low-power state 0 = Normal USB OTG operation 				
bit 0	USBPWR: USB Operation Enable bit				
	1 = USB OTG module is enabled				
	0 = USB OTG module is disabled ⁽¹⁾				

Note 1: Do not clear this bit unless the HOSTEN, USBEN and OTGEN bits (U1CON<3,0> and U1OTGCON<2>) are all cleared.

REGISTER 18-6: U1STAT: USB STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	—	—	—	—
bit 15							bit 8

R-0, HSC	U-0	U-0					
ENDPT3	ENDPT2	ENDPT1	ENDPT0	DIR	PPBI ⁽¹⁾	—	—
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'					
R = Readable bit	W = Writable bit	HSC = Hardware Settable/Clearable bit				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-8 Unimplemented: Read as '0'

bit 7-4	ENDPT<3:0>: Number of the Last Endpoint Activity bits (Represents the number of the BDT updated by the last USB transfer.) 1111 = Endpoint 15 1110 = Endpoint 14
	0001 = Endpoint 1 0000 = Endpoint 0
bit 3	DIR: Last BD Direction Indicator bit
	 1 = The last transaction was a transmit transfer (TX) 0 = The last transaction was a receive transfer (RX)
bit 2	PPBI: Ping-Pong BD Pointer Indicator bit ⁽¹⁾
	 1 = The last transaction was to the odd BD bank 0 = The last transaction was to the even BD bank
bit 1-0	Unimplemented: Read as '0'

Note 1: This bit is only valid for endpoints with available even and odd BD registers.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	_	_	_	_		_				
bit 15							bit			
U-0	R-x, HSC	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
	SE0	PKTDIS	_	HOSTEN	RESUME	PPBRST	USBEN			
bit 7							bit			
Legend:		U = Unimpleme	anted hit rea	d as '0'						
R = Readab	ole bit	W = Writable b		HSC = Hardw	are Settable/C	learable bit				
-n = Value a		'1' = Bit is set	it.	'0' = Bit is clea		x = Bit is unknown				
bit 15-7	Unimplemen	ted: Read as '0'								
bit 6	SE0: Live Sin	E0: Live Single-Ended Zero Flag bit								
		nded zero is active-ended zero is c		B bus						
bit 5	PKTDIS: Pac	PKTDIS: Packet Transfer Disable bit								
		n and packet pro n and packet pro			atically set whe	en a SETUP tok	en is receive			
bit 4	Unimplemen	ted: Read as '0'								
	Unimplemented: Read as '0' HOSTEN: Host Mode Enable bit									
bit 3	HOSTEN: HO	st wode Enable	DIT							
bit 3	1 = USB hos	t capability is en t capability is en	abled; pull-de	owns on D+ and	D- are activate	ed in hardware				
	1 = USB hos 0 = USB hos	t capability is en	abled; pull-de abled	owns on D+ and	D- are activate	ed in hardware				
	1 = USB hos 0 = USB hos RESUME: Re 1 = Resume	t capability is en t capability is dis esume Signaling signaling is activ	abled; pull-de abled Enable bit vated	owns on D+ and	D- are activat	ed in hardware				
bit 2	1 = USB hos 0 = USB hos RESUME: Re 1 = Resume 0 = Resume	t capability is en t capability is dis esume Signaling signaling is activ signaling is disa	abled; pull-de abled Enable bit rated bled	owns on D+ and	D- are activat	ed in hardware				
bit 2	1 = USB hos 0 = USB hos RESUME: Re 1 = Resume 0 = Resume PPBRST: Pin 1 = Reset al	t capability is en t capability is dis esume Signaling signaling is activ signaling is disa g-Pong Buffers I I Ping-Pong Buff	abled; pull-de abled Enable bit rated bled Reset bit rer Pointers t	o the even BD b		ed in hardware				
bit 3 bit 2 bit 1 bit 0	1 = USB hos 0 = USB hos RESUME: Re 1 = Resume 0 = Resume PPBRST: Pin 1 = Reset al 0 = Ping-Po	t capability is en t capability is dis esume Signaling signaling is activ signaling is disa g-Pong Buffers I	abled; pull-de abled Enable bit rated bled Reset bit rs are not res	o the even BD b		ed in hardware				

0 = USB module and supporting circuity are enabled (device attached), b+ p
 0 = USB module and supporting circuitry are disabled (device detached)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_		_	_	_	_	_	_			
bit 15							bit 8			
R-x, HSC	R-x, HSC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
JSTATE	SE0	TOKBUSY	USBRST	HOSTEN	RESUME	PPBRST	SOFEN			
bit 7	ŀ			·			bit C			
Legend:		U = Unimplem	ented bit, read	d as '0'						
R = Readab	le bit	W = Writable b	pit	HSC = Hardw	are Settable/C	learable bit				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15-8	-	ted: Read as '0								
bit 7		e Differential Re		0			100			
	1 = J-state (0 0 = No J-stat	differential '0' in	low speed, dif	ferential '1' in fi	ull speed) is de	etected on the L	JSB			
bit 6		igle-Ended Zerc	Flag bit							
		1 = Single-ended zero is active on the USB bus								
	0 = No single-ended zero is detected									
bit 5	TOKBUSY: T	DKBUSY: Token Busy Status bit								
		being executed		nodule in On-Th	ne-Go state					
		is being execut	ted							
bit 4		dule Reset bit		- thurson Design		-44 41-1- 1-14 6-				
	1 = USB Res	set has been ge	enerated for so	offware Reset;	application mu	St Set this bit to	or 50 ms, then			
		set is terminated	l							
bit 3	HOSTEN: Ho	st Mode Enable	e bit							
		t capability is er		wns on D+ and	I D- are activat	ed in hardware				
		t capability is di								
bit 2		RESUME: Resume Signaling Enable bit								
	1 = Resume signaling is activated; software must set bit for 10 ms and then clear to enable remote									
		wake-up 0 = Resume signaling is disabled								
bit 1		ig-Pong Buffers								
		ll Ping-Pong But		the even BD b	anks					
	0 = Ping-Po	ng Buffer Pointe	ers are not res	et						
bit 0		t-of-Frame Enat								
		Frame token is s Frame token is c		e 1 ms						

REGISTER 18	8-9: U1AD	DR: USB AD	DRESS REG	GISTER				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	_	—	—	—			_	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
LSPDEN ⁽¹⁾	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDR0	
bit 7							bit	
Legend:								
R = Readable	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set				0' = Bit is cleared x = Bit is unknown				

bit 15-8	Unimplemented: Read as '0'
bit 7	LSPDEN: Low-Speed Enable Indicator bit ⁽¹⁾
	1 = USB module operates at low speed0 = USB module operates at full speed
bit 6-0	ADDR<6:0>: USB Device Address bits

Note 1: Host mode only. In Device mode, this bit is unimplemented and read as '0'.

REGISTER 18-10: U1TOK: USB TOKEN REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	_		_	—
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PID3 | PID2 | PID1 | PID0 | EP3 | EP2 | EP1 | EP0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-4PID<3:0>: Token Type Identifier bits1101 = SETUP (TX) token type transaction⁽¹⁾1001 = IN (RX) token type transaction⁽¹⁾0001 = OUT (TX) token type transaction⁽¹⁾bit 3-0EP<3:0>: Token Command Endpoint Address bits

This value must specify a valid endpoint on the attached device.

Note 1: All other combinations are reserved and are not to be used.

REGISTER 18-11: U1SOF: USB OTG START-OF-TOKEN THRESHOLD REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15		•		•		•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CNT7	CNT6	CNT5	CNT4	CNT3	CNT2	CNT1	CNT0
bit 7		·		•		•	bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **CNT<7:0>:** Start-of-Frame Size bits Value represents 10 + (packet size of n bytes). For example: 0100 1010 = 64-byte packet 0010 1010 = 32-byte packet 0001 0010 = 8-byte packet

REGISTER 18-12: U1CNFG1: USB CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	_			_	_	_			
bit 15							bit		
							R/W-0		
R/W-0									
UTEYE	UOEMON ⁽¹⁾		USBSIDL		—	PPB1	PPB0		
bit 7							bit		
Legend:			L:4		antad bit va				
R = Readab		W = Writable		U = Unimplem					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15-8	Unimplemen	ted: Read as '	ר'						
bit 7	•	Eye Pattern Te							
		ern test is enab							
		ern test is disab							
bit 6	UOEMON: US	SB OE Monitor	Enable bit ⁽¹⁾						
			dicates interval	Is during which	the D+/D- lin	es are driving			
	$0 = \overline{OE}$ signa	I is inactive							
bit 5	Unimplemen	ted: Read as '	כ'						
bit 4		SB OTG Stop in							
		ue module operation module operation		e device enters	s Idle mode				
bit 3-2		-		le					
	•	ted: Read as '							
bit 1-0		ing-Pong Buffe	•						
				abled for Endpo abled for all end					
				abled for OUT E					
		dd Ping-Pong							
Note 1:	This bit is only ac	tive when the I	ITRDIS hit (11	ICNEG2<0>) ie	set				
	מט מט אויז אויז אויז אויז אויז אויז אויז אויז				001.				

Note 1: This bit is only active when the UTRDIS bit (U1CNFG2<0>) is set.

REGISTER 18-13:	U1CNFG2: USB	CONFIGURATION REGISTER 2
-----------------	--------------	---------------------------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	_	_	—	—	_	
bit 15							bit 8	
U-0								
	—	UVCMPSEL	PUVBUS	EXTI2CEN	UVBUSDIS ⁽¹⁾	UVCMPDIS ⁽¹⁾	UTRDIS ⁽¹⁾	
bit 7							bit	
Legend:								
R = Readal		W = Writable b	bit	•	nented bit, read			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own	
bit 15-6	•	nted: Read as '0						
bit 5		: VBUS Compara						
		JSVLD, SESSVLE				าร		
bit 4		BUS Pull-Up Ena	•		pins			
DIL 4		on VBUS pin is er						
		on VBUS pin is di						
bit 3		I ² C™ Interface F		odule Control E	Enable bit			
		I module(s) is co						
		l module(s) conti						
bit 2	UVBUSDIS:	On-Chip 5V Boo	ost Regulator I	Builder Disable	bit ⁽¹⁾			
		boost regulator			put control inte	rface is enabled	ł	
		boost regulator						
bit 1		: On-Chip VBUS (•					
		charge VBUS co			nput status inte	rface is enabled	d	
	•	charge VBUS co	•					
		Chin Transcolv	or Disabla hit(ı <i>)</i>				
bit 0	UTRDIS: Or	•						
bit 0	1 = On-chip	transceiver is di	sabled; digital		erface is enable	ed		

Note 1: Never change these bits while the USBPWR bit is set (U1PWRC<0> = 1).

18.7.2 USB INTERRUPT REGISTERS

REGISTER 18-14: U1OTGIR: USB OTG INTERRUPT STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	_	—	—
bit 15							bit 8

R/K-0, HS	U-0	R/K-0, HS					
IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	—	VBUSVDIF
bit 7							bit 0

Legend:	U = Unimplemented bit, rea	U = Unimplemented bit, read as '0'					
R = Readable bit	K = Write '1' to clear bit	1' to clear bit HS = Hardware Settable bit					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-8	Unimplemented: Read as '0'
bit 7	IDIF: ID State Change Indicator bit
	1 = Change in ID state is detected
	0 = No ID state change is detected
bit 6	T1MSECIF: 1 Millisecond Timer bit
	1 = The 1 millisecond timer has expired
	0 = The 1 millisecond timer has not expired
bit 5	LSTATEIF: Line State Stable Indicator bit
	1 = USB line state (as defined by the SE0 and JSTATE bits) has been stable for 1 ms, but different from
	the last time 0 = USB line state has not been stable for 1 ms
bit 4	ACTVIF: Bus Activity Indicator bit
	 1 = Activity on the D+/D- lines or VBUS is detected 0 = No activity on the D+/D- lines or VBUS is detected
h :+ 0	
bit 3	SESVDIF: Session Valid Change Indicator bit
	 1 = VBUS has crossed VA_SESS_END (as defined in the "USB 2.0 OTG Specification")⁽¹⁾ 0 = VBUS has not crossed VA_SESS_END
bit 2	SESENDIF: B-Device VBUS Change Indicator bit
	1 = VBUS change on B-device detected; VBUS has crossed VB SESS END
	(as defined in the "USB 2.0 OTG Specification") ⁽¹⁾
	0 = VBUS has not crossed VA_SESS_END
bit 1	Unimplemented: Read as '0'
bit 0	VBUSVDIF: A-Device VBUS Change Indicator bit
	1 = VBUS change on A-device is detected; VBUS has crossed VA VBUS VLD
	(as defined in the "USB 2.0 OTG Specification") ⁽¹⁾
	0 = No VBUS change on A-device is detected
Note 1:	VBUS threshold crossings may be either rising or falling.

Note: Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

REGISTER 18-15: U1OTGIE: USB OTG INTERRUPT ENABLE REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_	—	_		_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE		VBUSVDIE
bit 7							bit (
Legend:							
R = Readal	ole bit	W = Writable b	oit	U = Unimplen	nented bit, read	l as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unl	known
		2.1.0 001					
bit 15-8	Unimplemen	ted: Read as '0)'				
bit 7	IDIE: ID Inter	rupt Enable bit					
	1 = Interrupt	is enabled					
	0 = Interrupt						
bit 6		Millisecond Tir	mer Interrupt E	Enable bit			
	1 = Interrupt 0 = Interrupt						
bit 5	•		Interrunt Eng	bla bit			
DIUD	1 = Interrupt	ne State Stable	interrupt Ena				
	0 = Interrupt						
bit 4	ACTVIE: Bus	Activity Interru	pt Enable bit				
	1 = Interrupt	•					
	0 = Interrupt	is disabled					
bit 3		ession Valid Inte	errupt Enable b	oit			
	1 = Interrupt						
	0 = Interrupt						
bit 2		B-Device Session	on End Interru	pt Enable bit			
	1 = Interrupt 0 = Interrupt						
bit 1	-	ted: Read as '0)'				
bit 0	-	A-Device VBUS		Enable bit			
210	1 = Interrupt		tand interrupt				
		is enableo					

REGISTER 18-16: U1IR: USB INTERRUPT STATUS REGISTER (DEVICE MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_			_				
bit 15					•		bit 8
R/K-0, HS	U-0	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R-0	R/K-0, HS
STALLIF	—	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF
bit 7							bit C
Legend:		U = Unimplem	ented bit, read	1 as '0'			
R = Readab	le bit	K = Write '1' to	o clear bit	HS = Hardwa	re Settable bit		
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-8	Unimpleme	ented: Read as '0	,				
bit 7		TALL Handshake	•				
	1 = A STAL Device	L handshake wa	s sent by the p	eripheral durin	g the handshal	e phase of the	transaction in
		L handshake has	s not been sen	t			
bit 6	Unimpleme	ented: Read as '0	,				
bit 5	-	: Resume Interru					
	1 = AK-sta	te is observed on	the D+ or D- p	oin for 2.5 μs (d	ifferential '1' for	low speed, dif	ferential '0' fo
	full spe	,					
L:1 4		tate is observed	L 14				
bit 4		 Detect Interrupt ndition is detected 		state of 3 ms	or moro)		
		condition is dete	•		or more)		
bit 3		en Processing Co		ıpt bit			
		sing of the curren	-	-	U1STAT regist	er for endpoint	information
		sing of the curren				egister or load	the next token
bit 2	SOFIF: Star	t-of-Frame Toker	Interrupt bit				
		of-Frame token is	s received by t	he peripheral o	r the Start-of-F	rame threshold	l is reached by
	the hos	it 't-of-Frame token	in reasived or	threshold rose	bod		
bit 1		SB Error Conditio			neu		
		asked error cond	•		states enabled	in the U1EIE n	edister can se
	this bit						ogiotor carroo
	0 = No unm	nasked error cond	lition has occu	irred			
bit 0		SB Reset Interrup					
		SB Reset has oc	curred for at le	east 2.5 μs; Re	set state must l	be cleared before	ore this bit car
	be reas 0 = No USF	B Reset has occu	rred. Individua	al bits can only	be cleared by y	writing a '1' to t	the bit position
		of a word write o					
		o write to a singl	e bit position v	vill cause all se	et bits at the mo	oment of the w	rite to become
	cleared						
Note: II	ndividual bits c	an only be cleare	d by writing a '	1' to the bit pos	ition as part of	a word write or	peration on the
e	entire register.	Using Boolean in	structions or b	itwise operatio			
a	all set bits at the	e moment of the v	write to becom	e cleared.			

REGISTER 18-17: U1IR: USB INTERRUPT STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	—			—
bit 15							bit 8

R/K-0, HS	R-0	R/K-0, HS					
STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	DETACHIF
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'				
R = Readable bit	K = Write '1' to clear bit	HS = Hardware Settable bit			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
bit 7	STALLIF: STALL Handshake Interrupt bit
	 1 = A STALL handshake was sent by the peripheral device during the handshake phase of the transaction in Device mode
	0 = A STALL handshake has not been sent
bit 6	ATTACHIF: Peripheral Attach Interrupt bit
	 1 = A peripheral attachment has been detected by the module; it is set if the bus state is not SE0 and there has been no bus activity for 2.5 μs 0 = No peripheral attacement has been detected
bit 5	RESUMEIF: Resume Interrupt bit
~ -	 1 = A K-state is observed on the D+ or D- pin for 2.5 μs (differential '1' for low speed, differential '0' for full speed)
	0 = No K-state is observed
bit 4	IDLEIF: Idle Detect Interrupt bit
	 1 = Idle condition is detected (constant Idle state of 3 ms or more) 0 = No Idle condition is detected
bit 3	TRNIF: Token Processing Complete Interrupt bit
	 1 = Processing of the current token is complete; read the U1STAT register for endpoint information 0 = Processing of the current token not complete; clear the U1STAT register or load the next token from U1STAT
bit 2	SOFIF: Start-of-Frame Token Interrupt bit
	 1 = A Start-of-Frame token received by the peripheral or the Start-of-Frame threshold reached by the host 0 = No Start-of-Frame token received or threshold reached
bit 1	UERRIF: USB Error Condition Interrupt bit
	 1 = An unmasked error condition has occurred; only error states enabled in the U1EIE register can set this bit
	0 = No unmasked error condition has occurred
bit 0	DETACHIF: Detach Interrupt bit
	 1 = A peripheral detachment has been detected by the module; Reset state must be cleared before this bit can be reasserted
	0 = No peripheral detachment is detected. Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bit- wise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.
Note:	Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

REGISTER 18-18: U1IE: USB INTERRUPT ENABLE REGISTER (ALL USB MODES)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
STALLIE	ATTACHIE ⁽¹⁾	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE	
							DETACHIE	
bit 7 bit (

Legend:				
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-8	Unimple	mented: Read as '0'		
bit 7	-	: STALL Handshake Interrup	t Enable bit	
	1 = Inter	rupt is enabled rupt is disabled		
bit 6	ATTACH	IE: Peripheral Attach Interrup	ot bit (Host mode only) ⁽¹⁾	
		rupt is enabled rupt is disabled		
bit 5	RESUME	EIE: Resume Interrupt bit		
		rupt is enabled rupt is disabled		
bit 4	IDLEIE:	Idle Detect Interrupt bit		
		rupt is enabled rupt is disabled		
bit 3	TRNIE: 1	oken Processing Complete I	nterrupt bit	
		rupt is enabled rupt is disabled		
bit 2	SOFIE: S	Start-of-Frame Token Interrup	t bit	
		rupt is enabled rupt is disabled		
bit 1	UERRIE	USB Error Condition Interru	pt bit	
		rupt is enabled rupt is disabled		
bit 0	URSTIE Enable b		Interrupt (Device mode) or U	SB Detach Interrupt (Host mode
		rupt is enabled rupt is disabled		
Note 1:	Unimplemen	ted in Device mode, read as	ʻ0'.	

REGISTER 18-19: U1EIR: USB ERROR INTERRUPT STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/K-0, HS	U-0	R/K-0, HS					
BTSEF	—	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF
						EOFEF	
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'				
R = Readable bit	K = Write '1' to clear bit	HS = Hardware Settable bit			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
bit 7	BTSEF: Bit Stuff Error Flag bit
	1 = Bit stuff error has been detected
	0 = No bit stuff error has been detected
bit 6	Unimplemented: Read as '0'
bit 5	 DMAEF: DMA Error Flag bit 1 = A USB DMA error condition is detected; the data size indicated by the BD byte count field is less than the number of received bytes, the received data is truncated 0 = No DMA error
bit 4	BTOEF: Bus Turnaround Time-out Error Flag bit 1 = Bus turnaround time-out has occurred 0 = No bus turnaround time-out
bit 3	DFN8EF: Data Field Size Error Flag bit
	 1 = Data field was not an integral number of bytes 0 = Data field was an integral number of bytes
bit 2	CRC16EF: CRC16 Failure Flag bit
	1 = CRC16 failed 0 = CRC16 passed
bit 1	For Device mode: CRC5EF: CRC5 Host Error Flag bit
	 1 = Token packet is rejected due to CRC5 error 0 = Token packet is accepted (no CRC5 error)
	For Host mode:
	EOFEF: End-of-Frame Error Flag bit 1 = End-of-Frame error has occurred
	0 = End-of-Frame interrupt is disabled
bit 0	PIDEF: PID Check Failure Flag bit
	1 = PID check failed 0 = PID check passed
Note: In	dividual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the

Note: Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_		—	—	—
bit 15							bit 8

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BTSEE	—	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE	PIDEE
						EOFEE	
bit 7							bit 0

Legend:								
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit	, read as '0'				
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 15-8	•	mented: Read as '0'						
bit 7		Bit Stuff Error Interrupt Enab	ie dit					
		rupt is enabled rupt is disabled						
bit 6		mented: Read as '0'						
bit 5	•	DMA Error Interrupt Enable	bit					
		rupt is enabled						
		rupt is disabled						
bit 4	BTOEE:	Bus Turnaround Time-out Er	rror Interrupt Enable bit					
	1 = Inter	rupt is enabled						
	0 = Inter	rupt is disabled						
bit 3	DFN8EE: Data Field Size Error Interrupt Enable bit							
		rupt is enabled						
		rupt is disabled						
bit 2		E: CRC16 Failure Interrupt E	Enable bit					
		rupt is enabled rupt is disabled						
bit 1	For Device	•						
		CRC5 Host Error Interrupt	Enable bit					
		rupt is enabled						
		rupt is disabled						
	For Host							
		End-of-Frame Error interrupt	t Enable bit					
		rupt is enabled						
1.11.0		rupt is disabled						
bit 0		PID Check Failure Interrupt E	nadie dit					
	⊥ = inter	rupt is enabled						

18.7.3 USB ENDPOINT MANAGEMENT REGISTERS

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	_	—	—	—	_	_
bit 15							bit
D # # # 0	D # 44 0		D # 44 0	D 444 A	D (14/ 0)	5444.0	D 444 A
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
LSPD ⁽¹⁾	RETRYDIS ⁽¹⁾	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable	e bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is clea		x = Bit is unkr	nown
bit 15-8	Unimplement				(1)		
bit 7		-	Connection Enabl	-	only) ⁽¹⁾		
			low-speed device low-speed device				
bit 6			bit (U1EP0 only)				
	1 = Retry NA						
			s is enabled; retr	y is done in ha	Irdware		
bit 5	Unimplement			,			
bit 4	EPCONDIS: E	Bidirectional E	Endpoint Control	bit			
	<u>If EPTXEN an</u>	d EPRXEN =	1:				
			m control transfe				
		-	control (SETUP)		and RX transf	ers are also allo	owed
	For all other c This bit is igno		of EPTXEN and I	EPRXEN:			
bit 3	EPRXEN: End		e Enable bit				
	1 = Endpoint	•					
	0 = Endpoint						
bit 2	EPTXEN: End	dpoint Transm	nit Enable bit				
	1 = Endpoint	n transmit is	enabled				
	0 = Endpoint						
bit 1	EPSTALL: Er	-					
	1 = Endpoint						
	0 = Endpoint						
bit 0		-	hake Enable bit				
	1 = Endpoint 0 = Endpoint		s enabled s disabled (typica	Ily used for isc	chronous end	points)	
				,		/	
Note 1: ⊺	han a latte see	allahia in t	r U1EP0 and onl	6 . to 1 for (- F		and the second second

18.7.4 USB VBUS POWER CONTROL REGISTER

REGISTER 18-22: U1PWMCON: USB VBUS PWM GENERATOR CONTROL REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
PWMEN	_		_			PWMPOL	CNTEN
bit 15	•						bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	_	_	_	_
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	PWMEN: PWM Enable bit
	 1 = PWM generator is enabled 0 = PWM generator is disabled; output is held in the Reset state specified by PWMPOL
bit 14-10	Unimplemented: Read as '0'
bit 9	PWMPOL: PWM Polarity bit
	 1 = PWM output is active-low and resets high 0 = PWM output is active-high and resets low
bit 8	CNTEN: PWM Counter Enable bit
	1 = Counter is enabled0 = Counter is disabled
bit 7-0	Unimplemented: Read as '0'

NOTES:

19.0 ENHANCED PARALLEL MASTER PORT (EPMP)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 42. "Enhanced Parallel Master Port (EPMP)" (DS39730). The information in this data sheet supersedes the information in the FRM.

The Enhanced Parallel Master Port (EPMP) module provides a parallel 4-bit (Master mode only), 8-bit (Master and Slave modes) or 16-bit (Master mode only) data bus interface to communicate with off-chip modules, such as memories, FIFOs, LCD controllers and other microcontrollers. This module can serve as either the master or the slave on the communication bus. For EPMP Master modes, all external addresses are mapped into the internal Extended Data Space (EDS). This is done by allocating a region of the EDS for each chip select, and then assigning each chip select to a particular external resource, such as a memory or external controller. This region should not be assigned to another device resource, such as RAM or SFRs. To perform a write or read on an external resource, the CPU should simply perform a write or read within the address range assigned for EPMP.

Key features of the EPMP module are:

- Extended Data Space (EDS) Interface allows Direct Access from the CPU
- Up to 23 Programmable Address Lines
- · Up to 2 Chip Select Lines
- Up to 2 Acknowledgement Lines (one per chip select)
- 4-Bit, 8-Bit or 16-Bit Wide Data Bus
- Programmable Strobe Options (per chip select)
 Individual Read and Write Strobes or;
- Read/Write Strobe with Enable Strobe
- Programmable Address/Data Multiplexing
- Programmable Address Wait States
- Programmable Data Wait States (per chip select)
- Programmable Polarity on Control Signals (per chip select)
- · Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support
 - Address Support
 - 4-Byte Deep Auto-Incrementing Buffer

19.1 ALTPMP Setting

Many of the lower order EPMP address pins are shared with ADC inputs. This is an untenable situation for users that need both the ADC channels and the EPMP bus. If the user does not need to use all the address bits, then by clearing the ALTPMP (CW3<12>) Configuration bit, the lower order address bits can be mapped to higher address pins, which frees the ADC channels.

Note: The alternate PMP pin selection is not available in 64-pin devices (PIC24FJXXXGB206) and so the Configuration bit, ALTPMP, is also not available.

Pin	ALTPMP = 0	ALTPMP = 1
RA14	PMCS2	PMA22
RC4	PMA22	PMCS2
RF12	PMA5	PMA18
RG6	PMA18	PMA5
RG7	PMA20	PMA4
RA3	PMA4	PMA20
RG8	PMA21	PMA3
RA4	PMA3	PMA21

TABLE 19-1: ALTERNATE EPMP PINS⁽¹⁾

Note 1: The alternate EPMP pins are valid only for 100-pin devices (PIC24FJXXXGB210).

Pin Name	Туре	Description
PMA<22:16> ⁽¹⁾	0	Address Bus Bits<22-16>
	0	Address Bus Bit<15>
PMA<15>, PMCS2	0	Chip Select 2 (alternate location)
	I/O	Data Bus Bit<15> when port size is 16 bits and address is multiplexed
	0	Address Bus Bit<14>
PMA<14>, PMCS1	0	Chip Select 1 (alternate location)
	I/O	Data Bus Bit<14> when port size is 16-bit and address is multiplexed
	0	Address Bus Bits<13-8>
PMA<13:8>	I/O	Data Bus Bits<13-8> when port size is 16 bits and address is multiplexed
PMA<7:3>	0	Address Bus Bits<7-3>
PMA<2>, PMALU ⁽¹⁾	0	Address Bus Bit<2>
	0	Address latch upper strobe for multiplexed address
	I/O	Address Bus Bit<1>
PMA<1>, PMALH	0	Address latch high strobe for multiplexed address
	I/O	Address Bus Bit<0>
PMA<0>, PMALL	0	Address latch low strobe for multiplexed address
PMD<15:8>	I/O	Data Bus Bits<15-8> when address is not multiplexed
	I/O	Data Bus Bits<7-4>
PMD<7:4>	0	Address Bus Bits<7-4> when port size is 4 bits and address is multiplexed with 1 address phase
PMD<3:0>	I/O	Data Bus Bits<3-0>
PMCS1	I/O	Chip Select 1
PMCS2	0	Chip Select 2
PMWR, PMENB	I/O	Write strobe or enable signal depending on Strobe mode
PMRD, PMRD/PMWR	I/O	Read strobe or Read/Write signal depending on Strobe mode
PMBE1 ⁽¹⁾	0	Byte indicator
PMBE0	0	Nibble or byte indicator
PMACK1	I	Acknowledgment 1
PMACK2		Acknowledgment 2

TABLE 19-2: PARALLEL MASTER PORT PIN DESCRIPTION

Note 1: Available only in 100-pin devices (PIC24FJXXXGB210).

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
PMPEN	_	PSIDL	ADRMUX1	ADRMUX0	—	MODE1	MODE0		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0		
CSF1	CSF0	ALP	ALMODE		BUSKEEP	IRQM1	IRQM0		
bit 7		/ LI	ALMODE		DUGINELI	integini	bit (
Legend:									
R = Readabl	le bit	W = Writable	e bit	U = Unimplem	nented bit, read	d as '0'			
-n = Value at	t POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15	PMPEN: Pa 1 = EPMP i 0 = EPMP i		ort Enable bit						
bit 14	Unimpleme	nted: Read as	· 0 '						
bit 13	PSIDL: Stop	in Idle Mode I	oit						
			peration when de		e mode				
		-	ation in Idle mod						
bit 12-11			Data Multiplexing						
	10 = Lower 01 = Lower	address bits a address bits a	are multiplexed w are multiplexed w are multiplexed w opear on separate	ith data bits usi ith data bits usi	ng 2 address p	ohases			
bit 10	Unimpleme	nted: Read as	·'O'						
bit 9-8	MODE<1:0>: Parallel Port Mode Select bits								
	01 = Buffer 00 = Legac	nced PSP; pins red PSP; pins u cy Parallel Slav	s used are PMRE used are PMRD, re Port; PMRD, P	PMWR, PMCS	and PMD<7:0	>			
bit 7-6	CSF<1:0>: (Chip Select Fu	nction bits						
	01 = PMA<	<15> used for (<15> used for (Chip Select 2, PN Chip Select 2, PN ip Select 2, PMC	ICS1 used for 0	Chip Select 1	I			
bit 5	ALP: Addres	ss Latch Polari	ty bit						
			PMALH and PMA MALH and PMAL						
bit 4	ALMODE: A	ddress Latch	Strobe Mode bit						
	cause a		ss strobes (each ess in the latch th ss strobes	•		t if the current	access woul		
bit 3	Unimpleme	nted: Read as	· '0'						
bit 2	BUSKEEP:	Bus Keeper bi	t						
			t value when not pedance state wh						
oit 1-0	IRQM<1:0>:	: Interrupt Req	uest Mode bits						
	or on 10 = Reser	a read or write ved	when Read Buffe operation when	PMA<1:0> = 1:					
	01 = Interri	upt generated a	at the end of a re	ad/write cvcle					

BUSY	_	ERROR	TIMEOUT	_	_	_	_
bit 15		-		÷			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RADDR23	RADDR22	RADDR21	RADDR20	RADDR19	RADDR18	RADDR17	RADDR16
bit 7							bit 0
Legend:		HS = Hardwar	e Settable bit	HSC = Hardwar	e Settable/Clearal	ble bit	
R = Reada	ble bit	W = Writable I	oit	U = Unimplemer	nted bit, read as '0'	C = Clearabl	e bit
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unk	nown
bit 15 bit 14 bit 13	1 = Port is b 0 = Port is n Unimplemen ERROR: Erro 1 = Transact	ot busy hted: Read as ' or bit tion error (illega	0' al transaction v	was requested)			
bit 12 bit 11-8	TIMEOUT: Tri 1 = Transact 0 = Transact Unimplemen	tion timed out tion completed nted: Read as '	successfully 0'				
bit 7-0 Note 1:				served Address S ast EDS address	for Chip Select 2 v	will be 0xFFFF	FF.

U-0

U-0

U-0

U-0

REGISTER 19-2: PMCON2: EPMP CONTROL REGISTER 2

R/C-0, HS

R/C-0, HS

R-0, HSC

U-0

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
PTWREN	PTRDEN	PTBE1EN	PTBE0EN	_	AWAITM1	AWAITM0	AWAITE
bit 15	-	-		•		•	bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PTEN22 ⁽¹⁾	PTEN21 ⁽¹⁾	PTEN20 ⁽¹⁾	PTEN19 ⁽¹⁾	PTEN18 ⁽¹⁾	PTEN17 ⁽¹⁾	PTEN16 ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable		W = Writable b	bit	•	emented bit, re		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkno	own
bit 15		rite/Enable Stro		e bit			
		PMENB port is e PMENB port is c					
bit 14		ad/Write Strobe					
DIL 14	-	MWR port is en		ni (
		MWR port is dis					
bit 13		igh Nibble/Byte		nable bit			
		port is enabled					
	•	port is disabled					
bit 12	PTBE0EN: Lo	ow Nibble/Byte	Enable Port E	nable bit			
	1 = PMBE0 p	port is enabled					
	0 = PMBE0 p	port is disabled					
bit 11	Unimplemen	ted: Read as '0)'				
bit 10-9	AWAITM<1:0	>: Address Lat	ch Strobe Wait	States bits			
	11 = Wait of						
	10 = Wait of						
	01 = Wait of 00 = Wait of						
bit bit 8		dress Hold After	· Address I atcl	h Strobe Wait	States hits		
bit bit 0	1 = Wait of 1		Address Later	Totrobe Wait	Olaics Dils		
	$0 = Wait of \frac{1}{2}$,					
bit 7	Unimplemen	ted: Read as '0)'				
bit 6-0	-	>: EPMP Addre		e bits ⁽¹⁾			
		:16> function as					
		:16> function as					
Note 1: No	t available on é	64-pin devices (

REGISTER 19-3: PMCON3: EPMP CONTROL REGISTER 3

Note 1: Not available on 64-pin devices (PIC24FJXXXGB206).

REGISTER	13-4. FINC							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PTEN15	PTEN14	PTEN13	PTEN12	PTEN11	PTEN10	PTEN9	PTEN8	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PTEN7	PTEN6	PTEN5	PTEN4	PTEN3	PTEN2	PTEN1	PTEN0	
bit 7							bit 0	
Legend:								
R = Readab	le hit	W = Writable	hit	II = I Inimplen	nented hit rea	d as 'O'		
-n = Value at POR		'1' = Bit is set		U = Unimplemented bit, rea '0' = Bit is cleared		x = Bit is unknown		
					alea		lowin	
bit 15	PTEN15: PM	IA15 Port Enab	le bit					
	1 = PMA15	functions as eitl	ner Address Li	ine 15 or Chip S	Select 2			
	0 = PMA15	functions as po	rt I/O					
bit 14	PTEN14: PM	IA14 Port Enab	le bit					
	1 = PMA14	functions as eitl	ner Address Li	ine 14 or Chip S	Select 1			
	0 = PMA14	functions as po	rt I/O					
bit 13-3	PTEN<13:3>	: EPMP Addres	ss Port Enable	bits				
	1 = PMA<13	3:3> function as	EPMP addres	ss lines				
	0 = PMA<13	3:3> function as	port I/Os					
bit 2-0	PTEN<2:0>:	PMALU/PMAL	H/PMALL Stro	be Enable bits				
				lines or address	s latch strobes			
	0 = PMA<2:	0> function as p	oort I/Os					

REGISTER 19-4: PMCON4: EPMP CONTROL REGISTER 4

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	
CSDIS	CSP	CSPTEN	BEP	_	WRSP	RDSP	SM	
oit 15							bit	
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
ACKP	PTSZ1	PTSZ0		—		_		
bit 7							bit	
Legend:								
R = Readable	bit	W = Writable b	bit	U = Unimp	lemented bit, re	ad as '0'		
-n = Value at F		'1' = Bit is set		'0' = Bit is o		x = Bit is unkn	own	
	•••							
bit 15	CSDIS: Chi	p Select x Disab	le bit					
		the Chip Select						
		the Chip Select	•					
bit 14	•	Select x Polarity	bit					
		nigh <u>(PMCS</u> x) ow (PMCSx)						
bit 13		MCSx Port Ena	hla hit					
		port is enabled						
		port is disabled						
bit 12	BEP: Chip S	Select x Nibble/E	Byte Enable Po	plarity bit				
		Byte enable is a						
	0 = Nibble/	Byte enable is a	ctive-low (PME	BE0, PMBE1)			
bit 11	-	nted: Read as						
bit 10	-	o Select x Write	-	•				
		odes and Maste robe is active-h		SM = 0:				
		robe is active-lo						
		mode when SM						
		strobe is active-)				
		strobe is active-	. ,	1.11				
bit 9		Select x Read odes and Maste	•					
		trobe is active-h		<u> 31vi – 0.</u>				
		trobe is active-lo						
		mode when SM						
		rite strobe is ac /rite strobe is ac	<u> </u>					
bit 8			-					
	SM: Chip Select x Strobe Mode bit 1 = Read/Write and enable strobes (PMRD/PMWR and PMENB)							
		nd write strobes	•					
bit 7	ACKP: Chip	Select x Ackno	wledge Polarit	ty bit				
		active-high <u>(PM</u> active-low (PMA						
bit 6-5		Chip Select x F						
	11 = Resei	-	-					
		vcu						
		port size (PMD						
	01 = 4-bit p		3:0>)					

REGISTER	13-0. FINC	JANDS. CITIF	JELLOI X	DAGE ADDI	1233 KEGIS		
R/W ⁽¹⁾							
BASE23	BASE22	BASE21	BASE20	BASE19	BASE18	BASE17	BASE16
bit 15							bit 8
R/W ⁽¹⁾	U-0	U-0	U-0	R/W ⁽¹⁾	U-0	U-0	U-0
BASE15		_	—	BASE11	—	—	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at POR		'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkno	wn

bit 15-7 BASE<23:15>: Chip Select x Base Address bits⁽²⁾

bit 6-4 Unimplemented: Read as '0'

bit 3 BASE<11>: Chip Select x Base Address bits⁽²⁾

bit 2-0 Unimplemented: Read as '0'

Note 1: Value at POR is 0x0200 for PMCS1BS and 0x0600 for PMCS2BS.

2: If the whole PMCS2BS register is written together as 0x0000, then the last EDS address for the Chip Select 1 will be 0xFFFFFF. In this case, the Chip Select 2 should not be used. PMCS1BS has no such feature.

REGISTER	19-7: PMC	SxMD: CHIF	SELECT x I	MODE REGIS	TER		
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
ACKM1	ACKM0		_	—	_	_	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DWAITB1	DWAITB0	DWAITM3	DWAITM2	DWAITM1	DWAITM0	DWAITE1	DWAITE0
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable I	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 15-14 bit 13-8	11 = Reserve 10 = PMAC 01 = PMAC If DWA 00 = PMAC Unimplement	Kx is used to d Kx is used to d \ITM<3:0> = 00 Xx is not used hted: Read as	etermine when etermine when 000, the maxim	a read/write o a read/write o num time-out is	peration is com 255 Tcy, else i	plete with time t is DWAITM<3	
bit 7-6	DWAITB<1:0	>: Chip Select	x Data Setup	Before Read/W	rite Strobe Wai	t States bits	
	11 = Wait of 10 = Wait of 01 = Wait of 00 = Wait of	f 2¼ Tcy f 1¼ Tcy					
bit 5-2	DWAITM<3:0	D>: Chip Select	t x Data Read/	Write Strobe Wa	ait States bits		
	For Write ope						
	0001 = Wait 0000 = Wait For Read ope 1111 = Wait	of ½ TCY erations:					
	0001 = Wait 0000 = Wait						
bit 1-0	DWAITE<1:0	>: Chip Select	x Data Hold A	fter Read/Write	Strobe Wait St	ates bits	
	For Write ope 11 = Wait of 10 = Wait of 01 = Wait of 00 = Wait of 11 = Wait of 10 = Wait of 10 = Wait of 01 = Wait of 01 = Wait of	erations: 31/4 TCY 21/4 TCY 11/4 TCY 1/4 TCY erations: 3 TCY 2 TCY 1 TCY					

	'E MODE ON	LY)					
R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC				
IB3F	IB2F	IB1F	IB0F				
			bit 8				
R-1, HSC	R-1, HSC	R-1, HSC	R-1, HSC				
OB3E	OB2E	OB1E	OB0E				
		02.2	bit (
HSC = Hardw	are Settable/Cl	earable bit					
U = Unimplem	ented bit, read	as '0'					
'0' = Bit is clea	ared	x = Bit is unkn	own				
egisters are em ccurred (must be		ftware)					
ng buffer will clo ta	ear this bit)						
empty r registers are f	full						
OBUF: Output Buffer Underflow Status bit							
egister (must b	e cleared in so	ftware)					
ne buffer will cle ta	ear this bit)						
1	ta						

REGISTER 19-8: PMSTAT: EPMP STATUS REGISTER (SLAVE MODE ONLY)

Note 1: Even though an individual bit represents the byte in the buffer, the bits corresponding to the Word (Byte 0 and 1, or Byte 2 and 3) gets cleared even on byte reading.

REGISTER 19-9: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	_	_	_	—	-	RTSECSEL ⁽¹⁾	PMPTTL
bit 7							bit 0

Legend:

Logona				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-2 Unimplemented: Read as '0'

- bit 1**RTSECSEL:** RTCC Seconds Clock Output Select bit⁽¹⁾1 = RTCC seconds clock is selected for the RTCC pin0 = RTCC alarm pulse is selected for the RTCC pinbit 0**PMPTTL:** EPMP Module TTL Input Buffer Select bit
 - 1 = EPMP module inputs (PMDx, PMCS1) use TTL input buffers
 - 0 = EPMP module inputs use Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL<10>) bit must also be set.

NOTES:

20.0 REAL-TIME CLOCK AND CALENDAR (RTCC)


Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 29. "Real-Time Clock and Calendar (RTCC)" (DS39696). The information in this data sheet supersedes the information in the FRM.

The Real-Time Clock and Calendar (RTCC) provides a function that can be calibrated.

Key features of the RTCC module are:

- · Operates in Sleep mode
- Provides hours, minutes and seconds using 24-hour format
- FIGURE 20-1: RTCC BLOCK DIAGRAM

- · Visibility of half of one second period
- Provides calendar weekday, date, month and year
- Alarm configurable for half a second, one second,10 seconds, one minute, 10 minutes, one hour, one day, one week, one month or one year
- Alarm repeat with decrementing counter
- Alarm with indefinite repeat chime
- Years, 2000 to 2099, leap year correction
- BCD format for smaller software overhead
- · Optimized for long-term battery operation
- User calibration of the 32.768 kHz clock crystal/32K INTRC frequency with periodic auto-adjust
 - Calibration to within ±2.64 seconds error per month
 - Calibrates up to 260 ppm of crystal error



20.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- · Alarm Value Registers

20.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through the corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 20-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 20-1: RTCVAL REGISTER MAPPING

RTCPTR	RTCC Value Register Window				
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>			
00	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11		YEAR			

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 20-2).

By writing the ALRMVALH byte, the Alarm Pointer value bits, ALRMPTR<1:0>, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

EXAMPLE 20-1: SETTING THE RTCWREN BIT

```
asm volatile("disi #5");
asm volatile("mov #0x55, w7");
asm volatile("mov w7, _NVMKEY");
asm volatile("mov #0xAA, w8");
asm volatile("mov w8, _NVMKEY");
asm volatile("bset _RCFGCAL, #13");
```

TABLE 20-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>			
00	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11	—	—			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes, they will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

20.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN (RCFGCAL<13>) bit must be set (refer to Example 20-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the unlock sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 20-1.

For applications written in C, the unlock sequence should be implemented using in-line assembly.

//set the RTCWREN bit

20.1.3 RTCC CONTROL REGISTERS

REGISTER 20-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

	U-0	R/W-0	R-0, HSC	R-0, HSC	R/W-0	R/W-0, HSC	R/W-0, HSC		
RTCEN ⁽²⁾		RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTR0		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0		
bit 7							bit (
Legend:		HSC = Hardw	are Settable/C	learable bit					
R = Readable	e bit	W = Writable I	oit	U = Unimplem	ented bit, rea	id as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	own		
bit 15		CC Enable bit ⁽²⁾							
		nodule is enable nodule is disable							
bit 14		nted: Read as '(-						
oit 13	-			- nable bit					
	RTCWREN: RTCC Value Registers Write Enable bit 1 = RTCVALH and RTCVALL registers can be written to by the user								
	0 = RTCVALH and RTCVALL registers are locked out from being written to by the user								
bit 12	RTCSYNC: RTCC Value Registers Read Synchronization bit								
	1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple								
	resulting in an invalid data read. If the register is read twice and results in the same data, the data								
				register is read	twice and res	ults in the same			
		assumed to be v	alid.	•			data, the data		
bit 11	0 = RTCVAL	assumed to be v _H, RTCVALL or	alid. ALCFGRPT r	•			data, the data		
bit 11	0 = RTCVAL	assumed to be v _H, RTCVALL or Half-Second Stat	alid. ALCFGRPT r tus bit ⁽³⁾	•			data, the data		
bit 11	0 = RTCVAL HALFSEC: H 1 = Second	assumed to be v _H, RTCVALL or	alid. [·] ALCFGRPT r tus bit ⁽³⁾ second	•			data, the data		
bit 11 bit 10	0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal	assumed to be v _H, RTCVALL or Half-Second Stat half period of a s	alid. ALCFGRPT r tus bit ⁽³⁾ second ond	•			data, the data		
	0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o	Assumed to be v. H, RTCVALL or Half-Second Stat half period of a sec CC Output Enab utput is enabled	alid. ALCFGRPT r tus bit ⁽³⁾ second ond le bit	•			data, the data		
bit 10	0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o	Assumed to be v. H, RTCVALL or Half-Second Stat half period of a f period of a sec CC Output Enab utput is enabled utput is disabled	alid. ALCFGRPT r tus bit ⁽³⁾ second ond le bit	egisters can be	read without		data, the data		
bit 10	0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o RTCPTR<1:	Assumed to be v. H, RTCVALL or Half-Second Stat half period of a sec f period of a sec CC Output Enab utput is enabled utput is disabled 0>: RTCC Value	alid. ALCFGRPT r tus bit ⁽³⁾ second ond le bit Register Wind	egisters can be	read without	concern over a i	data, the data		
bit 10	0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the	Assumed to be v. H, RTCVALL or Half-Second Stat half period of a sec CC Output Enab output is enabled output is disabled 0>: RTCC Value corresponding R	alid. ALCFGRPT r tus bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	egisters can be dow Pointer bits gisters when rea	read without	concern over a i	data, the data rollover ripple /ALL registers		
bit 10	0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF	Assumed to be v. H, RTCVALL or Half-Second Stat half period of a sec CC Output Enab output is enabled output is disabled 0>: RTCC Value corresponding R R<1:0> value dec	alid. ALCFGRPT r tus bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	egisters can be dow Pointer bits gisters when rea	read without	concern over a i	data, the data rollover ripple /ALL registers		
bit 10	0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the	Assumed to be v. H, RTCVALL or Half-Second Stat half period of a sec CC Output Enab output is enabled output is disabled 0>: RTCC Value corresponding R R<1:0> value dec :8>:	alid. ALCFGRPT r tus bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	egisters can be dow Pointer bits gisters when rea	read without	concern over a i	data, the data rollover ripple /ALL registers		
bit 10	0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF RTCVAL<15 11 = Reser 10 = MONT	Assumed to be v. H, RTCVALL or Half-Second Stat half period of a sec CC Output Enab utput is enabled utput is disabled 0>: RTCC Value corresponding R R<1:0> value dec :8>: ved H	alid. ALCFGRPT r tus bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	egisters can be dow Pointer bits gisters when rea	read without	concern over a i	data, the data rollover ripple /ALL registers		
bit 10	0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF RTCVAL<15 11 = Reser 10 = MONT 01 = WEEK	Assumed to be v. H, RTCVALL or Half-Second Stat half period of a sec CC Output Enab- utput is enabled utput is disabled 0>: RTCC Value corresponding R R<1:0> value dec :8>: ved H CDAY	alid. ALCFGRPT r tus bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	egisters can be dow Pointer bits gisters when rea	read without	concern over a i	data, the data rollover ripple /ALL registers		
bit 10	0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF RTCVAL<15 11 = Reser 10 = MONT 01 = WEEK 00 = MINU	Assumed to be v. -H, RTCVALL or Half-Second Stat half period of a sec CC Output Enabled utput is enabled utput is disabled 0>: RTCC Value corresponding R R<1:0> value dec :8>: ved TH CDAY TES	alid. ALCFGRPT r tus bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	egisters can be dow Pointer bits gisters when rea	read without	concern over a i	data, the data rollover ripple /ALL registers		
bit 10	0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF RTCVAL<15 11 = Reser 10 = MONT 01 = WEEK	Assumed to be v. -H, RTCVALL or Half-Second Stat half period of a sec CC Output Enabled utput is enabled otput is disabled 0>: RTCC Value corresponding R R<1:0> value dec :8>: ved CDAY TES <u>>>:</u>	alid. ALCFGRPT r tus bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	egisters can be dow Pointer bits gisters when rea	read without	concern over a i	data, the data rollover ripple /ALL registers		
	0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF RTCVAL<15 11 = Reser 10 = MONT 01 = WEEK 00 = MINU RTCVAL<7:0 11 = YEAR 10 = DAY	Assumed to be v. -H, RTCVALL or Half-Second Stat half period of a sec CC Output Enabled utput is enabled otput is disabled 0>: RTCC Value corresponding R R<1:0> value dec :8>: ved -H (DAY TES)>:	alid. ALCFGRPT r tus bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	egisters can be dow Pointer bits gisters when rea	read without	concern over a i	data, the data rollover ripple /ALL registers		
bit 10	0 = RTCVAL HALFSEC: H 1 = Second 0 = First hal RTCOE: RTC 1 = RTCC o 0 = RTCC o RTCPTR<1: Points to the The RTCPTF RTCVAL<15 11 = Reser 10 = MONT 01 = WEEK 00 = MINU RTCVAL<7:(11 = YEAR	Assumed to be v. -H, RTCVALL or Half-Second Stat half period of a sec CC Output Enabled utput is enabled otput is disabled 0>: RTCC Value corresponding R R<1:0> value dec :8>: ved TH (DAY TES)>:	alid. ALCFGRPT r tus bit ⁽³⁾ second ond le bit Register Wind TCC Value reg	egisters can be dow Pointer bits gisters when rea	read without	concern over a i	data, the data rollover ripple /ALL registers		

Note 1: The RCFGCAL register is only affected by a POR.

- **2**: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 20-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

bit 7-0	CAL<7:0>: RTC Drift Calibration bits							
	01111111 =	Maximum positive adjustment; adds 508 RTC clock pulses every one minute						
	:							
	0000001 =	Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute Minimum positive adjustment; adds 4 RTC clock pulses every one minute No adjustment						
	:							
	10000000 =	Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute						

- **Note 1:** The RCFGCAL register is only affected by a POR.
 - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 20-2: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	—		—		RTSECSEL ⁽¹⁾	PMPTTL
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit ⁽¹⁾
	 1 = RTCC seconds clock is selected for the RTCC pin 0 = RTCC alarm pulse is selected for the RTCC pin
bit 0	PMPTTL: EPMP Module TTL Input Buffer Select bit
	 1 = EPMP module inputs (PMDx, PMCS1) use TTL input buffers 0 = EPMP module inputs use Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL<10>) bit must also be set.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0, HSC	R/W-0, HSC		
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0		
bit 15							bit 8		
R/W-0, HSC									
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0		
bit 7							bit (
Legend:		HSC = Hardw	are Settable/Cl	oarablo hit					
R = Readable	hit	W = Writable I			nented bit, read	as 'O'			
-n = Value at I		'1' = Bit is set	Jit	'0' = Bit is clea		x = Bit is unkn	own		
pit 14	1 = Alarm is CHIME = 0 = Alarm is c CHIME: Chim	0) disabled	ed automatical	ly after an ala	rm event wher	never ARPT<7	:0> = 00h an		
DIL 14	1 = Chime is	enabled; ARP1	「<7:0> bits are Г<7:0> bits stop			to FFh			
bit 13-10	AMASK<3:0>: Alarm Mask Configuration bits								
	101x = Rese	e a month e a week e a day y hour y 10 minutes y minute y 10 seconds y second		red for Februar	y 29 th , once ev	very 4 years)			
bit 9-8		•	ie Register Win	ndow Pointer bi	ts				
	Points to the co	orresponding Al R<1:0> value de <u>i:8>:</u> emented INTH VD IIN <u>0>:</u> emented	arm Value regis ecrements on ev	ters when readi	ing the ALRMVA				
	10 = ALRMD 01 = ALRMH								

11111111 = Alarm will repeat 255 more times

00000000 = Alarm will not repeat

The counter decrements on any alarm event. The counter is prevented from rolling over from 00h to FFh unless CHIME = 1.

...

20.1.4 RTCVAL REGISTER MAPPINGS

REGISTER 20-4: YEAR: YEAR VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-x, HSC |
|------------|------------|------------|------------|------------|------------|------------|------------|
| YRTEN3 | YRTEN2 | YRTEN1 | YRTEN0 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7 | | | | | | | bit 0 |

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8 Unimplemented:	Read a	as '0
-------------------------	--------	--------------

- bit 7-4 **YRTEN<3:0>:** Binary Coded Decimal Value of Year's Tens Digit bits Contains a value from 0 to 9.
- bit 3-0 **YRONE<3:0>:** Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 20-5: MTHDY: MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x, HSC				
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x, HSC					
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

 bit 15-13
 Unimplemented: Read as '0'

 bit 12
 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit

 Contains a value of 0 or 1.
 MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits

 bit 11-8
 MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits

 Contains a value from 0 to 9.
 Output

bit 7-6 Unimplemented: Read as '0'

- bit 5-4 **DAYTEN<1:0>:** Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3.
- bit 3-0 **DAYONE<3:0>:** Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 20-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x, HSC	R/W-x, HSC	R/W-x, HSC
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8

U-0	U-0	R/W-x, HSC					
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
	Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits
	Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 20-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x, HSC						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8

U-0	R/W-x, HSC						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

20.1.5 ALRMVAL REGISTER MAPPINGS

REGISTER 20-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

			-					
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
_	_	_	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0	
bit 15						•	bit 8	
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0	
bit 7							bit 0	
Legend:	1. 1.9		L *1					
R = Readab		W = Writable		U = Unimplemented bit, read as '0'				
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-13	Unimplomon	ted: Read as '	`					
	•							
bit 12			ecimal value o	f Month's Tens	Digit bit			
		Contains a value of 0 or 1.						
bit 11-8		•		lue of Month's	Ones Digit bits			
	Contains a value from 0 to 9.							
bit 7-6	Unimplemen	ted: Read as '	o'					
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits							
	Contains a va	alue from 0 to 3						
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits							
	Contains a va	alue from 0 to 9						
Noto 1: ^	write to this rea	listor is only all						
Note 1: A	write to this reg	lister is only allo		GWREN = 1.				

ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾ REGISTER 20-9:

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	_	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	_	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable	bit	U = Unimplen	nented hit read	l as '0'	

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
	Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits
	Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 20-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8
U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend: R = Readable bit U = Unimplemented bit, read as '0' W = Writable bit '0' = Bit is cleared -n = Value at POR '1' = Bit is set x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

20.2 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses for one minute and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value loaded into the lower half of RCFGCAL is multiplied by four and will either be added or subtracted from the RTCC timer, once every minute. Refer to the following steps for RTCC calibration:

- 1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute and loaded into the RCFGCAL register.

EQUATION 20-1: RTCC CALIBRATION

Error (clocks per minute) = (Ideal Frequency \dagger – Measured Frequency) x 60

†Ideal Frequency = 32,768H

3. a) If the oscillator is faster then ideal (negative result form Step 2), the RCFGCAL register value needs to be negative. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

b) If the oscillator is slower then ideal (positive result from Step 2), the RCFGCAL register value needs to be positive. This causes the specified number of clock pulses to be added to the timer counter, once every minute.

 Divide the number of error clocks per minute by 4 to get the correct CAL value and load the RCFGCAL register with the correct value.

(Each 1-bit increment in CAL adds or subtracts 4 pulses).

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off or immediately after the rising edge of the seconds pulse.

Note: It is up to the user to include in the error value the initial error of the crystal, drift due to temperature and drift due to crystal aging.

20.3 Alarm

- Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>, Register 20-3)
- One-time alarm and repeat alarm options available

20.3.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN = 0.

As shown in Figure 20-2, the interval selection of the alarm is configured through the AMASK bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs, once the alarm is enabled, is stored in the ARPT bits, ARPT<7:0> (ALCFGRPT<7:0>). When the value of the ARPT bits equals 00h and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled and only a single alarm will occur. The alarm can be repeated up to 255 times by loading ARPT<7:0> with FFh.

After each alarm is issued, the value of the ARPT bits is decremented by one. Once the value has reached 00h, the alarm will be issued one last time, after which the ALRMEN bit will be cleared automatically and the alarm will turn off.

Indefinite repetition of the alarm can occur if the CHIME bit = 1. Instead of the alarm being disabled when the value of the ARPT bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

20.3.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a trigger clock to other peripherals.




FIGURE 20-2:	ALARM MASK SETTINGS

Alarm Mask Setting (AMASK<3:0>)	Day of the Week	Month Day	Hours Minutes Seconds
0000 – Every half second 0001 – Every second			
0010 - Every 10 seconds			
0011 – Every minute			
0100 – Every 10 minutes			
0101 – Every hour			
0110 – Every day			h h : m m : s s
0111 – Every week	d		h h : m m : s s
1000 – Every month		/ d d	h h ; m m ; s s
1001 – Every year ⁽¹⁾		m m / d d	h h : m m : s s
Note 1: Annually, except when con	figured for I	February 29.	

NOTES:


21.0 32-BIT PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 41. "32-Bit Programmable Cyclic Redundancy Check (CRC)" (DS39729). The information in this data sheet supersedes the information in the FRM.


The 32-bit programmable CRC generator provides a hardware implemented method of quickly generating checksums for various networking and security applications. It offers the following features:

- User-programmable CRC polynomial equation, up to 32 bits
- Programmable shift direction (little or big-endian)
- · Independent data and polynomial lengths
- Configurable interrupt output
- Data FIFO

Figure 21-1 displays a simplified block diagram of the CRC generator. A simple version of the CRC shift engine is displayed in Figure 21-2.







21.1 User Interface

21.1.1 POLYNOMIAL INTERFACE

The CRC module can be programmed for CRC polynomials of up of up the 32^{nd} order, using up to 32 bits.

Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN<4:0> bits (CRCCON2<4:0>).

The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation; functionally, this includes an XOR operation on the corresponding bit in the CRC engine. Clearing the bit disables the XOR.

For example, consider two CRC polynomials, one a 16-bit and the other a 32-bit equation.

EQUATION 21-1: 16-BIT, 32-BIT CRC POLYNOMIALS

X16 + X12 + X5 + 1

and

 $\begin{array}{c} X32 + X26 + X23 + X22 + X16 + X12 + X11 + X10 + \\ X8 + X7 + X5 + X4 + X2 + X + 1 \end{array}$

To program these polynomials into the CRC generator, set the register bits as shown in Table 21-1.

Note that the appropriate positions are set to '1' to indicate they are used in the equation (for example, X26 and X23). The '0' bit required by the equation is always XORed; thus, X0 is a don't care. For a polynomial of length 32, it is assumed that the 32^{nd} bit will be used. Therefore, the X<31:1> bits do not have the 32^{nd} bit.

21.1.2 DATA INTERFACE

The module incorporates a FIFO that works with a variable data width. Input data width can be configured to any value between one and 32 bits using the DWIDTH<4:0> bits (CRCCON2<12:8>). When the data width is greater than 15, the FIFO is four words deep. When the DWITDH bits are between 15 and 8, the FIFO is 8 words deep. When the DWIDTH bits are less than 8, the FIFO is 16 words deep.

The data for which the CRC is to be calculated must first be written into the FIFO. Even if the data width is less than 8, the smallest data element that can be written into the FIFO is one byte. For example, if DWIDTH is five, then the size of the data is DWIDTH + 1 or six. The data is written as a whole byte; the two unused upper bits are ignored by the module.

Once data is written into the MSb of the CRCDAT registers (that is, MSb as defined by the data width), the value of the VWORD<4:0> bits (CRCCON1<12:8>) increments by one. For example, if DWIDTH is 24, the VWORD bits will increment when bit 7 of CRCDATH is written. Therefore, CRCDATL must always be written to before CRCDATH.

The CRC engine starts shifting data when the CRCGO bit is set and the value of VWORD is greater than zero.

Each word is copied out of the FIFO into a buffer register, which decrements VWORD. The data is then shifted out of the buffer. The CRC engine continues shifting at a rate of two bits per instruction cycle, until VWORD reaches zero. This means that for a given data width, it takes half that number of instructions for each word to complete the calculation. For example, it takes 16 cycles to calculate the CRC for a single word of 32-bit data.

When VWORD reaches the maximum value for the configured value of DWIDTH (4, 8 or 16), the CRCFUL bit becomes set. When VWORD reaches zero, the CRCMPT bit becomes set. The FIFO is emptied and the VWORD<4:0> bits are set to '00000' whenever CRCEN is '0'.

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

CRC Control Bits	Bit Values				
	16-Bit Polynomial	32-Bit Polynomial			
PLEN<4:0>	01111	11111			
X<31:16>	0000 0000 0000 0001	0000 0100 1100 0001			
X<15:0>	0001 0000 0010 000x	0001 1101 1011 011x			

TABLE 21-1: CRC SETUP EXAMPLES FOR 16 AND 32-BIT POLYNOMIALS

21.1.3 DATA SHIFT DIRECTION

The LENDIAN bit (CRCCON1<3>) is used to control the shift direction. By default, the CRC will shift data through the engine, MSb first. Setting LENDIAN (= 1) causes the CRC to shift data, LSb first. This setting allows better integration with various communication schemes and removes the overhead of reversing the bit order in software. Note that this only changes the direction the data is shifted into the engine. The result of the CRC calculation will still be a normal CRC result, not a reverse CRC result.

21.1.4 INTERRUPT OPERATION

The module generates an interrupt that is configurable by the user for either of two conditions.

If CRCISEL is '0', an interrupt is generated when the VWORD<4:0> bits make a transition from a value of '1' to '0'. If CRCISEL is '1', an interrupt will be generated after the CRC operation finishes and the module sets the CRCGO bit to '0'. Manually setting CRCGO to '0' will not generate an interrupt. Note that when an interrupt occurs, the CRC calculation would not yet be complete. The module will still need (PLEN + 1)/2 clock cycles after the interrupt is generated until the CRC calculation is finished.

21.1.5 TYPICAL OPERATION

To use the module for a typical CRC calculation:

- 1. Set the CRCEN bit to enable the module.
- Configure the module for desired operation:

 a) Program the desired polynomial using the CRCXORL and CRCXORH registers, and the PLEN<4:0> bits.

b) Configure the data width and shift direction using the DWIDTH and LENDIAN bits.

c) Select the desired interrupt mode using the CRCISEL bit.

- Preload the FIFO by writing to the CRCDATL and CRCDATH registers until the CRCFUL bit is set or no data is left.
- Clear old results by writing 00h to CRCWDATL and CRCWDATH. The CRCWDAT registers can also be left unchanged to resume a previously halted calculation.
- 5. Set the CRCGO bit to start calculation.
- 6. Write remaining data into the FIFO as space becomes available.
- When the calculation completes, CRCGO is automatically cleared. An interrupt will be generated if CRCISEL = 1.
- 8. Read CRCWDATL and CRCWDATH for the result of the calculation.

There are eight registers used to control programmable CRC operation:

- CRCCON1
- CRCCON2
- CRCXORL
- CRCXORH
- CRCDATL
- CRCDATH
- CRCWDATL
- CRCWDATH

The CRCCON1 and CRCCON2 registers (Register 21-1 and Register 21-2) control the operation of the module and configure the various settings.

The CRCXOR registers (Register 21-3 and Register 21-4) select the polynomial terms to be used in the CRC equation. The CRCDAT and CRCWDAT registers are each register pairs that serve as buffers for the double-word input data, and CRC processed output, respectively.

	U-0	R/W-0	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC		
CRCEN	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0		
bit 15							bit 8		
	D 4 1100	DAM 0		D 444 0					
R-0, HSC	R-1, HSC	R/W-0	R/W-0, HC	R/W-0	U-0	U-0	U-0		
CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN	—	—			
bit 7							bit (
Legend:		HC = Hardware	Clearable bit	HSC = Hardwa	are Settable/Cle	arable bit			
R = Readable	e bit	W = Writable bi	t	U = Unimplem	ented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown		
bit 15	NOT rese	module module; all stat et		binters and CR	CWDAT/CRCD	ATH reset; oth	er SFRs are		
bit 14	-	ted: Read as '0							
bit 13	CSIDL: CRC Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode								
		ue module oper module operation			node				
bit 12-8	VWORD <4:0>: Pointer Value bits Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN<4:0> \geq 7 or 16 when PLEN<4:0> \leq 7.								
bit 7	CRCFUL: FIF	O Full bit							
	1 = FIFO is fi 0 = FIFO is n	ll							
bit 6	0 = FIFO is n CRCMPT: FIF 1 = FIFO is e	ull ot full O Empty bit mpty							
bit 6 bit 5	0 = FIFO is n CRCMPT : FIF 1 = FIFO is e 0 = FIFO is n CRCISEL : CF 1 = Interrupt o	ull ot full O Empty bit mpty	the final word o		ting through the	CRC			
	0 = FIFO is n CRCMPT: FIF 1 = FIFO is n 0 = FIFO is n CRCISEL: CF 1 = Interrupt o 0 = Interrupt o CRCGO: Star 1 = Start CRO	ull ot full O Empty bit mpty ot empty RC Interrupt Sele n FIFO is empty; n shift is complet t CRC bit	the final word c e and results ar		ting through the	CRC			
bit 5	0 = FIFO is n CRCMPT: FIF 1 = FIFO is n 0 = FIFO is n CRCISEL: CF 1 = Interrupt o 0 = Interrupt o CRCGO: Star 1 = Start CRC 0 = CRC seri LENDIAN: Da 1 = Data wor	ull ot full O Empty bit mpty ot empty RC Interrupt Sele n FIFO is empty; n shift is complet t CRC bit C serial shifter	the final word of e and results an ed off n Select bit the CRC, startin	e ready ng with the LSb	(little endian)	CRC			

REGISTER 21-1: CRCCON1: CRC CONTROL 1 REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	DWIDTH4	DWIDTH3	DWIDTH2	DWIDTH1	DWIDTH0
		·		•		bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	PLEN4	PLEN3	PLEN2	PLEN1	PLEN0
						bit 0
R = Readable bit W = Writable b		bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set		t	'0' = Bit is cleared x = Bit is unknow			nown
			— — DWIDTH4 U-0 U-0 R/W-0 — — PLEN4 bit W = Writable bit	— — DWIDTH4 DWIDTH3 U-0 U-0 R/W-0 R/W-0 — — PLEN4 PLEN3 bit W = Writable bit U = Unimplem	— — DWIDTH4 DWIDTH3 DWIDTH2 U-0 U-0 R/W-0 R/W-0 R/W-0 — — PLEN4 PLEN3 PLEN2 bit W = Writable bit U = Unimplemented bit, read	— — DWIDTH4 DWIDTH3 DWIDTH2 DWIDTH1 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 — — PLEN4 PLEN3 PLEN2 PLEN1 bit W = Writable bit U = Unimplemented bit, read as '0'

bit 15-13	Unimplemented: Read as '0'
bit 12-8	DWIDTH<4:0>: Data Word Width Configuration bits
	Configures the width of the data word (data word width – 1).
bit 7-5	Unimplemented: Read as '0'
bit 4-0	PLEN<4:0>: Polynomial Length Configuration bits
	Configures the length of the polynomial (polynomial length – 1).

REGISTER 21-3: CRCXORL: CRC XOR POLYNOMIAL REGISTER, LOW BYTE

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
X15	X14	X13	X12	X11	X10	X9	X8	
bit 15		•					bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	
X7	X6	X5	X4	X3	X2	X1	_	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		

bit 15-1 X<15:1>: XOR of Polynomial Term xⁿ Enable bits

bit 0 Unimplemented: Read as '0'

REGISTER 21-4: CRCXORH: CRC XOR HIGH REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
X31	X30	X29	X28	X27	X26	X25	X24		
bit 15						•	bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
X23	X22	X21	X20	X19	X18	X17	X16		
bit 7		·				•	bit 0		
Legend:									
D - Doodoble	$P = P_{aa} dabla bit$ $W = W ritabla bit$ $U = U nimplemented bit read as '0'$								

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 X<31:16>: XOR of Polynomial Term xⁿ Enable bits

REGISTER 21-5: CRCDATL: CRC DATA LOW REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DATA15	DATA14	DATA13	DATA12	DATA11	DATA10	DATA9	DATA8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| DATA7 | DATA6 | DATA5 | DATA4 | DATA3 | DATA2 | DATA1 | DATA0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 DATA<15:0>: CRC Input Data bits

Writing to this register fills the FIFO; reading from this register returns '0'.

REGISTER 21-6: CRCDATH: CRC DATA HIGH REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DATA15	DATA14	DATA13	DATA12	DATA11	DATA10	DATA9	DATA8
bit 15							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0 DATA<15:0>: CRC Input Data bits

Writing to this register fills the FIFO; reading from this register returns '0'.

REGISTER 21-7: CRCWDATL: CRC SHIFT LOW REGISTER

| R/W-0, HSC |
|------------|------------|------------|------------|------------|------------|------------|------------|
| SDATA15 | SDATA14 | SDATA13 | SDATA12 | SDATA11 | SDATA10 | SDATA9 | SDATA8 |
| bit 15 | | | | | | | bit 8 |

| R/W-0, HSC |
|------------|------------|------------|------------|------------|------------|------------|------------|
| SDATA7 | SDATA6 | SDATA5 | SDATA4 | SDATA3 | SDATA2 | SDATA1 | SDATA0 |
| bit 7 | | | | | | | bit 0 |

Legend:	HSC = Hardware Settable/C	ISC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown				

bit 15-0 **SDATA<15:0>:** CRC Shift Register bits Writing to this register writes to the CRC Shift register through the CRC write bus. Reading from this register reads the CRC read bus.

REGISTER 21-8: CRCWDATH: CRC SHIFT HIGH REGISTER

| R/W-0, HSC |
|------------|------------|------------|------------|------------|------------|------------|------------|
| SDATA31 | SDATA30 | SDATA29 | SDATA28 | SDATA27 | SDATA26 | SDATA25 | SDATA24 |
| bit 15 | | | | | | | bit 8 |

| R/W-0, HSC |
|------------|------------|------------|------------|------------|------------|------------|------------|
| SDATA23 | SDATA22 | SDATA21 | SDATA20 | SDATA19 | SDATA18 | SDATA17 | SDATA16 |
| bit 7 | | | | | | | bit 0 |

Legend:	HSC = Hardware Settable/	ISC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 SDATA<31:16>: CRC Input Data bits

Writing to this register writes to the CRC Shift register through the CRC write bus. Reading from this register reads the CRC read bus.

NOTES:

22.0 10-BIT HIGH-SPEED A/D CONVERTER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 17. "10-Bit A/D Converter" (DS39705). The information in this data sheet supersedes the information in the FRM.

The 10-bit A/D Converter has the following key features:

- · Successive Approximation (SAR) conversion
- · Conversion speeds of up to 500 ksps
- 24 analog input pins (PIC24FJXXXGBX10 devices) and 16 analog input pins (PIC24FJXXXGBX06 devices)
- External voltage reference input pins
- Internal band gap reference inputs
- · Automatic Channel Scan mode
- · Selectable conversion trigger source
- 32-word conversion result buffer
- · Selectable Buffer Fill modes
- · Four result alignment options
- · Operation during CPU Sleep and Idle modes

On all PIC24FJ256GB210 family devices, the 10-bit A/D Converter has 24 analog input pins, designated AN0 through AN23. In addition, there are two analog input pins for external voltage reference connections (VREF+ and VREF-). These voltage reference inputs may be shared with other analog input pins.

A block diagram of the A/D Converter is shown in Figure 22-1.

To perform an A/D conversion:

- 1. Configure the A/D module:
 - Configure the port pins as analog inputs and/or select band gap reference inputs (ANCFG registers).
 - b) Select the voltage reference source to match the expected range on analog inputs (AD1CON2<15:13>).
 - c) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
 - d) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
 - e) Select how the conversion results are presented in the buffer (AD1CON1<9:8>).
 - f) Select the interrupt rate (AD1CON2<6:2>).
 - g) Turn on the A/D module (AD1CON1<15>).
- 2. Configure the A/D interrupt (if required):
 - a) Clear the AD1IF bit.
 - b) Select the A/D interrupt priority.




FIGURE 22-1: 10-BIT HIGH-SPEED A/D CONVERTER BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0		
ADON ⁽¹⁾		ADSIDL		_	_	FORM1	FORM0		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R-0, HSC	R-0, HSC		
SSRC2	SSRC1	SSRC0	_	—	ASAM	SAMP	DONE		
oit 7							bit C		
Legend:		HSC = Hardw	are Settable/C	learable bit					
R = Readable	e bit	W = Writable			nented bit, read	1 as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown		
bit 15	ADON: A/D (Operating Mode	bit ⁽¹⁾						
		verter module i	soperating						
L:1 4 4	0 = A/D Con		, ,						
oit 14 oit 13	•	nted: Read as '							
DIL 13		p in Idle Mode I nue module ope		evice enters Idl	e mode				
		e module operat							
oit 12-10	Unimplemer	nted: Read as ')'						
bit 9-8	FORM<1:0>:	Data Output F	ormat bits						
	11 = Signed fractional (sddd dddd dd00 0000) 10 = Fractional (dddd dddd dd00 0000)								
		onal (dddd_ddd I integer (ssss		,					
		r (0000 00dd		adda)					
bit 7-5	SSRC<2:0>:	Conversion Tri	gger Source S	elect bits					
		al counter ends			on (auto-conve	ert)			
	110 = CTMU event ends sampling and starts conversion 101 = Reserved								
	101 = Reserved 100 = Timer5 compare ends sampling and starts conversion								
	011 = Reserved								
		3 compare ends transition on IN							
		ing SAMP bit er							
bit 4-3	Unimplemer	ted: Read as ')'						
bit 2	ASAM: A/D S	Sample Auto-St	art bit						
		g begins immec g begins when f			n completes; th	e SAMP bit is a	auto-set.		
bit 1	SAMP: A/D S	Sample Enable	bit						
		ple/hold amplifi		input					
		ple/hold amplifi	•						
bit 0		Conversion Stat	us bit						
		version is done	done						
Noto 1. Th	o values of the	ADC1BUFx re	aictore will not	rotain thair val	une once the A	DON hit in alar	rod Dood out		
woment: If	ie values of me	- АПЛЛІВИЕХ (А	usiers will not	retain men van	ues once me A	LA IN DITIS CIER			

REGISTER 22-1: AD1CON1: A/D CONTROL REGISTER 1

Note 1: The values of the ADC1BUFx registers will not retain their values once the ADON bit is cleared. Read out the conversion values from the buffer before disabling the module.

REGISTER 22-2: AD1CON2: A/D CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	r-0	U-0	R/W-0	U-0	U-0
VCFG2	VCFG1	VCFG0	r	—	CSCNA		—
bit 15							bit 8

R-0, HSC	R/W-0						
BUFS	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS
bit 7							bit 0

Legend:	r = Reserved bit	HSC = Hardware Setta	HSC = Hardware Settable/Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13 VCFG<2:0>: Voltage Reference Configuration bits

VCFG<2:0>	VR+	VR-
000	AVDD	AVss
001	External VREF+ pin	AVss
010	AVDD	External VREF- pin
011	External VREF+ pin	External VREF- pin
1xx	AVDD	AVss

- bit 12 Reserved: Maintain as '0'
- bit 11 Unimplemented: Read as '0'
- bit 10 CSCNA: Scan Input Selections for the CH0+ S/H Input for MUX A Input Multiplexer Setting bit 1 = Scan inputs 0 = Do not scan inputs
- bit 9-8 Unimplemented: Read as '0'
- bit 7 **BUFS:** Buffer Fill Status bit (valid only when BUFM = 1)
 - 1 = A/D is currently filling buffer, 10-1F, user should access data in 00-0F
 - 0 = A/D is currently filling buffer, 00-0F, user should access data in 10-1F
- bit 6-2 SMPI<4:0>: Sample/Convert Sequences Per Interrupt Selection bits
 - 11111 = Interrupts at the completion of conversion for each 32nd sample/convert sequence
 - 11110 = Interrupts at the completion of conversion for each 31st sample/convert sequence
 - •
 - . 00001 = Interrupts at the completion of conversion for each 2nd sample/convert sequence 00000 = Interrupts at the completion of conversion for each sample/convert sequence **BUFM:** Buffer Mode Select bit
 - 1 = Buffer is configured as two 16-word buffers (ADC1BUFn<31:16> and ADC1BUFn<15:0>)
 0 = Buffer is configured as one 32-word buffer (ADC1BUFn<31:0>)
- bit 0 ALTS: Alternate Input Sample Mode Select bit
 - 1 = Uses MUX A input multiplexer settings for the first sample, then alternates between MUX B and MUX A input multiplexer settings for all subsequent samples
 - 0 = Always uses the MUX A input multiplexer settings

bit 1

REGISTER 22-3: AD1CON3: A/D CONTROL REGISTER 3

R/W-0	r-0	r-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	r	r	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ADCS7 | ADCS6 | ADCS5 | ADCS4 | ADCS3 | ADCS2 | ADCS1 | ADCS0 |
| bit 7 | | | | | | | bit 0 |

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	ADRC: A/D Conversion Clock Source bit
	1 = A/D internal RC clock
	0 = Clock is derived from the system clock
bit 14-13	Reserved: Maintain as '0'
bit 12-8	SAMC<4:0>: Auto-Sample Time bits
	11111 = 31 T AD
	· · · · · · · · · · · · · · · · · · ·
	00001 = 1 TAD
	00000 = 0 TAD (not recommended)
bit 7-0	ADCS<7:0>: A/D Conversion Clock Select bits
	11111111 = 256 * T CY
	00000001 = 2 * TCY
	00000000 = TCY

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
CH0NB		_	CH0SB4 ⁽¹⁾	CH0SB3 ⁽¹⁾	CH0SB2 ⁽¹⁾	CH0SB1 ⁽¹⁾	CH0SB0 ⁽¹⁾				
bit 15		·	·	·			bit 8				
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
CH0NA			CH0SA4 ⁽¹⁾	CH0SA3 ⁽¹⁾	CH0SA2 ⁽¹⁾	CH0SA1 ⁽¹⁾	CH0SA0 ⁽¹⁾				
bit 7							bit (
Legend:											
R = Readab	le bit	W = Writable	e bit	U = Unimplem	nented bit, read	d as '0'					
-n = Value a	It POR	'1' = Bit is se	et	'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15		oppol O Nogotiv	ve Input Select f	or MUX D Multi	playar Satting	bit					
bit 15	1 = Channe	el 0 negative inp el 0 negative inp	out is AN1		piezer Getting	bit					
bit 14-13											
bit 12-8	Unimplemented: Read as '0' CH0SB<4:0>: Channel 0 Positive Input Select for MUX B ⁽¹⁾										
	Other = Not available; do not use										
	Other = Not available; do not use 11111 = No channel used; all inputs are floating; used for CTMU										
	11011 = Channel 0 positive input is the band gap divided-by-six reference (VBG/6)										
	11011 = Channel 0 positive input is the band gap divided-by-six reference (VBG/6) 11010 = Channel 0 positive input is the core voltage (VCAP)										
	11010 = Channel 0 positive input is the core voltage (VCAP) 11001 = Channel 0 positive input is the band gap reference (VBG)										
	11000 = Channel 0 positive input is the band gap divided-by-two reference (VBG/2) 10111 = Channel 0 positive input is AN23 ⁽²⁾										
	00001 = Channel 0 positive input is AN1										
	00000 = Channel 0 positive input is AN0										
bit 7	CH0NA: Ch	annel 0 Negativ	ve Input Select f	or MUX A Multi	plexer Setting	bit					
	1 = Channel 0 negative input is AN1										
	0 = Channel 0 negative input is VR-										
bit 6-5	Unimpleme	ented: Read as	'0'								
bit 4-0	CH0SA<4:0)>: Channel 0 P	ositive Input Se	lect for MUX ⁽¹⁾							
	Other = Not available; do not use										
	11111 = N c	Channel used	; all inputs are fle	pating; used for	CTMU						
	11111 = No Channel used; all inputs are floating; used for CTMU 11011 = Channel 0 positive input is the band gap divided-by-six reference (VBG/6)										
	11010 = Ch	11010 = Channel 0 positive input is the core voltage (VCAP)									
	11001 = Channel 0 positive input is the band gap reference (VBG)										
		11000 = Channel 0 positive input is the band gap divided-by-two reference (VBG/2)									
	10111 = Ch	nannel 0 positive	e input is AN23 ⁽²	2)							
	•										
	•										
	00001 = Ch	annel 0 positive	e input is AN1								
		annel 0 positive									
Note 1: C	Combinations n	ot shown here ((11100 to 1111	0) are unimpler	mented: do not	use.					

REGISTER 22-4: AD1CHS: A/D INPUT SELECT REGISTER

- **Note 1:** Combinations not shown here (11100 to 11110) are unimplemented; do not use.
 - 2: Channel 0 positive inputs, AN16 through AN23, are not available on 64-pin devices (PIC24FJXXXGB206).

REGISTER 22-5: ANCFG: A/D BAND GAP REFERENCE CONFIGURATION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_			—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—			—	VBG6EN	VBG2EN	VBGEN
bit 7							bit 0

Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3	Unimplemented: Read as '0'
bit 2	VBG6EN: A/D Input VBG/6 Enable bit
	 1 = Band gap voltage divided-by-six reference (VBG/6) is enabled 0 = Band gap divided-by-six reference (VBG/6) is disabled
bit 1	VBG2EN: A/D Input VBG/2 Enable bit
	 1 = Band gap voltage divided-by-two reference (VBG/2) is enabled 0 = Band gap divided-by-two reference (VBG/2) is disabled
bit 0	VBGEN: A/D Input VBG Enable bit
	1 = Band gap voltage reference (VBG) is enabled0 = Band gap reference (VBG) is disabled

REGISTER 22-6: AD1CSSL: A/D INPUT SCAN SELECT REGISTER (LOW)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CSSL7 | CSSL6 | CSSL5 | CSSL4 | CSSL3 | CSSL2 | CSSL1 | CSSL0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CSSL<15:0>: A/D Input Pin Scan Selection bits

1 = Corresponding analog channel is selected for input scan

0 = Analog channel is omitted from input scan

REGISTER 22-7: AD1CSSH: A/D INPUT SCAN SELECT REGISTER (HIGH)

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—				CSSL27	CSSL26	CSSL25	CSSL24
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSSL23 ⁽¹⁾	CSSL22 ⁽¹⁾	CSSL21 ⁽¹⁾	CSSL20 ⁽¹⁾	CSSL19 ⁽¹⁾	CSSL18 ⁽¹⁾	CSSL17 ⁽¹⁾	CSSL16 ⁽¹⁾
bit 7							bit
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at l	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 10	0 = Analog ch	o divided-by-six nannel is omitte Input Band Ga	ed from input s	can	l for input scan	I	
bit 10	CSSL26: A/D	Input Band Ga	p Scan Selecti	ion bit			
bit 9	0 = Analog cl	ore voltage (Vo nannel is omitte Input Half Ban	ed from input se	can			
Dit 9	1 = Band gap	reference (VB	G) is selected f	or input scan			
bit 8		Input Band Ga divided-by-two			d for input ooo	-	
		nannel is omitte			u ior input sca	1	
bit 7-0	CSSL<23:16>	Analog Input	Pin Scan Sele	ction bits ⁽¹⁾			
		nding analog c nannel is omitte			can		
Note 1: Un	implemented ir	n 64-pin device	s, read as '0'.				


EQUATION 22-1: A/D CONVERSION CLOCK PERIOD⁽¹⁾

$$ADCS = \frac{TAD}{TCY} - 1$$


 $TAD = TCY \bullet (ADCS = 1)$

Note 1: Based on TCY = 2 * TOSC; Doze mode and PLL are disabled.









NOTES:

23.0 TRIPLE COMPARATOR MODULE

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	associated "PIC24F Family Reference
	Manual".


The triple comparator module provides three dual input comparators. The inputs to the comparator can be configured to use any one of five external analog inputs (CxINA, CxINB, CxINC, CxIND and VREF+) and a voltage reference input from one of the internal band gap references or the comparator voltage reference generator (VBG, VBG/2, VBG/6 and CVREF).


The comparator outputs may be directly connected to the CxOUT pins. When the respective COE equals '1', the I/O pad logic makes the unsynchronized output of the comparator available on the pin.

A simplified block diagram of the module in shown in Figure 23-1. Diagrams of the possible individual comparator configurations are shown in Figure 23-2.

Each comparator has its own control register, CMxCON (Register 23-1), for enabling and configuring its operation. The output and event status of all three comparators is provided in the CMSTAT register (Register 23-2).











FIGURE 23-3: INDIVIDUAL COMPARATOR CONFIGURATIONS WHEN CREF = 1 AND CVREFP = 0





REGISTER 23-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3)

	•			,						
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0, HS	R-0, HSC			
CEN	COE	CPOL	—	—	-	CEVT	COUT			
bit 15							bit 8			
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0			
EVPOL1	EVPOL0	—	CREF		_	CCH1	CCH0			
bit 7		-					bit 0			
Legend:		HS = Hardware	e Settable bit	HSC = Hardv	vare Settable	/Clearable bit				
R = Readab	le bit	W = Writable b	it	U = Unimpler	mented bit, re	ad as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	CEN: Compa	arator Enable bit								
		ator is enabled								
	0 = Compara	ator is disabled								
bit 14		arator Output En								
		ator output is pre		OUT pin						
h:140	•	ator output is inte	,	:1						
bit 13		parator Output Pe ator output is inve		iit.						
		ator output is not								
bit 12-10	-	nted: Read as '0								
bit 9	-	arator Event bit								
	•		defined by EV	POL<1:0> has o	occurred; sub	sequent triggers	and interrupts			
		bled until the bit i								
	-	ator event has no								
bit 8	-	parator Output bi	t							
	$\frac{\text{When CPOL}}{1 = \text{VIN} + > \text{V}}$									
	0 = VIN + < V									
	When CPOL									
		$\frac{V(N+V)}{1 = V(N+V)}$								
	0 = VIN + > V									
bit 7-6		>: Trigger/Event/	•	•						
		r/event/interrupt r/event/interrupt				ator output (while	CEVT = 0)			
		L = 0 (non-inver	-		ie comparato	rouipui.				
		p-low transition o								
	-	L = 1 (inverted p	-							
		-high transition o	-							
		r/event/interrupt	-	n transition of c	omparator ou	tput:				
		<u>L = 0 (non-inver</u>								
		high transition c	-							
		D <u>L = 1 (inverted p</u> p-low transition o								
	-	r/event/interrupt	-	isabled						
bit 5		nted: Read as '0	-							

REGISTER 23-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3) (CONTINUED)

- bit 4 **CREF:** Comparator Reference Select bits (non-inverting input)
 - 1 = Non-inverting input connects to the internal CVREF voltage
 - 0 = Non-inverting input connects to the CxINA pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Channel Select bits
 - 11 = Inverting input of the comparator connects to the internal selectable reference voltage specified by the CVREFM<1:0> bits in the CVRCON register
 - 10 = Inverting input of the comparator connects to the CxIND pin
 - 01 = Inverting input of the comparator connects to the CXINC pin
 - 00 = Inverting input of the comparator connects to the CxINB pin

REGISTER 23-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

R/W-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
CMIDL	—	—	—	—	C3EVT	C2EVT	C1EVT
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
—	—	—	—	—	C3OUT	C2OUT	C1OUT
bit 7				•			bit 0

Legend:	HSC = Hardware Setta	HSC = Hardware Settable/Clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	CMIDL: Comparator Stop in Idle Mode bit
	 1 = Discontinue operation of all comparators when device enters Idle mode 0 = Continue operation of all enabled comparators in Idle mode
bit 14-11	Unimplemented: Read as '0'
bit 10	C3EVT: Comparator 3 Event Status bit (read-only)
	Shows the current event status of Comparator 3 (CM3CON<9>).
bit 9	C2EVT: Comparator 2 Event Status bit (read-only)
	Shows the current event status of Comparator 2 (CM2CON<9>).
bit 8	C1EVT: Comparator 1 Event Status bit (read-only)
	Shows the current event status of Comparator 1 (CM1CON<9>).
bit 7-3	Unimplemented: Read as '0'
bit 2	C3OUT: Comparator 3 Output Status bit (read-only)
	Shows the current output of Comparator 3 (CM3CON<8>).
bit 1	C2OUT: Comparator 2 Output Status bit (read-only)
	Shows the current output of Comparator 2 (CM2CON<8>).
bit 0	C1OUT: Comparator 1 Output Status bit (read-only)
	Shows the current output of Comparator 1 (CM1CON<8>).

NOTES:

24.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 19. "Comparator Module" (DS39710). The information in this data sheet supersedes the information in the FRM.

24.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 24-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR<3:0>), with one range offering finer resolution.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.




FIGURE 24-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

REGISTER 24-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

U-0 U-0 U-0 U-0 — — — — — bit 15 — — — —	U-0 — 0 R/W-0	R/W-0 CVREFP	R/W-0 CVREFM1	R/W-0 CVREFM0
	0 R/W-0	CVREFP	CVREFM1	CVREFM0
bit 15	0 R/W-0		•	
	0 R/W-0			bit 8
R/W-0 R/W-0 R/W-0 R/W-		R/W-0	R/W-0	R/W-0
CVREN CVROE CVRR CVRS	S CVR3	CVR2	CVR1	CVR0
bit 7			1	bit C
Legend:				
R = Readable bit W = Writable bit	U = Unimple	emented bit, read	d as '0'	
-n = Value at POR (1' = Bit is set	'0' = Bit is cl		x = Bit is unkr	nown
bit 15-11 Unimplemented: Read as '0'				
bit 10 CVREFP: Voltage Reference Select b	t (valid only when	CREF is '1')		
1 = VREF+ is used as a reference volt				
0 = The CVR (4-bit DAC) within this n			voltage to the c	omparators
bit 9-8 CVREFM<1:0>: Band Gap Reference	Source Select bits	s (valid only whe	en CCH<1:0> =	11)
00 = Band gap voltage is provided as				
01 = Band gap voltage divided-by-tw				
10 = Band gap voltage divided-by-siv 11 = VREF+ pin is provided as an inp			nparators	
bit 7 CVREN: Comparator Voltage Referen	-	9		
1 = CVREF circuit is powered on				
0 = CVREF circuit is powered down				
bit 6 CVROE: Comparator VREF Output En	able bit			
1 = CVREF voltage level is output on				
0 = CVREF voltage level is disconned	ted from the CVRE	EF pin		
bit 5 CVRR: Comparator VREF Range Sele	ction bit			
1 = CVRSRC range should be 0 to 0.6 0 = CVRSRC range should be 0.25 to				
bit 4 CVRSS: Comparator VREF Source Se			.p	
1 = Comparator reference source, CV		REF-		
0 = Comparator reference source, CV	rsrc = AVdd – AV	/ss		
bit 3-0 CVR<3:0>: Comparator VREF Value S	election $0 \le CVR <$	3:0> ≤ 15 bits		
When CVRR = 1: CVREF = (CVR<3:0>/ 24) • (CVRSRC)				
When $CVRR = 0$:				
CVREF = 1/4 • (CVRSRC) + (CVR<3:0>	/32) • (CVRSRC)			
	,			

25.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated "PIC24F Family Reference Manual", Section 11. "Charge Time Measurement Unit (CTMU)" (DS39724). The information in this data sheet supersedes the information in the FRM.

The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. Its key features include:

- · Four edge input trigger sources
- Polarity control for each edge source
- Control of edge sequence
- · Control of response to edges
- Time measurement resolution of 1 nanosecond
- Accurate current source suitable for capacitive measurement

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock. The CTMU module is ideal for interfacing with capacitive-based sensors.

The CTMU is controlled through two registers: CTMUCON and CTMUICON. CTMUCON enables the module, and controls edge source selection, edge source polarity selection, and edge sequencing. The CTMUICON register controls the selection and trim of the current source.

25.1 Measuring Capacitance


The CTMU module measures capacitance by generating an output pulse with a width equal to the time between edge events on two separate input channels. The pulse edge events to both input channels can be selected from four sources: two internal peripheral modules (OC1 and Timer1) and two external pins (CTEDG1 and CTEDG2). This pulse is used with the module's precision current source to calculate capacitance according to the relationship:

$$C = I \cdot \frac{dV}{dT}$$

For capacitance measurements, the A/D Converter samples an external capacitor (CAPP) on one of its input channels after the CTMU output's pulse. A precision resistor (RPR) provides current source calibration on a second A/D channel. After the pulse ends, the converter determines the voltage on the capacitor. The actual calculation of capacitance is performed in software by the application.

Figure 25-1 shows the external connections used for capacitance measurements, and how the CTMU and A/D modules are related in this application. This example also shows the edge events coming from Timer1, but other configurations using external edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

FIGURE 25-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT



25.2 Measuring Time

Time measurements on the pulse width can be similarly performed using the A/D module's internal capacitor (CAD) and a precision resistor for current calibration. Figure 25-2 shows the external connections used for time measurements, and how the CTMU and A/D modules are related in this application. This example also shows both edge events coming from the external CTEDG pins, but other configurations using internal edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

25.3 Pulse Generation and Delay

The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module. When the module is configured for pulse generation delay by setting the TGEN (CTMUCON<12>) bit, the internal current source is connected to the B input of Comparator 2. A capacitor (CDELAY) is connected to the Comparator 2 pin, C2INB, and the comparator voltage reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge CDELAY when an edge event is detected. When CDELAY charges above the CVREF trip point, a pulse is output on CTPLS. The length of the pulse delay is determined by the value of CDELAY and the CVREF trip point.

Figure 25-3 shows the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTEDG1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

FIGURE 25-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT





FIGURE 25-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CTMUEN	—	CTMUSIDL	TGEN ⁽¹⁾	EDGEN	EDGSEQEN	IDISSEN	CTTRIG
bit 15				•			bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0, HSC	R/W-0, HSC
EDG2POL	EDG2SEL1	EDG2SEL0	EDG1POL	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT
bit 7							bit
Legend:		HSC = Hardw	are Settable/C	learable bit			
R = Readable	e bit	W = Writable I	oit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown
bit 15	CTMUEN: CT	MU Enable bit					
	1 = Module is 0 = Module is						
bit 14	Unimplement	ted: Read as '0)'				
bit 13		Stop in Idle Moo					
		ue module ope module operat			s Idle mode		
bit 12		Generation Ena					
	0 = Disables	edge delay gen edge delay ger					
bit 10	EDGEN: Edge						
	1 = Edges are 0 = Edges are						
bit 10		Edge Sequence					
		vent must occu sequence is ne		2 event can oc	cur		
bit 9	IDISSEN: Ana	alog Current Sc	urce Control b	oit			
		urrent source o urrent source o					
bit 8	CTTRIG: Trigg	ger Control bit					
		utput is enabled utput is disable					
bit 7	EDG2POL: E	dge 2 Polarity S	Select bit				
		programmed f programmed f					
bit 6-5	EDG2SEL<1:	0>: Edge 2 So	urce Select bits	s			
	11 = CTEDG 10 = CTEDG 01 = OC1 mo 00 = Timer1	2 pin odule					
bit 4		dge 1 Polarity S	Select bit				
	1 = Edge 1 is	programmed f	or a positive e				

REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER

Note 1: If TGEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED)

- bit 3-2
 EDG1SEL<1:0>: Edge 1 Source Select bits

 11 = CTEDG1 pin

 10 = CTEDG2 pin

 01 = OC1 module

 00 = Timer1 module

 bit 1
 EDG2STAT: Edge 2 Status bit

 1 = Edge 2 event has occurred

 0 = Edge 2 event has not occurred

 bit 0
 EDG1STAT: Edge 1 Status bit

 1 = Edge 1 event has not occurred

 0 = Edge 1 event has not occurred
- Note 1: If TGEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

REGISTER 25-2: CTMUICON: CTMU CURRENT CONTROL REGISTER

R/W-0							
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0
bit 15	•			·			bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—		—	—		—
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	nown
	011110						
	000000 = N	ominal current	output specifie	nominal curren ed by IRNG<1:0 n nominal currer	>		
bit 9-8	000000 = N 111111 = M 100010 100001 = M IRNG<1:0>:0 11 = 100 × E 10 = 10 × Ba 01 = Base c	ominal current linimum negativ laximum negati Current Source Base Current	output specifie /e change from ve change from Range Select 55 μA nominal	ed by IRNG<1:0 n nominal curren m nominal curren : bits	> nt		

26.0 SPECIAL FEATURES

- **Note:** This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the following sections of the "*PIC24F Family Reference Manual*". The information in this data sheet supersedes the information in the FRMs.
 - Section 9. "Watchdog Timer (WDT)" (DS39697)
 - Section 32. "High-Level Device Integration" (DS39719)
 - Section 33. "Programming and Diagnostics" (DS39716)

PIC24FJ256GB210 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™]
- In-Circuit Emulation

26.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location F80000h. A detailed explanation of the various bit functions is provided in Register 26-1 through Register 26-6.

Note that address F80000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (800000h-FFFFFh) which can only be accessed using table reads and table writes.

26.1.1 CONSIDERATIONS FOR CONFIGURING PIC24FJ256GB210 FAMILY DEVICES

In PIC24FJ256GB210 family devices, the configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the three words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 26-1. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among several locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

Note: Configuration data is reloaded on all types of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The upper byte of all Flash Configuration Words in program memory should always be '0000 0000'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '0's to these locations has no effect on device operation.

Note: Performing a page erase operation on the last page of program memory clears the Flash Configuration Words, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

TABLE 26-1: FLASH CONFIGURATION WORD LOCATIONS FOR PIC24FJ256GB210 FAMILY DEVICES

Device	Configuration Word Addresses						
Device	1	2	3	4			
PIC24FJ128GB2XX	157FEh	157FCh	157FAh	157F8h			
PIC24FJ256GB2XX	2ABFEh	2ABFCh	2ABFAh	2ABF8h			

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—				—
bit 23							bit 16

r-x	R/PO-1	R/PO-1	R/PO-1	R/PO-1	r-1	R/PO-1	R/PO-1
reserved	JTAGEN	GCP	GWRP	DEBUG	reserved	ICS1	ICS0
bit 15							bit 8

R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
FWDTEN	WINDIS	ALTVREF ⁽¹⁾	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-16	Unimplemented: Read as '1'
bit 15	Reserved: The value is unknown; program as '0'
bit 14	JTAGEN: JTAG Port Enable bit
	1 = JTAG port is enabled0 = JTAG port is disabled
bit 13	GCP: General Segment Program Memory Code Protection bit
	 1 = Code protection is disabled 0 = Code protection is enabled for the entire program memory space
bit 12	GWRP: General Segment Code Flash Write Protection bit
	1 = Writes to program memory are allowed0 = Writes to program memory are not allowed
bit 11	DEBUG: Background Debugger Enable bit
	1 = Device resets into Operational mode0 = Device resets into Debug mode
bit 10	Reserved: Always maintain as '1'
bit 9-8	ICS<1:0>: Emulator Pin Placement Select bits
	 11 = Emulator functions are shared with PGEC1/PGED1 10 = Emulator functions are shared with PGEC2/PGED2 01 = Emulator functions are shared with PGEC3/PGED3 00 = Reserved; do not use
bit 7	FWDTEN: Watchdog Timer Enable bit
	1 = Watchdog Timer is enabled0 = Watchdog Timer is disabled
bit 6	WINDIS: Windowed Watchdog Timer Disable bit
	 1 = Standard Watchdog Timer is enabled 0 = Windowed Watchdog Timer is enabled; FWDTEN must be '1'
bit 5	ALTVREF: Alternate VREF Pin Selection bit ⁽¹⁾
	 1 = VREF is on a default pin (VREF+ on RA10 and VREF- on RA9) 0 = VREF is on an alternate pin (VREF+ on RB0 and VREF- on RB1)

Note 1: Unimplemented in 64-pin devices, maintain at '1' (VREF+ on RB0 and VREF- on RB1).

REGISTER 26-1: CW1: FLASH CONFIGURATION WORD 1 (CONTINUED)

- bit 4 FWPSA: WDT Prescaler Ratio Select bit
 - 1 = Prescaler ratio of 1:128
 - 0 = Prescaler ratio of 1:32
- bit 3-0 WDTPS<3:0>: Watchdog Timer Postscaler Select bits
 - 1111 = 1:32,768 1110 = 1:16,384 1101 **= 1:8,192** 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1
- Note 1: Unimplemented in 64-pin devices, maintain at '1' (VREF+ on RB0 and VREF- on RB1).

-	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	_	—		—	_		_			
bit 23	•						bit 16			
R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1			
IESO	PLLDIV2	PLLDIV1	PLLDIV0	PLL96MHZ	FNOSC2	FNOSC1	FNOSC0			
bit 15							bit 8			
R/PO-1	R/PO-1	R/PO-1	R/PO-1	r-1	r-1	R/PO-1	R/PO-1			
FCKSM1	FCKSM0	OSCIOFCN	IOL1WAY	reserved	reserved	POSCMD1	POSCMD0			
bit 7		<u> </u>					bit C			
<u> </u>			••							
Legend:		r = Reserved b								
R = Readabl		W = Writable b	bit	U = Unimplem						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	iown			
bit 23-16	Unimplomor	tad: Dood oo '1	,							
bit 15	-	i ted: Read as '1 al External Switc								
DIL 15				ablad						
		ode (Two-Speed ode (Two-Speed								
bit 14-12			• /							
511 14-12	PLLDIV<2:0>: 96 MHz PLL Prescaler Select bits 111 = Oscillator input is divided by 12 (48 MHz input)									
	111 = Oscillator input is divided by 12 (48 MHz input) 110 = Oscillator input is divided by 8 (32 MHz input)									
	101 = Oscillator input is divided by 6 (24 MHz input)									
	100 = Oscillator input is divided by 5 (20 MHz input)									
	011 = Oscillator input is divided by 4 (16 MHz input)									
	010 = Oscillator input is divided by 3 (12 MHz input) 001 = Oscillator input is divided by 2 (8 MHz input)									
		ator input is divid ator input is used								
bit 11		96 MHz PLL Sta								
		PLL is enabled a								
		PLL is software			setting the PL	LEN bit (CLKE)IV<5>))			
bit 10-8		Initial Oscillato	-	,	0	,	,,			
	111 = Fast F	RC Oscillator wit	h Postscaler (l	FRCDIV)						
	110 = Reserved									
		ower RC Oscilla								
		100 = Secondary Oscillator (SOSC) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)								
	UII – FIIIIa		DII modulo							
	010 = Prima			(XTPLL, HSPLL	., ECPLL)					
		ry Oscillator (XT	, HS, EC)	-	-					
	001 = Fast F		, HS, EC) h Postscaler a	-	-					
bit 7-6	001 = Fast F 000 = Fast F	ry Oscillator (XT RC Oscillator wit	, HS, EC) h Postscaler a RC)	nd PLL module	(FRCPLL)	n bits				
bit 7-6	001 = Fast F 000 = Fast F FCKSM<1:0> 1x = Clock s	ry Oscillator (XT C Oscillator wit C Oscillator (FF Clock Switchin witching and Fa	; HS, EC) h Postscaler a RC) ng and Fail-Sa ill-Safe Clock I	nd PLL module fe Clock Monito Monitor are disa	(FRCPLL) or Configuratio	n bits				
bit 7-6	001 = Fast F 000 = Fast F FCKSM<1:0> 1x = Clock s 01 = Clock s	ry Oscillator (XT C Oscillator wit C Oscillator (FF C Clock Switchin witching and Fa witching is enab	; HS, EC) h Postscaler a RC) ng and Fail-Sa ill-Safe Clock I bled, Fail-Safe	nd PLL module fe Clock Monito Monitor are disa Clock Monitor i	(FRCPLL) or Configuratio bled s disabled	n bits				
bit 7-6 bit 5	001 = Fast F 000 = Fast F FCKSM<1:02 1x = Clock s 01 = Clock s 00 = Clock s	ry Oscillator (XT RC Oscillator wit RC Oscillator (FF >: Clock Switching switching and Fa switching is enab	; HS, EC) h Postscaler a RC) ng and Fail-Sa il-Safe Clock I bled, Fail-Safe bled, Fail-Safe	nd PLL module fe Clock Monito Monitor are disa Clock Monitor i	(FRCPLL) or Configuratio bled s disabled	n bits				
	001 = Fast F 000 = Fast F FCKSM<1:02 1x = Clock s 01 = Clock s 00 = Clock s	ry Oscillator (XT RC Oscillator wit RC Oscillator (FF >: Clock Switchin switching and Fa switching is enab switching is enab OSCO Pin Conf	; HS, EC) h Postscaler a RC) ng and Fail-Sa il-Safe Clock I bled, Fail-Safe bled, Fail-Safe figuration bit	nd PLL module fe Clock Monito Monitor are disa Clock Monitor i	(FRCPLL) or Configuratio bled s disabled	n bits				
	001 = Fast F 000 = Fast F FCKSM<1:02 1x = Clock s 01 = Clock s 00 = Clock s OSCIOFCN: If POSCMD<	ry Oscillator (XT RC Oscillator wit RC Oscillator (FF >: Clock Switching switching and Fa switching is enab	; HS, EC) h Postscaler a RC) ng and Fail-Sa il-Safe Clock I bled, Fail-Safe bled, Fail-Safe figuration bit	nd PLL module fe Clock Monito Monitor are disa Clock Monitor i Clock Monitor i	(FRCPLL) or Configuratio bled s disabled	n bits				
	001 = Fast F 000 = Fast F FCKSM<1:02 1x = Clock s 01 = Clock s 00 = Clock s OSCIOFCN: If POSCMD	ry Oscillator (XT RC Oscillator wit RC Oscillator (FF >: Clock Switchin switching and Fa switching is enab osco Pin Conf 1:0> = 11 or 000	; HS, EC) h Postscaler a RC) ng and Fail-Sa il-Safe Clock I bled, Fail-Safe bled, Fail-Safe iguration bit <u>:</u> itions as CLKC	nd PLL module fe Clock Monito Monitor are disa Clock Monitor i Clock Monitor i	(FRCPLL) or Configuratio bled s disabled	n bits				
	001 = Fast F 000 = Fast F FCKSM<1:0> 1x = Clock s 01 = Clock s 00 = Clock s OSCIOFCN: If POSCMD< 1 = OSCO/C 0 = OSCO/C	ry Oscillator (XT RC Oscillator wit RC Oscillator (FF >: Clock Switchin switching and Fa switching is enab osco Pin Conf 1:0> = 11 or 000 CLKO/RC15 func	; HS, EC) h Postscaler a RC) ng and Fail-Sa il-Safe Clock I oled, Fail-Safe oled, Fail-Safe figuration bit tions as CLKC tions as port I	nd PLL module fe Clock Monito Monitor are disa Clock Monitor i Clock Monitor i O (Fosc/2) O (RC15)	(FRCPLL) or Configuratio bled s disabled	n bits				

REGISTER 26-2: CW2: FLASH CONFIGURATION WORD 2 (CONTINUED)

- bit 4 **IOL1WAY:** IOLOCK One-Way Set Enable bit
 - 1 = The IOLOCK bit (OSCCON<6>) can be set once, provided the unlock sequence has been completed. Once set, the Peripheral Pin Select registers cannot be written to a second time.
 - 0 = The IOLOCK bit can be set and cleared as needed, provided the unlock sequence has been completed
- bit 3-2 Reserved: Always maintain as '1'
- bit 1-0 **POSCMD<1:0>:** Primary Oscillator Configuration bits
 - 11 = Primary Oscillator is disabled
 - 10 = HS Oscillator mode is selected
 - 01 = XT Oscillator mode is selected
 - 00 = EC Oscillator mode is selected

REGISTER 26-3: CW3: FLASH CONFIGURATION WORD 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 23							bit 16

R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
WPEND	WPCFG	WPDIS	ALTPMP ⁽¹⁾	WUTSEL1	WUTSEL0	SOSCSEL1	SOSCSEL0
bit 15			- -				bit 8

| R/PO-1 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| WPFP7 | WPFP6 | WPFP5 | WPFP4 | WPFP3 | WPFP2 | WPFP1 | WPFP0 |
| bit 7 | | | | | | | bit 0 |

Legend:	PO = Program-Once bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-16	Unimplemented: Read as '1'
bit 15	WPEND: Segment Write Protection End Page Select bit
	 1 = Protected code segment upper boundary is at the last page of program memory; the lower boundary is the code page specified by WPFP<7:0> 0 = Protected code segment lower boundary is at the bottom of the program memory (000000h); upper boundary is the code page specified by WPFP<7:0>
bit 14	WPCFG: Configuration Word Code Page Write Protection Select bit
	 1 = Last page (at the top of program memory) and Flash Configuration Words are not write-protected⁽³⁾ 0 = Last page and Flash Configuration Words are write-protected, provided WPDIS = '0'
bit 13	WPDIS: Segment Write Protection Disable bit
	1 = Segmented code protection is disabled
	 0 = Segmented code protection is enabled; protected segment is defined by the WPEND, WPCFG and WPFPx Configuration bits
bit 12	ALTPMP: Alternate EPMP Pin Mapping bit ⁽¹⁾
	1 = EPMP pins are in default location mode
	0 = EPMP pins are in alternate location mode
Note 1:	Unused in 64-pin devices, maintain at '1'.
2:	Ensure that the SCLKI pin is made a digital input while using this configuration, see Table 10-2.
3:	Regardless of WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Word's page,

the Configuration Word's page is protected.

REGISTER 26-3: CW3: FLASH CONFIGURATION WORD 3 (CONTINUED)

- bit 11-10 WUTSEL<1:0>: Voltage Regulator Standby Mode Wake-up Time Select bits
 - 11 = Default regulator start-up time is used
 - 01 = Fast regulator start-up time is used
 - x_0 = Reserved; do not use

bit 9-8 SOSCSEL<1:0>: SOSC Selection Configuration bits

- 11 = Secondary oscillator is in Default (high drive strength) Oscillator mode
- 10 = Reserved; do not use
- 01 = Secondary oscillator is in Low-Power (low drive strength) Oscillator mode
- 00 = External clock (SCLKI) or Digital I/O mode⁽²⁾
- bit 7-0 WPFP<7:0>: Write Protected Code Segment Boundary Page bits

Designates the 512 instruction words page boundary of the protected code segment. If WPEND = 1:

Specifies the lower page boundary of the code-protected segment; the last page being the last implemented page in the device.

If WPEND = 0:

Specifies the upper page boundary of the code-protected segment; Page 0 being the lower boundary.

- Note 1: Unused in 64-pin devices, maintain at '1'.
 - 2: Ensure that the SCLKI pin is made a digital input while using this configuration, see Table 10-2.
 - **3:** Regardless of WPCFG status, if WPEND = 1 or if WPFP corresponds to the Configuration Word's page, the Configuration Word's page is protected.

REGISTER 26-4: CW4: FLASH CONFIGURATION WORD 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 23							bit 16

| r-1 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| reserved |
| bit 15 | | | | | | | bit 8 |

| r-1 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| reserved |
| bit 7 | | | | | | | bit 0 |

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-16 Unimplemented: Read as '0'

bit 15-0 **Reserved:** Always maintain as '1'

REGISTER 26-5: DEVID: DEVICE ID REGISTER

| U-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| — | _ | _ | - | — | | - | — |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| R | R | R | R | R | R | R | R |
| FAMID7 | FAMID6 | FAMID5 | FAMID4 | FAMID3 | FAMID2 | FAMID1 | FAMID0 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R | R | R | R | R | R | R | R |
| DEV7 | DEV6 | DEV5 | DEV4 | DEV3 | DEV2 | DEV1 | DEV0 |
| bit 7 | | | | | | | bit 0 |

- bit 23-16 Unimplemented: Read as '1'
- bit 15-8 **FAMID<7:0>:** Device Family Identifier bits 01000001 = PIC24FJ256GB210 family
- bit 7-0 **DEV<7:0>:** Individual Device Identifier bits 00000000 = PIC24FJ128GB206 0000010 = PIC24FJ128GB210 00000100 = PIC24FJ256GB206 00000110 = PIC24FJ256GB210

REGISTER 26-6: DEVREV: DEVICE REVISION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 23	- -				•		bit 16
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	_	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R	R	R	R
—	—	—	—	REV3	REV2	REV1	REV0
bit 7							bit 0
Legend: R =	Readable bit			U = Unimpler	mented bit		

bit 23-4 Unimplemented: Read as '0'

bit 3-0 **REV<3:0>:** Device Revision Identifier bits

26.2 On-Chip Voltage Regulator

All PIC24FJ256GB210 family devices power their core digital logic at a nominal 1.8V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24FJ256GB210 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator is controlled by the ENVREG pin. Tying VDD to the pin enables the regulator, which in turn, provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR capacitor (such as ceramic) must be connected to the VCAP pin (Figure 26-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor (CEFC) is provided in **Section 29.1 "DC Characteristics"**.


26.2.1 VOLTAGE REGULATOR LOW-VOLTAGE DETECTION

When the on-chip regulator is enabled, it provides a constant voltage of 1.8V nominal to the digital core logic.

The regulator can provide this level from a VDD of about 2.1V, all the way up to the device's VDDMAX. It does not have the capability to boost VDD levels. In order to prevent "brown-out" conditions when the voltage drops too low for the regulator, the Brown-out Reset occurs. Then the regulator output follows VDD with a typical voltage drop of 300 mV.

To provide information about when the regulator voltage starts reducing, the on-chip regulator includes a simple Low-Voltage Detect circuit, which sets the Low-Voltage Detect Interrupt Flag, LVDIF (IFS4<8>). This can be used to generate an interrupt to trigger an orderly shutdown.

FIGURE 26-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



26.2.2 ON-CHIP REGULATOR AND POR

When the voltage regulator is enabled, it takes approximately 10 μ s for it to generate output. During this time, designated as TVREG, code execution is disabled. TVREG is applied every time the device resumes operation after any power-down, including Sleep mode. TVREG is determined by the status of the VREGS bit (RCON<8>) and the WUTSEL Configuration bits (CW3<11:10>). Refer to **Section 29.0 "Electrical Characteristics"** for more information on TVREG.

26.2.3 ON-CHIP REGULATOR AND BOR

When the on-chip regulator is enabled, PIC24FJ256GB210 family devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain the output level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR (RCON<1>) flag bit. The brown-out voltage specifications are provided in **Section 7.** "**Reset**" (DS39712) in the "*PIC24F Family Reference Manual*".

Note:	For more information, see Section 29.0
	"Electrical Characteristics". The infor-
	mation in this data sheet supersedes the
	information in the FRM.

26.2.4 VOLTAGE REGULATOR STANDBY MODE

When enabled, the on-chip regulator always consumes a small incremental amount of current over IDD/IPD, including when the device is in Sleep mode, even though the core digital logic does not require power. To provide additional savings in applications where power resources are critical, the regulator can be made to enter Standby mode on its own whenever the device goes into Sleep mode. This feature is controlled by the VREGS bit (RCON<8>). Clearing the VREGS bit enables the Standby mode. When waking up from Standby mode, the regulator needs to wait for TVREG to expire before wake-up.

The regulator wake-up time required for Standby mode is controlled by the WUTSEL<1:0> (CW3<11:10>) Configuration bits. The regulator wake-up time is lower when WUTSEL<1:0> = 01, and higher when WUTSEL<1:0> = 11. Refer to the TVREG specification in Table 29-10 for regulator wake-up time.

When the regulator's Standby mode is turned off (VREGS = 1), the device wakes up without waiting for TVREG. However, with the VREGS bit set, the power consumption while in Sleep mode will be approximately 40 μ A higher than what it would be if the regulator was allowed to enter Standby mode.

26.3 Watchdog Timer (WDT)

For PIC24FJ256GB210 family devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT Time-out period (TWDT) of 1 ms in 5-bit mode or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPS<3:0> Configuration bits (CW1<3:0>), which allows the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler time-out periods, ranging from 1 ms to 131 seconds, can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was




FIGURE 26-2: WDT BLOCK DIAGRAM

executed. The corresponding SLEEP or IDLE (RCON<3:2>) bit will need to be cleared in software after the device wakes up.

The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note:	The CLRWDT and PWRSAV instructions
	clear the prescaler and postscaler counts
	when executed.

26.3.1 WINDOWED OPERATION

The Watchdog Timer has an optional Fixed-Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.

Windowed WDT mode is enabled by programming the WINDIS Configuration bit (CW1<6>) to '0'.

26.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN Configuration bit. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN Control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

26.4 Program Verification and Code Protection

PIC24FJ256GB210 family devices provide two complimentary methods to protect application code from overwrites and erasures. These also help to protect the device from inadvertent configuration changes during run time.

26.4.1 GENERAL SEGMENT PROTECTION

For all devices in the PIC24FJ256GB210 family, the on-chip program memory space is treated as a single block, known as the General Segment (GS). Code protection for this block is controlled by one Configuration bit, GCP. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.

Write protection is controlled by the GWRP bit in the Configuration Word. When GWRP is programmed to '0', internal write and erase operations to program memory are blocked.

26.4.2 CODE SEGMENT PROTECTION

In addition to global General Segment protection, a separate subrange of the program memory space can be individually protected against writes and erases. This area can be used for many purposes where a separate block of write and erase-protected code is needed, such as bootloader applications. Unlike common boot block implementations, the specially protected segment in the PIC24FJ256GB210 family devices can be located by the user anywhere in the program space and configured in a wide range of sizes.

Code segment protection provides an added level of protection to a designated area of program memory by disabling the NVM safety interlock whenever a write or erase address falls within a specified range. It does not override General Segment protection controlled by the GCP or GWRP bits. For example, if GCP and GWRP are enabled, enabling segmented code protection for the bottom half of program memory does not undo the General Segment protection for the top half. The size and type of protection for the segmented code range are configured by the WPFPx, WPEND, WPCFG and WPDIS bits in Configuration Word 3. Code segment protection is enabled by programming the WPDIS bit (= 0). The WPFP bits specify the size of the segment to be protected by specifying the 512-word code page that is the start or end of the protected segment. The specified region is inclusive, therefore, this page will also be protected.

The WPEND bit determines if the protected segment uses the top or bottom of the program space as a boundary. Programming WPEND (= 0) sets the bottom of program memory (000000h) as the lower boundary of the protected segment. Leaving WPEND unprogrammed (= 1) protects the specified page through the last page of implemented program memory, including the Configuration Word locations.

A separate bit, WPCFG, is used to protect the last page of program space, including the Flash Configuration Words. Programming WPCFG (= 0) protects the last page in addition to the pages selected by the WPEND and WPFP<7:0> bits setting. This is useful in circumstances where write protection is needed for both the code segment in the bottom of the memory and the Flash Configuration Words.

The various options for segment code protection are shown in Table 26-2.

26.4.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against inadvertent or unwanted changes or reads in two ways. The primary protection method is the same as that of the RP registers – shadow registers contain a complimentary value which is constantly compared with the actual value. To safeguard against unpredictable events, Configuration bit changes resulting from individual cell level disruptions (such as ESD events) will cause a parity error and trigger a device Reset.

The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the GCP bit is set, the source data for device configuration is also protected as a consequence. Even if General Segment protection is not enabled, the device configuration can be protected by using the appropriate code segment protection setting.

Segmen	t Configura	tion Bits	Write/Eraca Brotastian of Code Segment
WPDIS	WPEND	WPCFG	Write/Erase Protection of Code Segment
1	Х	x	No additional protection is enabled; all program memory protection is configured by GCP and GWRP.
0	1	х	Addresses from the first address of the code page are defined by WPFP<7:0> through the end of implemented program memory (inclusive), write/erase protected, including Flash Configuration Words.
0	0	1	Address 000000h through the last address of the code page is defined by WPFP<7:0> (inclusive), write/erase protected.
0	0	0	Address 000000h through the last address of code page is defined by WPFP<7:0> (inclusive), write/erase protected and the last page, including Flash Configuration Words are write/erase protected.

TABLE 26-2: CODE SEGMENT PROTECTION CONFIGURATION OPTIONS

26.5 JTAG Interface

PIC24FJ256GB210 family devices implement a JTAG interface, which supports boundary scan device testing.

26.6 In-Circuit Serial Programming™

PIC24FJ256GB210 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx), and three other lines for power (VDD), ground (VSS) and MCLR. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

26.7 In-Circuit Debugger

When MPLAB[®] ICD 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, VSS and the PGECx/PGEDx pin pair designated by the ICS Configuration bits. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

NOTES:

27.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

27.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

27.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

27.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

27.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

27.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

27.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

27.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

27.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

27.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easy-to-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

27.10 PICkit 3 In-Circuit Debugger/Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

27.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

27.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

27.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

28.0 INSTRUCTION SET SUMMARY

Note:	This chapter is a brief summary of the									
	PIC24F instruction set architecture and is									
	not intended to be a comprehensive									
	reference source.									

The PIC24F instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 28-1 shows the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 28-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, 'f'
- The destination, which could either be the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register, 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0000h1FFFh}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016383}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388607}; LSB must be '0'
None	Field does not require an entry, may be blank
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register \in { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers \in {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
ADD	ADD	f	f = f + WREG	1	1	C, DC, N, OV, Z
	ADD	f,WREG	WREG = f + WREG	1	1	C, DC, N, OV, Z
	ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C, DC, N, OV, Z
	ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C, DC, N, OV, Z
	ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C, DC, N, OV, Z
ADDC	ADDC	f	f = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,#lit5,Wd	Wd = Wb + Iit5 + (C)	1	1	C, DC, N, OV, Z
AND	AND	f	f = f .AND. WREG	1	1	N, Z
	AND	f,WREG	WREG = f .AND. WREG	1	1	N, Z
	AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N, Z
	AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N, Z
	AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N, Z
ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C, N, OV, Z
	ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N, Z
	ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N, Z
BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
	BRA	GE,Expr	Branch if Greater than or Equal	1	1 (2)	None
	BRA	GEU, Expr	Branch if Unsigned Greater than or Equal	1	1 (2)	None
	BRA	GT, Expr	Branch if Greater than	1	1 (2)	None
	BRA	GTU, Expr	Branch if Unsigned Greater than	1	1 (2)	None
	BRA	LE, Expr	Branch if Less than or Equal	1	1 (2)	None
	BRA	LEU, Expr	Branch if Unsigned Less than or Equal	1	1 (2)	None
	BRA	LT, Expr	Branch if Less than	1	1 (2)	None
	BRA	LTU, Expr	Branch if Unsigned Less than	1	1 (2)	None
	BRA		Branch if Negative	1	1 (2)	None
	BRA	N, Expr	Branch if Not Carry	1	1 (2)	None
		NC, Expr		1		None
	BRA	NN, Expr	Branch if Not Negative Branch if Not Overflow	1	1 (2) 1 (2)	None
	BRA	NOV, Expr		1		
	BRA	NZ,Expr	Branch if Not Zero		1 (2)	None
	BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
	BRA	Expr	Branch Unconditionally	1	2	None
	BRA	Z,Expr	Branch if Zero	1	1 (2)	None
	BRA	Wn	Computed Branch	1	2	None
BSET	BSET	f,#bit4	Bit Set f	1	1	None
	BSET	Ws,#bit4	Bit Set Ws	1	1	None
BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
	BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
	BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
	BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None

TABLE 28-2:	INSTRUCTION SET OVERVIEW

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
	BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
BTST	BTST	f,#bit4	Bit Test f	1	1	Z
	BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
	BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
	BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
	BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
	BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
	BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
CALL	CALL	lit23	Call Subroutine	2	2	None
	CALL	Wn	Call Indirect Subroutine	1	2	None
CLR	CLR	f	f = 0x0000	1	1	None
	CLR	WREG	WREG = 0x0000	1	1	None
	CLR	Ws	Ws = 0x0000	1	1	None
CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO, Sleep
COM	COM	f	f = f	1	1	N, Z
	COM	f,WREG	WREG = f	1	1	N, Z
	СОМ	Ws,Wd	$Wd = \overline{Ws}$	1	1	N, Z
CP	CP	f	Compare f with WREG	1	1	C, DC, N, OV, Z
Cr	CP	Wb,#lit5	Compare Wb with lit5	1	1	C, DC, N, OV, Z
	CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C, DC, N, OV, Z
CPO	CPO	f	Compare f with 0x0000	1	1	C, DC, N, OV, Z
	CPO	Ws	Compare Ws with 0x0000	1	1	C, DC, N, OV, Z
CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C, DC, N, OV, Z
	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C, DC, N, OV, Z
	CPB	Wb,Ws	Compare Wb with Ws, with Borrow	1	1	C, DC, N, OV, Z
			$(Wb - Ws - \overline{C})$			
CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None
CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None
CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None
CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, Skip if \neq	1	1 (2 or 3)	None
DAW	DAW.B	Wn	Wn = Decimal Adjust Wn	1	1	С
DEC	DEC	f	f = f -1	1	1	C, DC, N, OV, Z
	DEC	f,WREG	WREG = f –1	1	1	C, DC, N, OV, Z
	DEC	Ws,Wd	Wd = Ws - 1	1	1	C, DC, N, OV, Z
DEC2	DEC2	f	f = f - 2	1	1	C, DC, N, OV, Z
	DEC2	f,WREG	WREG = f – 2	1	1	C, DC, N, OV, Z
	DEC2	Ws,Wd	Wd = Ws - 2	1	1	C, DC, N, OV, Z
DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None
DIV	DIV.SW	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UW	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N, Z, C, OV
EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
GOTO	GOTO	Expr	Go to Address	2	2	None
	GOTO	Wn	Go to Indirect	1	2	None
INC	INC	f	f = f + 1	1	1	C, DC, N, OV, Z
	INC	f,WREG	WREG = f + 1	1	1	C, DC, N, OV, Z
	INC	Ws,Wd	Wd = Ws + 1	1	1	C, DC, N, OV, Z
INC2	INC2	f	f = f + 2	1	1	C, DC, N, OV, Z
	INC2	f,WREG	WREG = f + 2	1	1	C, DC, N, OV, Z
	INC2	Ws,Wd	Wd = Ws + 2	1	1	C, DC, N, OV, Z
IOR	IOR	f	f = f .IOR. WREG	1	1	N, Z
	IOR	f,WREG	WREG = f .IOR. WREG	1	1	N, Z
	IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N, Z
	IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N, Z
	IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N, Z
LNK	LNK	#lit14	Link Frame Pointer	1	1	None
LSR	LSR	f	f = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	f,WREG	WREG = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C, N, OV, Z
	LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N, Z
	LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N, Z
MOV	MOV	f,Wn	Move f to Wn	1	1	None
110 V	MOV	[Wns+Slit10],Wnd	Move [Wns+Slit10] to Wnd	1	1	None
	MOV	f	Move (with source) to wind	1	1	N, Z
	MOV	f,WREG	Move f to WREG	1	1	N, Z
	MOV		Move 16-bit Literal to Wn	1	1	None
		#lit16,Wn	Move 8-bit Literal to Wn	1	1	None
	MOV.b	#lit8,Wn	Move Wn to f	1	1	
	MOV	Wn,f		1	1	None
	MOV	Wns,[Wns+Slit10]	Move Wns to [Wns+Slit10]		1	None
	MOV	Wso,Wdo	Move Ws to Wd	1		None
	MOV	WREG, f	Move WREG to f	1	1	N, Z
	MOV.D	Wns,Wd	Move Double from W(ns):W(ns+1) to Wd	1	2	None
	MOV.D	Ws,Wnd	Move Double from Ws to W(nd+1):W(nd)	1	2	None
MUL	MUL.SS	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Signed(Ws)	1	1	None
	MUL.SU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(Ws)	1	1	None
	MUL.US	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Signed(Ws)	1	1	None
	MUL.UU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(Ws)	1	1	None
	MUL.SU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(lit5)	1	1	None
	MUL.UU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(lit5)	1	1	None
	MUL	f	W3:W2 = f * WREG	1	1	None
NEG	NEG	f	$f = \overline{f} + 1$	1	1	C, DC, N, OV, Z
	NEG	f,WREG	WREG = \overline{f} + 1	1	1	C, DC, N, OV, Z
	NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C, DC, N, OV, Z
NOP	NOP		No Operation	1	1	None
	NOPR		No Operation	1	1	None
POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
	POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd+1)	1	2	None
	POP.S		Pop Shadow Registers	1	1	All
PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
	PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
	PUSH.D	Wns	Push W(ns):W(ns+1) to Top-of-Stack (TOS)	1	2	None
	PUSH.S		Push Shadow Registers	1	1	None

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO, Sleep
RCALL	RCALL	Expr	Relative Call	1	2	None
	RCALL	Wn	Computed Call	1	2	None
REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
RESET	RESET		Software Device Reset	1	1	None
RETFIE	RETFIE		Return from Interrupt	1	3 (2)	None
RETLW	RETLW	#lit10,Wn	Return with Literal in Wn	1	3 (2)	None
RETURN	RETURN		Return from Subroutine	1	3 (2)	None
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C, N, Z
	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C, N, Z
	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C, N, Z
RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N, Z
RRC	RRC	f	f = Rotate Right through Carry f	1	1	C, N, Z
	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C, N, Z
	RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C, N, Z
RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N, Z
SE	SE	Ws,Wnd	Wnd = Sign-Extended Ws	1	1	C, N, Z
SETM	SETM	f	f = FFFFh	1	1	None
	SETM	WREG	WREG = FFFFh	1	1	None
	SETM	Ws	Ws = FFFFh	1	1	None
SL	SL	f	f = Left Shift f	1	1	C, N, OV, Z
	SL	f,WREG	WREG = Left Shift f	1	1	C, N, OV, Z
	SL	Ws,Wd	Wd = Left Shift Ws	1	1	C, N, OV, Z
	SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N, Z
	SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N, Z
SUB	SUB	f	f = f – WREG	1	1	C, DC, N, OV, Z
	SUB	f,WREG	WREG = f – WREG	1	1	C, DC, N, OV, Z
	SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C, DC, N, OV, Z
	SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C, DC, N, OV, Z
	SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C, DC, N, OV, Z
SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C, DC, N, OV, Z
GUIDD	SUBB	Wb,#lit5,Wd	Wd = Wb - lit5 - (C)	1	1	C, DC, N, OV, Z
SUBR	SUBR	f	f = WREG – f	1	1	C, DC, N, OV, Z
	SUBR	f,WREG	WREG = WREG - f	1	1	C, DC, N, OV, Z
	SUBR	Wb,Ws,Wd	Wd = Ws - Wb	1	1	C, DC, N, OV, Z
	SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C, DC, N, OV, Z
SUBBR	SUBBR	f	f = WREG - f - (C)	1	1	C, DC, N, OV, Z
	SUBBR	f,WREG	WREG = WREG - f - (\overline{C})	1	1	C, DC, N, OV, Z
	SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C, DC, N, OV, Z
SWAP	SWAP.b	Wn	Wn = Nibble Swap Wn	1	1	None
	SWAP	Wn	Wn = Byte Swap Wn	1	1	None
TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
ULNK	ULNK		Unlink Frame Pointer	1	1	None
XOR	XOR	f	f = f .XOR. WREG	1	1	N, Z
	XOR	f,WREG	WREG = f .XOR. WREG	1	1	N, Z
	XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N, Z
	XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N, Z
	XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N, Z
ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C, Z, N

NOTES:

29.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ256GB210 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ256GB210 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +100°C
Storage temperature	
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any combined analog and digital pin and MCLR, with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss when VDD < 3.0V	
Voltage on any digital only pin with respect to Vss when VDD > 3.0V	0.3V to (+5.5V)
Voltage on VBUS pin with respect to VSS, independent of VDD or VUSB	0.3V to (+5.5V)
Maximum current out of Vss pin	
Maximum current into VDD pin (Note 1)	250 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports (Note 1)	200 mA
Note 4. Maximum allowable summer is a function of device maximum neuron discipation	r (as a Table 20.4)

Note 1: Maximum allowable current is a function of device maximum power dissipation (see Table 29-1).

†NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

29.1 DC Characteristics






TABLE 29-1: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
PIC24FJ256GB210 family:					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Power Dissipation (with ENVREG = 1): Internal Chip Power Dissipation: $PINT = VDD \times (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $PI/O = \Sigma (\{VDD - VOH\} \times IOH) + \Sigma (VOL \times IOL)$	PD	I	Pint + Pi/c)	W
Maximum Allowed Power Dissipation	PDMAX	(TJ	max – Ta)/	θJA	W

TABLE 29-2: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Note
Package Thermal Resistance, 12x12x1 mm TQFP	θJA	69.4	_	°C/W	(Note 1)
Package Thermal Resistance, 10x10x1 mm TQFP	θJA	76.6	—	°C/W	(Note 1)
Package Thermal Resistance, 9x9x0.9 mm QFN	θJA	28.0	_	°C/W	(Note 1)
Package Thermal Resistance, 10x10x1.1 mm BGA	θJA	40.2		°C/W	(Note 1)

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 29-3:	DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS	
-------------	--	--

DC CH	ARACTER	RISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$				o 3.6V (unless otherwise stated) +85°C for Industrial	
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
Operati	ing Voltag	e						
DC10	Supply V	oltage						
	Vdd		VBOR	_	3.6	V	Regulator enabled	
	VCAP ⁽²⁾		_	1.8V	_	V	Regulator enabled	
DC12	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	—	—	V		
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	Vss	_	_	V		
DC17	Svdd	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.05	_	_	V/ms	0-3.3V in 66 ms 0-2.5V in 50 ms	
	VBOR	Brown-out Reset Voltage on VDD Transition, High-to-Low	2.0	2.10	2.2	V	Regulator enabled	
	Vlvd	LVD Trip Voltage	_	VBOR + 0.10		V		

Note 1: This is the limit to which the RAM data can be retained, while the on-chip regulator output voltage starts following the VDD.

2: This is the on-chip regulator output voltage specification.

DC CHARACT	ERISTICS		Standard Operating te	ss otherwise stated) trial					
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions					
Operating Cu	rrent (IDD) ⁽²⁾								
DC20D	0.8	1.3	mA	-40°C					
DC20E	0.8	1.3	mA	+25°C	3.3∨ ⁽³⁾	1 MIPS			
DC20F	0.8	1.3	mA	+85°C					
DC23D	3.0	4.8	mA	-40°C		4 MIPS			
DC23E	3.0	4.8	mA	+25°C	3.3∨ ⁽³⁾				
DC23F	3.0	4.8	mA	+85°C					
DC24D	12.0	18	mA	-40°C					
DC24E	12.0	18	mA	+25°C	3.3∨ ⁽³⁾	16 MIPS			
DC24F	12.0	18	mA	+85°C					
DC31D	55	95	μA	-40°C					
DC31E	55	95	μΑ	+25°C	3.3V ⁽³⁾ LPRC (31 kHz)				
DC31F	135	225	μΑ	+85°C					

TABLE 29-4: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

3: On-chip voltage regulator enabled (ENVREG tied to VDD). Brown-out Reset (BOR) is enabled.

DC CHARAC	TERISTICS		Standard Operating Conditions: 2.2V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical ⁽¹⁾	Max	Units	Conditions				
Idle Current (IIDLE) ⁽²⁾		•	•				
DC40D	170	320	μA	-40°C				
DC40E	170	320	μA	+25°C	3.3∨ ⁽³⁾	1 MIPS		
DC40F	220	380	μA	+85°C				
DC43D	0.6	1.2	mA	-40°C				
DC43E	0.6	1.2	mA	+25°C	3.3∨ ⁽³⁾	4 MIPS		
DC43F	0.7	1.2	mA	+85°C				
DC47D	2.3	4.8	mA	-40°C				
DC47E	2.3	4.8	mA	+25°C	3.3∨ ⁽³⁾	16 MIPS		
DC47F	2.4	4.8	mA	+85°C				
DC50D	0.8	1.8	mA	-40°C		FRC (4 MIPS)		
DC50E	0.8	1.8	mA	+25°C	3.3∨ ⁽³⁾			
DC50F	1.0	1.8	mA	+85°C				
DC51D	40.0	85	μA	-40°C		LPRC (31 kHz)		
DC51E	40.0	85	μA	+25°C	3.3∨ ⁽³⁾			
DC51F	120.0	210	μA	+85°C				

TABLE 29-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IIDLE current is measured with the core off; OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

3: On-chip voltage regulator enabled (ENVREG tied to VDD). Brown-out Reset (BOR) is enabled.

TABLE 29-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		Standard Operating Conditions: 2.2V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Parameter No.	Typical ⁽¹⁾	Max	Units			Conditions			
Power-Down	Current (IPD) ⁽	2)	•	•					
DC60D	20.0	45	μA	-40°C					
DC60E	20.0	45	μA	+25°C	3.3∨ ⁽³⁾	Rece never down ourrent(4)			
DC60H	55.0	105	μA	+60°C	3.30(*)	Base power-down current ⁽⁴⁾			
DC60F	95.0	185	μA	+85°C					
DC61D	1.0	3.5	μA	-40°C					
DC61E	1.0	3.5	μA	+25°C	3.3∨ ⁽³⁾	31 kHz LPRC oscillator with RTCC, WDT or Timer1: ∆ILPRC ⁽⁴⁾			
DC61H	1.0	3.5	μA	+60°C	3.30(*)				
DC61F	2.5	6.5	μA	+85°C					
DC62D	1.5	6	μA	-40°C					
DC62E	1.5	6	μA	+25°C	3.3∨ ⁽³⁾	Low drive strength, 32 kHz crystal			
DC62H	1.5	6	μA	+60°C	3.30(*)	with RTCC or Timer1: ∆lsosc; SOSCSEL<1:0> = 01 ⁽⁴⁾			
DC62F	8.0	18	μA	+85°C					
DC63D	4.0	18	μA	-40°C					
DC63E	4.0	18	μA	+25°C	3.3∨ ⁽³⁾	32 kHz crystal			
DC63H	6.5	18	μA	+60°C	3.30(3)	with RTCC or Timer1: ∆lsosc; SOSCSEL<1:0> = 11 ⁽⁴⁾			
DC63F	12.0	25	μA	+85°C	1				

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with the device in Sleep mode (all peripherals and clocks are shut down). All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off, PMSLP bit is clear and the Peripheral Module Disable (PMD) bits for all unused peripherals are set.

3: On-chip voltage regulator enabled (ENVREG tied to VDD). Brown-out Reset (BOR) is enabled.

4: The △ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CH	ARACTER	RISTICS	Standard Opera stated)	ting Con	ditions: 2.2	2V to 3.6	V (unless otherwise
		r	Operating tempe	erature	$-40^{\circ}C \le T$	A ≤ +85°	C for Industrial
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
	VIL	Input Low Voltage ⁽³⁾					
DI10		I/O Pins with ST Buffer	Vss	—	0.2 VDD	V	
DI11		I/O Pins with TTL Buffer	Vss		0.15 VDD	V	
DI15		MCLR	Vss	_	0.2 VDD	V	
DI16		OSCI (XT mode)	Vss	_	0.2 VDD	V	
DI17		OSCI (HS mode)	Vss		0.2 VDD	V	
DI18		I/O Pins with I ² C™ Buffer:	Vss	_	0.3 VDD	V	
DI19		I/O Pins with SMBus Buffer:	Vss		0.8	V	SMBus enabled
	Viн	Input High Voltage ⁽³⁾					
DI20		I/O Pins with ST Buffer: with Analog Functions Digital Only	0.8 Vdd 0.8 Vdd		Vdd 5.5	V V	
DI21		I/O Pins with TTL Buffer: with Analog Functions Digital Only	0.25 VDD + 0.8 0.25 VDD + 0.8		Vdd 5.5	V V	
DI25		MCLR	0.8 VDD	_	Vdd	V	
DI26		OSCI (XT mode)	0.7 Vdd		Vdd	V	
DI27		OSCI (HS mode)	0.7 Vdd	_	Vdd	V	
DI28 DI29		I/O Pins with I ² C™ Buffer: with Analog Functions Digital Only I/O Pins with SMBus Buffer:	0.7 Vdd 0.7 Vdd		VDD 5.5	V V	2.5V ≤ VPIN ≤ VDD
DI29		with Analog Functions Digital Only	2.1 2.1		Vdd 5.5	V V	
DI30	ICNPU	CNxx Pull-up Current	15	70	150	μA	VDD = 3.3V, VPIN = VSS
DI30A	ICNPD	CNxx Pull-down Current	150	350	550	μA	VDD = 3.3V, VPIN = VDD
	lı∟	Input Leakage Current ⁽²⁾					
DI50		I/O Ports	—	—	<u>+</u> 1	μA	$Vss \le VPIN \le VDD$, pin at high-impedance
DI51		Analog Input Pins	—	_	<u>+</u> 1	μΑ	$Vss \le VPIN \le VDD$, pin at high-impedance
DI55		MCLR	—	—	<u>+</u> 1	μA	$Vss \leq V PIN \leq V DD$
DI56		OSCI/CLKI	_	_	<u>+</u> 1	μA	$VSS \le VPIN \le VDD,$ EC, XT and HS modes

TABLE 29-7: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Negative current is defined as current sourced by the pin.

3: Refer to Table 1-3 for I/O pins buffer types.

DC CH	ARACTE	RISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
	Vol	Output Low Voltage					
DO10		I/O Ports	_	—	0.4	V	IOL = 6.6mA, VDD = 3.6V
			_	_	0.4	V	IOL = 5.0 mA, VDD = 2.2V
DO16		OSCO/CLKO	—	—	0.4	V	IOL = 6.6 mA, VDD = 3.6V
			—	_	0.4	V	IOL = 5.0 mA, VDD = 2.2V
	Vон	Output High Voltage					
DO20		I/O Ports	3.0	—	—	V	Іон = -3.0 mA, Vdd = 3.6V
			2.4	—	—	V	Іон = -6.0 mA, Vdd = 3.6V
			1.65	—	—	V	Іон = -1.0 mA, VDD = 2.2V
			1.4	—	—	V	Іон = -3.0 mA, Vdd = 2.2V
DO26		OSCO/CLKO	2.4	—	—	V	ІОН = -6.0 mA, VDD = 3.6V
			1.4	_	—	V	Іон = -1.0 mA, Vdd = 2.2V

TABLE 29-8: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 29-9: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	RACTER	RISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
		Program Flash Memory					
D130	Eр	Cell Endurance	10000		—	E/W	-40°C to +85°C
D131	Vpr	VDD for Read	VMIN		3.6	V	VMIN = Minimum operating voltage
D132B		VDD for Self-Timed Write	VMIN		3.6	V	VMIN = Minimum operating voltage
D133A	Tiw	Self-Timed Word Write Cycle Time	—	20	—	μS	
		Self-Timed Row Write Cycle Time	-	1.5	—	ms	
D133B	TIE	Self-Timed Page Erase Time	20	—	40	ms	
D134	TRETD	Characteristic Retention	20		_	Year	If no other specifications are violated
D135	IDDP	Supply Current during Programming	—	16	—	mA	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 29-10: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operati	Operating Conditions: -40°C < TA < +85°C (unless otherwise stated)									
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments			
	Vrgout	Regulator Output Voltage		1.8	—	V				
	Vbg	Internal Band Gap Reference		1.2	—	V				
	CEFC	External Filter Capacitor Value	4.7	10	-	μF	Series resistance < 3 Ohm recommended; < 5 Ohm required.			
	TVREG		_	10	-	μS	VREGS = 1, VREGS = 0 with WUTSEL<1:0> = 01 or any POR or BOR			
				190	—	μS	Sleep wake-up with VREGS = 0 and WUTSEL<1:0> = 11			
	Tbg	Band Gap Reference Start-up Time	_	1	—	ms				


29.2 AC Characteristics and Timing Parameters

The information contained in this section defines the PIC24FJ256GB210 family AC characteristics and timing parameters.

TABLE 29-11: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 2.2V to 3.6V (unless otherwise stated)						
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
	Operating voltage VDD range as described in Section 29.1 "DC Characteristics".						

FIGURE 29-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
DO50	Cosco	OSCO/CLKO Pin	_	-	15	pF	In XT and HS modes when external clock is used to drive OSCI
DO56	Cio	All I/O Pins and OSCO	_	_	50	pF	EC mode
DO58	Св	SCLx, SDAx		—	400	pF	In I ² C™ mode

TABLE 29-12: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 29-3: EXTERNAL CLOCK TIMING



AC CH	ARACTE	RISTICS					V (unless otherwise stated) ; for Industrial
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC mode)	DC 4		32 48	MHz MHz	EC ECPLL
		Oscillator Frequency	3.5 4 10 10 31		10 8 32 32 33	MHz MHz MHz MHz kHz	XT XTPLL HS HSPLL SOSC
OS20	Tosc	Tosc = 1/Fosc	_	—	_	—	See parameter OS10 for Fosc value
OS25	Тсү	Instruction Cycle Time ⁽²⁾	62.5	_	DC	ns	
OS30	TosL, TosH	External Clock in (OSCI) High or Low Time	0.45 x Tosc	—	_	ns	EC
OS31	TosR, TosF	External Clock in (OSCI) Rise or Fall Time	—	—	20	ns	EC
OS40	TckR	CLKO Rise Time ⁽³⁾	—	6	10	ns	
OS41	TckF	CLKO Fall Time ⁽³⁾	—	6	10	ns	

TABLE 29-13: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: Instruction cycle period (Tcr) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.
- **3:** Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).

AC CH	ARACTE	RISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions							
OS50	FPLLI PLL Input Frequency		4	—	48	MHz	ECPLL mode			
	Range ⁽²⁾	4	_	32	MHz	HSPLL mode				
			4	_	8	MHz	XTPLL mode			
OS51	Fsys	PLL Output Frequency Range	95.76	—	96.24	MHz				
OS52	TLOCK	PLL Start-up Time (Lock Time)	-	—	200	μS				
OS53	DCLK	CLKO Stability (Jitter)	-0.25		0.25	%				

Note 1: These parameters are characterized but not tested in manufacturing.

^{2:} Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 29-15: INTERNAL RC ACCURACY

AC CHA	RACTERISTICS	Standard Operating Conditions: 2.2V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Min	Тур	Max	Units	Conditions				
F20	FRC Accuracy @ 8 MHz ^(1,2)	-1	±0.15	1	%	$-40^\circ C \le T \texttt{A} \le +85^\circ C$	$2.2V{\leq}V\text{DD}{\leq}3.6V$		
F21	LPRC @ 31 kHz	-20	—	20	%	$-40^\circ C \le T A \le +85^\circ C$	VCAP (on-chip regulator output voltage) = 1.8V		

Frequency calibrated at 25°C and 3.3V. OSCTUN bits can be used to compensate for temperature drift.
 To achieve this accuracy, physical stress applied to the microcontroller package (ex., by flexing the PCB) must be kept to a minimum.

TABLE 29-16: RC OSCILLATOR START-UP TIME

AC CHA	ARACTERISTICS	Standard Operating Conditions: 2.2V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Characteristic	Min	Тур	Max	Units	Conditions		
	TFRC	_	15	_	μS			
	Tlprc	_	50	_	μS			

TABLE 29-17: RESET AND BROWN-OUT RESET REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.2V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No. Symbol Characteristic			Min	Тур	Мах	Units	Conditions		
SY10	TMCL	MCLR Pulse width (Low)	2	—		μS			
SY12	TPOR	Power-on Reset Delay	_	2	_	μS			
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	-	—	100	ns			
SY25	TBOR	Brown-out Reset Pulse Width	1	_	_	μS	$V \text{DD} \leq V \text{BOR}$		
	Trst	Internal State Reset Time	_	50	_	μS			






TABLE 29-18:	CLKO AND I/O TIMING REQUIREMENTS
--------------	----------------------------------

			Standard Operating Conditions: 2.2V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Conditions			
DO31	TIOR	Port Output Rise Time	—	10	25	ns		
DO32	TIOF	Port Output Fall Time	—	10	25	ns		
DI35	TINP	INTx Pin High or Low Time (input)	20		_	ns		
DI40	Trbp	CNx High or Low Time (input)	2			Тсү		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 29-19: ADC MODULE SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions: 2.2V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
			Device \$	Supply					
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 2.2		Lesser of VDD + 0.3 or 3.6	V			
AD02	AVss	Module Vss Supply	Vss - 0.3	_	Vss + 0.3	V			
			Reference	e Inputs					
AD05	VREFH	Reference Voltage High	AVss + 1.7		AVDD	V			
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD - 1.7	V			
AD07	VREF	Absolute Reference Voltage	AVss – 0.3	-	AVDD + 0.3	V			
			Analog	Input					
AD10	VINH-VINL	Full-Scale Input Span	VREFL	—	Vrefh	V	(Note 2)		
AD11	VIN	Absolute Input Voltage	AVss - 0.3		AVDD + 0.3	V			
AD12	VINL	Absolute Vın∟ Input Voltage	AVss – 0.3		AVDD/2	V			
AD13		Leakage Current	_	±1.0	±610	nA	VINL = AVSS = VREFL = 0V, AVDD = VREFH = $3V$, Source Impedance = $2.5 \text{ k}\Omega$		
AD17	Rin	Recommended Impedance of Analog Voltage Source	—	_	2.5K	Ω	10-bit		
			ADC Ac	curacy					
AD20B	Nr	Resolution	_	10	_	bits			
AD21B	INL	Integral Nonlinearity	_	±1	<±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V		
AD22B	DNL	Differential Nonlinearity	—	±0.5	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V		
AD23B	Gerr	Gain Error	—	±1	±3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V		
AD24B	EOFF	Offset Error	—	±1	±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V		
AD25B		Monotonicity ⁽¹⁾	_		_		Guaranteed		

Note 1: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.

2: Measurements taken with external VREF+ and VREF- used as the ADC voltage reference.

AC CHARACTERISTICS			Standard Operating Conditions: 2.2V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
		Cloc	k Parame	ters				
AD50	Tad	ADC Clock Period	75	—	—	ns	Tcy = 75 ns, AD1CON3 in default state	
AD51	tRC	ADC Internal RC Oscillator Period	—	250	—	ns		
		Con	version R	ate	•			
AD55	tCONV	Conversion Time	_	12	_	TAD		
AD56	FCNV	Throughput Rate	_		500	ksps	AVDD > 2.7V	
AD57	tSAMP	Sample Time	—	1	—	Tad		
	Clock Parameters							
AD61	tPSS	Sample Start Delay from Setting Sample bit (SAMP)	2	—	3	Tad		

TABLE 29-20: ADC CONVERSION TIMING REQUIREMENTS⁽¹⁾


Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

NOTES:

30.0 **PACKAGING INFORMATION**

30.1 **Package Marking Information**

64-Lead TQFP (10x10x1 mm)



(e3) Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available

Alphanumeric traceability code

characters for customer-specific information.


NNN

30.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIM	ETERS	
Dimensior	Dimension Limits		NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149B Sheet 1 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	IILLIMETER	S
Dimensior	n Limits	MIN	NOM	MAX
Number of Pins	N		64	
Pitch	е		0.50 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		9.00 BSC	
Exposed Pad Width	E2	7.05	7.15	7.50
Overall Length	D		9.00 BSC	
Exposed Pad Length	D2	7.05	7.15	7.50
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149B Sheet 2 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimensio	Dimension Limits		NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	W2			7.35
Optional Center Pad Length	T2			7.35
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			0.85
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIM	ETERS	
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	Е		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100A

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [XBGA]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-148A Sheet 1 of 2

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [XBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



DETAIL B

	Units	MILLIMETERS			
Dimensior	n Limits	MIN	NOM	MAX	
Number of Contacts	N		121		
Contact Pitch	e		0.80 BSC		
Overall Height	Α	1.00	1.10	1.20	
Standoff	A1	0.25	0.30	0.35	
Molded Package Thickness	A2	0.55	0.60	0.65	
Overall Width	E	10.00 BSC			
Array Width	E1		8.00 BSC		
Overall Length	D	10.00 BSC			
Array Length	D1	8.00 BSC			
Contact Diameter	b	0.40 TYP			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

3. The outer rows and colums of balls are located with respect to datums A and B.

Microchip Technology Drawing C04-148 Rev A Sheet 2 of 2

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [XBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	Ν	IILLIMETER	S
Dimensio	n Limits	MIN	NOM	MAX
Contact Pitch	E1		0.80 BSC	
Contact Pitch	E2		0.80 BSC	
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Diameter (X121)	X			0.40

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2148A

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (May 2010)

Original data sheet for the PIC24FJ256GB210 family of devices.

NOTES:

INDEX

Α	
A/D Conversion	
10-Bit High-Speed A/D Converter	01
A/D Converter	01
Analog Input Model 3	09
Transfer Function	
AC Characteristics	
A/D Specifications	60
ADC Conversion Timing Requirements	61
Capacitive Loading on Output Pin	56
CLKO and I/O Timing3	59
External Clock Timing 3	57
Internal RC Accuracy 3	58
Load Conditions and Requirements for	
Specifications	55
PLL Clock Timing Specifications	57
RC Oscillator Start-up Time	58
Reset and Brown-out Reset Requirements	58
Timing Parameters	55
Alternate Interrupt Vector Table (AIVT)	91
Assembler	
MPASM Assembler	36

В

Block Diagram
CRC
Block Diagrams
10-Bit High-Speed A/D Converter
16-Bit Asynchronous Timer3 and Timer5 187
16-Bit Synchronous Timer2 and Timer4 187
16-Bit Timer1 Module183
32-Bit Timer2/3 and Timer4/5 186
96 MHz PLL 145
Accessing Program Space Using Table
Operations74
Addressing for Table Registers
BDT Mapping for Endpoint Buffering Modes
CALL Stack Frame72
Comparator Voltage Reference
CPU Programmer's Model 39
CRC Shift Engine Detail293
CTMU Connections and Internal Configuration
for Capacitance Measurement
CTMU Typical Connections and Internal
Configuration for Pulse Delay Generation 320
CTMU Typical Connections and Internal
Configuration for Time Measurement
Data Access From Program Space Address
Generation73
EDS Address Generation for Read Operations 69
EDS Address Generation for Write Operations
Extended Data Space 68
I ² C Module
Individual Comparator Configurations,
CREF = 0
Individual Comparator Configurations,
CREF = 1 and CVREFP = 0
Individual Comparator Configurations,
CREF = 1 and CVREFP = 1
Input Capture 191
On-Chip Regulator Connections
Output Compare (16-Bit Mode) 196

Output Compare (Double-Buffered,	
16-Bit PWM Mode)	198
PIC24F CPU Core	38
PIC24FJ256GB210 Family (General)	19
PSV Operation (Higher Word)	76
PSV Operation (Lower Word)	76
Reset System	85
RTCC	281
Shared I/O Port Structure	151
SPI Master, Frame Master Connection	214
SPI Master, Frame Slave Connection	214
SPI Master/Slave Connection (Enhanced	
Buffer Modes)	213
SPI Master/Slave Connection (Standard Mode)	213
SPI Slave, Frame Master Connection	214
SPI Slave, Frame Slave Connection	214
SPIx Module (Enhanced Mode)	207
SPIx Module (Standard Mode)	206
System Clock	137
Triple Comparator Module	311
UART (Simplified)	225
USB OTG Device Mode Power Modes	235
USB OTG Dual Power Example	236
USB OTG External Pull-up for Full-Speed	
Device Mode	235
USB OTG Interface Example	237
USB OTG Interrupt Funnel	243
USB OTG Module	234
USB OTG Self-Power Only	235
Watchdog Timer (WDT)	331

C

C Compilers	
MPLAB C18	336
Charge Time Measurement Unit (CTMU)	319
Key Features	
Charge Time Measurement Unit. See CTMU.	
Code Examples	
Basic Sequence for Clock Switching in Assembly Configuring UART1 I/O Input/Output	144
Functions (PPS)	162
EDS Read Code From Program Memory	
in Assembly	77
EDS Read Code in Assembly	69
EDS Write Code in Assembly	70
Erasing a Program Memory Block (Assembly)	82
I/O Port Write/Read in 'C'	157
I/O Port Write/Read in Assembly	
Initiating a Programming Sequence	
PWRSAV Instruction Syntax	149
Setting the RTCWREN Bit	282
Single-Word Flash Programming	
Single-Word Flash Programming ('C' Language)	84
Code Protection	332
Code Segment Protection	
Configuration Options	333
Configuration Register Protection	
Comparator Voltage Reference	317
Configuring	317
Configuration Bits	323
Core Features	15

CPU

Arithmetic Logic Unit (ALU)	41
Control Registers	40
Core Registers	
Programmer's Model	37
CRC	
32-Bit Programmable Cyclic Redundancy Check	293
Polynomials	294
Setup Examples for 16 and 32-Bit Polynomials	294
User Interface	294
СТМИ	
Measuring Capacitance	319
Measuring Time	320
Pulse Generation and Delay	320
Customer Change Notification Service	382
Customer Notification Service	382
Customer Support	382

D

Data Memory	
Address Space	45
Extended Data Space (EDS)	
Memory Map	
Near Data Space	
SFR Space	
Software Stack	72
Space Organization, Alignment	
DC Characteristics	
I/O Pin Input Specifications	
I/O Pin Output Specifications	
Idle Current	
Operating Current	
Program Memory	
Temperature and Voltage Specifications	
Thermal Conditions	
Voltage Regulator Specifications	
Development Support	
Device Features	
100/121Pin	
64-Pin	
Doze Mode	

Е

Electrical Characteristics	
Absolute Maximum Ratings	347
V/F Graph	348
Enhanced Parallel Master Port. See EPMP	269
ENVREG Pin	330
EPMP	269
ALTPMP Setting	
Key Features	
Master Port Pins	
Equations	
16-Bit, 32-Bit CRC Polynomials	294
A/D Conversion Clock Period	308
Baud Rate Reload Calculation	219
Calculating the PWM Period	198
Calculation for Maximum PWM Resolution	199
Estimating USB Transceiver Current	
Consumption	
Relationship Between Device and SPI	
Clock Speed	215
RTCC Calibration	290
UART Baud Rate with BRGH = 0	226
UART Baud Rate with BRGH = 1	226

Errata Extended Data Space (EDS)	
F	
Flash Configuration Words 44	, 323
Flash Program Memory	
Enhanced ICSP Operation	
JTAG Operation	80
Programming Algorithm	82
RTSP Operation	
Single-Word Programming	
Table Instructions	79
I	
I/O Ports	
Analog Port Pins Configuration	. 152
Analog/Digital Function of an I/O Pin	
Input Change Notification	
Open-Drain Configuration	
Parallel (PIO)	
Peripheral Pin Select	
Pull-ups and Pull-Downs	
Selectable Input Sources	
Write/Read Timing I ² C	. 152
Clock Rates	
Reserved Addresses	
Setting Baud Rate as Bus Master	
Slave Address Masking	
Idle Mode	. 150
Input Capture	400
32-Bit Mode (Cascaded)	
Operations	
Synchronous and Trigger Modes Input Capture with Dedicated Timers	
Input Voltage Levels for Port or Pin	. 191
Tolerated Description Input	152
Instruction Set	. 102
Opcode Symbols	340
Overview	
Summary	
Instruction-Based Power-Saving Modes 149	
Interfacing Program and Data Spaces	72
Inter-Integrated Circuit. See I ² C.	
Internet Address	. 382
Interrupt Vector Table (IVT)	91
Interrupts	
Control and Status Registers	
Implemented Vectors	
Reset Sequence	
Setup and Service Procedures	
Trap Vector Details	
Vector Table	92
J JTAG Interface	333
K	
	200
Key Features	. 323

Μ

Memory Organization	
Microchip Internet Web Site	382
MPLAB ASM30 Assembler, Linker, Librarian	336
MPLAB Integrated Development Environment	
Software	335
MPLAB PM3 Device Programmer	338
MPLAB REAL ICE In-Circuit Emulator System	
MPLINK Object Linker/MPLIB Object Librarian	336

Ν

ce
ce

0

Oscillator Configuration	
96 MHz PLL	144
Clock Selection	138
Clock Switching	143
Sequence	143
CPU Clocking Scheme	138
Initial Configuration on POR	138
USB Operations	146
Output Compare	
32-Bit Mode (Cascaded)	195
Synchronous and Trigger Modes	195
Output Compare with Dedicated Timers	195

Ρ

Packaging	
Details	
Marking	
Peripheral Enable Bits	150
Peripheral Module Disable Bits	150
Peripheral Pin Select (PPS)	158
Available Peripherals and Pins	158
Configuration Control	161
Considerations for Use	162
Input Mapping	158
Mapping Exceptions	161
Output Mapping	160
Peripheral Priority	158
Registers	163
Pin Descriptions	
100-Pin Devices	
121-Pin (BGA) Devices	11
64-Pin Devices	6
Pin Diagrams	
100-Pin TQFP	7
121-Pin BGA	10
64-Pin TQFP/QFN	5
Pinout Descriptions	20
POR	
and On-Chip Voltage Regulator	
Power-Saving Features	
Clock Frequency and Clock Switching	149
Instruction-Based Modes	149
Power-up Requirements	
Product Identification System	384
Program Memory	
Access Using Table Instructions	74
Address Construction	
Address Space	
Flash Configuration Words	44
Memory Maps	43
Organization	
Reading From Program Memory Using EDS	75

Puls	ram Verification	
	e-Width Modulation (PWM) Mode	197
Puls	e-Width Modulation. See PWM.	
PWN		
	Duty Cycle and Period	198
_		
R		
D		202
	der Response	
Refe	rence Clock Output	147
Reai	ster Maps	
	A/D Converter	50
	ANCFG	62
	ANSEL	62
	Comparators	64
	CPU Core	
	CRC	64
	CTMU	60
	I ² C [™]	
	ICN	49
	Input Capture	52
	Interrupt Controller	
	•	
	NVM	
	Output Compare	53
	Pad Configuration	58
	-	
	Peripheral Pin Select	
	PMD	67
	PORTA	56
	PORTB	56
	PORTC	
	PORTD	57
	PORTE	. 57
	PORTF	
	PORTG	58
	RTCC	63
	SPI	
	System	67
	Timers	51
	UART	
	USB OTG	55
Regi	sters	61
Regi	sters	61
Regi	sters AD1CHS (A/D Input Select)	61 306
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1)	61 306 303
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2)	61 306 303 304
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1)	61 306 303 304
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3)	61 306 303 304 305
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High)	61 306 303 304 305 308
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low)	61 306 303 304 305 308 307
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration)	61 306 303 304 305 308 307 285
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration)	61 306 303 304 305 308 307 285
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALMINSEC (Alarm Minutes and Seconds Value)	61 306 303 304 305 308 307 285 289
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value)	61 306 303 304 305 308 307 285 289 288
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value)	61 306 303 304 305 308 307 285 289 288
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value)	61 306 303 304 305 308 307 285 289 288
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference	61 306 303 304 305 308 307 285 289 288 289
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration)	61 306 303 304 305 308 307 285 289 288 289 288 289
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Configuration) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Configuration) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 154
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSD (PORTD Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 154 154
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSD (PORTD Analog Function Selection) ANSE (PORTE Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 155
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSD (PORTD Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 155
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Configuration) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSD (PORTD Analog Function Selection) ANSE (PORTE Analog Function Selection) ANSE (PORTE Analog Function Selection) ANSF (PORTF Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 155 155
Regi	sters AD1CHS (A/D Input Select)AD1CON1 (A/D Control 1)AD1CON2 (A/D Control 2)AD1CON3 (A/D Control 2)AD1COSH (A/D Input Scan Select, High)AD1CSSH (A/D Input Scan Select, Low)ALCFGRPT (Alarm Configuration)ALCFGRPT (Alarm Minutes and Seconds Value)ALMTHDY (Alarm Month and Day Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Meekday and Hours Value)ANSG (PORTA Analog Function Selection)ANSB (PORTB Analog Function Selection)ANSD (PORTD Analog Function Selection)ANSE (PORTE Analog Function Selection)ANSE (PORTE Analog Function Selection)ANSF (PORTF Analog Function Selection)ANSF (PORTF Analog Function Selection)ANSG (PORTG Analog Function Selection)ANSG (PORTG Analog Function Selection)ANSG (PORTG Analog Function Selection)ANSG (PORTG Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 155 155 156 156
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSE (PORTE Analog Function Selection) ANSF (PORTF Analog Function Selection) BDnSTAT Prototype (Buffer Descriptor n Status, C	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 155 156 156 156 0CPU
Regi	sters AD1CHS (A/D Input Select)AD1CON1 (A/D Control 1)AD1CON2 (A/D Control 2)AD1CON3 (A/D Control 2)AD1CON3 (A/D Control 3)AD1CSSH (A/D Input Scan Select, High)AD1CSSL (A/D Input Scan Select, Low)ALCFGRPT (Alarm Configuration)ALCFGRPT (Alarm Minutes and Seconds Value)ALMTHDY (Alarm Month and Day Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Meekday and Hours Value)ALWDHR (Alarm Meekday and Hours Value)ANSG (PORTA Analog Function Selection)ANSB (PORTB Analog Function Selection)ANSD (PORTD Analog Function Selection)ANSE (PORTE Analog Function Selection)ANSE (PORTE Analog Function Selection)ANSE (PORTF Analog Function Selection)ANSF (PORTF Analog Function Selection)ANSG (PORTG Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 155 156 156 156 0CPU
Regi	sters AD1CHS (A/D Input Select)AD1CON1 (A/D Control 1)AD1CON2 (A/D Control 2)AD1CON3 (A/D Control 2)AD1CON3 (A/D Control 3)AD1CSSH (A/D Input Scan Select, High)AD1CSSL (A/D Input Scan Select, Low)ALCFGRPT (Alarm Configuration)ALCFGRPT (Alarm Minutes and Seconds Value)ALMTHDY (Alarm Month and Day Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Meekday and Hours Value)ALWDHR (Alarm Meekday and Hours Value)ANSG (PORTA Analog Function Selection)ANSB (PORTB Analog Function Selection)ANSD (PORTD Analog Function Selection)ANSE (PORTE Analog Function Selection)ANSE (PORTE Analog Function Selection)ANSE (PORTF Analog Function Selection)ANSF (PORTF Analog Function Selection)ANSG (PORTG Analog Function Selection)	61 306 303 304 305 308 307 285 289 288 289 288 289 307 153 154 155 156 156 156 0CPU
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSD (PORTD Analog Function Selection) ANSE (PORTE Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSG (PORTG Analog Function Selection) BDnSTAT Prototype (Buffer Descriptor n Status, O Mode) BDnSTAT Prototype (Buffer Descriptor n	61 306 303 304 305 308 307 285 289 288 289 307 153 154 155 155 156 156 CPU 242
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSD (PORTD Analog Function Selection) ANSE (PORTE Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSG (PORTG Analog Function Selection) BDnSTAT Prototype (Buffer Descriptor n Status, O Mode) BDnSTAT Prototype (Buffer Descriptor n Status, USB Mode)	61 306 303 304 305 308 307 285 289 288 289 307 153 154 155 156 156 156 CPU 242 241
Regi	sters AD1CHS (A/D Input Select)AD1CON1 (A/D Control 1)AD1CON2 (A/D Control 2)AD1CON3 (A/D Control 2)AD1CON3 (A/D Control 3)AD1CSSH (A/D Input Scan Select, High)AD1CSSL (A/D Input Scan Select, Low)ALCFGRPT (Alarm Configuration)ALCFGRPT (Alarm Minutes and Seconds Value)ALMINSEC (Alarm Minutes and Seconds Value)ALMTHDY (Alarm Month and Day Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Weekday and Hours Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Month and Day Value)ALWDHR (Alarm Meekday and Hours Value)ALWDHR (Alarm Meekday and Hours Value)ALWDHR (Alarm Meekday and Hours Value)ANSG (PORTA Analog Function Selection)ANSB (PORTB Analog Function Selection)ANSB (PORTB Analog Function Selection)ANSD (PORTC Analog Function Selection)ANSE (PORTE Analog Function Selection)ANSE (PORTE Analog Function Selection)ANSE (PORTF Analog Function Selection)ANSF (PORTF Analog Function Selection)ANSG (PORTG Analog Function Selection)BDnSTAT Prototype (Buffer Descriptor n Status, USB Mode)CLMDIV (Clock Divider)	61 306 303 304 305 308 307 285 289 288 289 307 153 154 155 156 156 156 CPU 242 241 141
Regi	sters AD1CHS (A/D Input Select) AD1CON1 (A/D Control 1) AD1CON2 (A/D Control 2) AD1CON3 (A/D Control 3) AD1CSSH (A/D Input Scan Select, High) AD1CSSL (A/D Input Scan Select, Low) ALCFGRPT (Alarm Configuration) ALCFGRPT (Alarm Minutes and Seconds Value) ALMINSEC (Alarm Minutes and Seconds Value) ALMTHDY (Alarm Month and Day Value) ALWDHR (Alarm Weekday and Hours Value) ANCFG (A/D Band Gap Reference Configuration) ANSA (PORTA Analog Function Selection) ANSB (PORTB Analog Function Selection) ANSC (PORTC Analog Function Selection) ANSD (PORTD Analog Function Selection) ANSE (PORTE Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSF (PORTF Analog Function Selection) ANSG (PORTG Analog Function Selection) BDnSTAT Prototype (Buffer Descriptor n Status, O Mode) BDnSTAT Prototype (Buffer Descriptor n Status, USB Mode)	61 306 303 304 305 308 307 285 289 288 289 307 153 154 155 156 156 156 CPU 242 241 141

CMxCON (Comparator x Control,	
Comparators 1-3)	314
CORCON (CPU Core Control)4	
CRCCON1 (CRC Control 1)	296
CRCCON2 (CRC Control 2)	297
CRCDATH (CRC Data High)	298
CRCDATL (CRC Data Low)	
CRCWDATH (CRC Shift High)	
CRCWDATL (CRC Shift Low)	
CRCXORH (CRC XOR High)	
CRCXORL (CRC XOR Polynomial, Low Byte)	
CTMUCON (CTMU Control)	
CTMUICON (CTMU Current Control)	
CVRCON (Comparator Voltage	
Reference Control)	318
CW1 (Flash Configuration Word 1)	
CW2 (Flash Configuration Word 2)	
CW3 (Flash Configuration Word 3)	JZI
CW4 (Flash Configuration Word 4)	
DEVID (Device ID)	
DEVREV (Device Revision)	
I2CxCON (I2Cx Control)	
I2CxMSK (I2Cx Slave Mode Address Mask)	
I2CxSTAT (I2Cx Status)	
ICxCON1 (Input Capture x Control 1)	
ICxCON2 (Input Capture x Control 2)	
IEC0 (Interrupt Enable Control 0)	106
IEC1 (Interrupt Enable Control 1)	
IEC2 (Interrupt Enable Control 2)	109
IEC3 (Interrupt Enable Control 3)	110
IEC4 (Interrupt Enable Control 4)	111
IEC5 (Interrupt Enable Control 5)	112
IFS0 (Interrupt Flag Status 0)	
IFS1 (Interrupt Flag Status 1)	
IFS2 (Interrupt Flag Status 2)	
IFS3 (Interrupt Flag Status 3)	
IFS4 (Interrupt Flag Status 4)	
IFS5 (Interrupt Flag Status 5)	
INTCON1 (Interrupt Control 1)	
INTCON2 (Interrupt Control 2)	
INTTREG (Interrupt Controller Test)	
IPC0 (Interrupt Priority Control 0)	
IPC1 (Interrupt Priority Control 1)	
IPC10 (Interrupt Priority Control 10)	
IPC11 (Interrupt Priority Control 11)	124
IPC12 (Interrupt Priority Control 12)	
IPC13 (Interrupt Priority Control 13)	
IPC15 (Interrupt Priority Control 15)	127
IPC16 (Interrupt Priority Control 16)	
IPC18 (Interrupt Priority Control 18)	
IPC19 (Interrupt Priority Control 19)	
IPC2 (Interrupt Priority Control 2)	
IPC20 (Interrupt Priority Control 20)	
IPC21 (Interrupt Priority Control 21)	
IPC22 (Interrupt Priority Control 22)	
IPC23 (Interrupt Priority Control 23)	133
IPC3 (Interrupt Priority Control 3)	116
IPC4 (Interrupt Priority Control 4)	117
IPC5 (Interrupt Priority Control 5)	
IPC6 (Interrupt Priority Control 6)	
IPC7 (Interrupt Priority Control 7)	
IPC8 (Interrupt Priority Control 8)	
	121
IPC9 (Interrupt Priority Control 9) MINSEC (RTCC Minutes and Seconds Value)	121 122
IPC9 (Interrupt Priority Control 9)	121 122 287

NVMCON (Flash Memory Control)	
OCxCON1 (Output Compare x Control 1)	200
OCxCON2 (Output Compare x Control 2)	
OSCCON (Oscillator Control)	
OSCTUN (FRC Oscillator Tune)	
PADCFG1 (Pad Configuration Control)	
PMCON1 (EPMP Control 1)	271
PMCON2 (EPMP Control 2)	272
PMCON3 (EPMP Control 3)	
PMCON4 (EPMP Control 4)	
PMCSxBS (Chip Select x Base Address)	276
PMCSxCF (Chip Select x Configuration)	
PMCSxMD (Chip Select x Mode)	
PMSTAT (EPMP Status, Slave Mode)	278
RCFGCAL (RTCC Calibration and	
Configuration)	283
RCON (Reset Control)	
REFOCON (Reference Oscillator Control)	
RPINRn (PPS Input)	163–173
RPORn (PPS Output)	174–181
SPIxCON1 (SPIx Control 1)	
SPIxCON2 (SPIx Control 2)	
SPIxSTAT (SPIx Status and Control)	208
SR (ALU STATUS)	40. 95
T1CON (Timer1 Control)	
TxCON (Timer2 and Timer4 Control)	
TyCON (Timer3 and Timer5 Control)	189
U1ADDR (USB Address)	256
U1CNFG1 (USB Configuration 1)	
U1CNFG2 (USB Configuration 2)	
U1CON (USB Control, Device Mode)	
U1CON (USB Control, Host Mode)	255
U1EIE (USB Error Interrupt Enable)	265
U1EIR (USB Error Interrupt Status)	
U1EPn (USB Endpoint n Control)	
U1IE (USB Interrupt Enable)	
U1IR (USB Interrupt Status, Device Mode)	261
U1IR (USB Interrupt Status, Host Mode)	
U10TGCON (USB OTG Control)	
U1OTGIE (USB OTG Interrupt Enable,	
Host Mode)	260
U1OTGIR (USB OTG Interrupt Status,	
Host Mode)	250
U1OTGSTAT (USB OTG Status, Host Mode)	250
U1PWMCON USB (VBUS PWM	
Generator Control)	267
U1PWRC (USB Power Control)	
U1SOF (USB OTG Start-of-Token Threshold,	
Host Mode)	
U1STAT (USB Status)	253
U1TOK (USB Token, Host Mode)	256
UxMODE (UARTx Mode)	
UxSTA (UARTx Status and Control)	
WKDYHR (RTCC Weekday and Hours Value).	287
YEAR (RTCC Year Value)	286
Resets	
BOR (Brown-out Reset)	Q <i>E</i>
Clock Source Selection	
CM (Configuration Mismatch Reset)	85
Delay Times	89
Device Times	
IOPUWR (Illegal Opcode Reset)	
MCLR (Pin Reset)	85
POR (Power-on Reset)	85
RCON Flags Operation	87

SFR States	
SWR (RESET Instruction)	85
TRAPR (Trap Conflict Reset)	
UWR (Uninitialized W Register Reset)	85
WDT (Watchdog Timer Reset)	85
Revision History	
RTCC	
Alarm Configuration	
Calibration	
Key Features	
Register Mapping	

S

Selective Peripheral Power Control	
Serial Peripheral Interface (SPI)	
Serial Peripheral Interface. See SPI.	
SFR Space	
Sleep Mode	149
Software Simulator (MPLAB SIM)	337
Software Stack	72
Special Features	
SPI	

т

Timer1	183
Timer2/3 and Timer4/5	185
Timing Diagrams	
CLKO and I/O Timing	359
External Clock	
Triple Comparator	
Triple Comparator Module	

U

UART		
Baud Rate Generator (BRG)226		
IrDA Support		
Operation of UxCTS and UxRTS Pins		
Receiving in 8-Bit or 9-Bit Data Mode227		
Transmitting		
Break and Sync Sequence		
in 8-Bit Data Mode 227		
Transmitting in 9-Bit Data Mode227		
Universal Asynchronous Receiver Transmitter. See UART.		
Universal Serial Bus		
Buffer Descriptors		
Assignment in Different Buffering Modes240		
Interrupts		
and USB Transactions244		
Universal Serial Bus. See USB OTG.		
USB On-The-Go (OTG) 16		

USB OTG	. 233
Buffer Descriptors and BDT	. 239
Device Mode Operation	. 244
DMA Interface	. 240
Hardware	
Calculating	
Transceiver Power Requirements	. 237
Hardware Configuration	. 235
Device Mode	
External Interface	. 237
Host and OTG Modes	. 236
VBUS Voltage Generation	. 237
Host Mode Operation	. 245
Interrupts	. 243
Operation	. 247
Registers	. 249
VBUS Voltage Generation	. 237

V

Voltage Regulator (On-Chip)	330
and BOR	330
Low-Voltage Detection	330
Standby Mode	330

W

Watchdog Timer (WDT)	331
Control Register	
Windowed Operation	331
WWW Address	382
WWW, On-Line Support	

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent					
RE:	Reader Response						
Fror	n: Name						
	Address						
	City / State / ZIP / Country						
	Telephone: ()	FAX: ()					
Арр	Application (optional):						
Wou	Ild you like a reply?YN						
Device: PIC24FJ256GB210 Family Literature Number: DS39975A							
Que	stions:						
1.	What are the best features of this do	cument?					
2.	How does this document meet your h	nardware and software development needs?					
3.	3. Do you find the organization of this document easy to follow? If not, why?						
4.	4. What additions to the document do you think would enhance the structure and subject?						
5.	What deletions from the document or	ould be made without affecting the overall usefulness?					
0.							
6.	Is there any incorrect or misleading in	nformation (what and where)?					
7.	How would you improve this docume	nt?					

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Product Group Pin Count —— Tape and Reel FI Temperature Rar		 Examples: a) PIC24FJ128GB206-I/PT: PIC24F device with USB On-The-Go, 128-KB program memory, 96-KB data memory, 64-pin, Industrial temp., TQFP package. b) PIC24FJ256GB210-I/PT: PIC24F device with USB On-The-Go, 256-KB program memory, 96-KB data memory, 100-pin, Industrial temp., TQFP package. 		
Architecture	24 = 16-bit modified Harvard without DSP			
Flash Memory Family	sh Memory Family FJ = Flash program memory			
Product Group	up GB2 = General purpose microcontrollers with USB On-The-Go			
Pin Count	06 = 64-pin 10 = 100-pin (TQFP)/121-pin (BGA)			
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial)			
Package	PT = 100-lead (12x12x1 mm) TQFP (Thin Quad Flatpack) PT = 64-lead, TQFP (Thin Quad Flatpack) MR = 64-lead (9x9x0.9 mm) QFN (Quad Flatpack, No Lead) BG = 121-pin BGA package			
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample			



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

01/05/10

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

PIC24FJ128GB206T-I/MR PIC24FJ128GB206T-I/PT PIC24FJ128GB210T-I/PT