23LCV1024

1 Mbit SPI Serial SRAM with Battery Backup and SDI Interface

Device Selection Table

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Vcc Range</th>
<th>Dual I/O (SDI)</th>
<th>Battery Backup</th>
<th>Max. Clock Frequency</th>
<th>Packages</th>
</tr>
</thead>
<tbody>
<tr>
<td>23LCV1024</td>
<td>2.5-5.5V</td>
<td>Yes</td>
<td>Yes</td>
<td>20 MHz</td>
<td>SN, ST, P</td>
</tr>
</tbody>
</table>

Features:

- SPI-Compatible Bus Interface:
  - 20 MHz Clock rate
  - SPI/SDI mode
- Low-Power CMOS Technology:
  - Read Current: 3 mA at 5.5V, 20 MHz
  - Standby Current: 4 µA at +85°C
- Unlimited Read and Write Cycles
- External Battery Backup Support
- Zero Write Time
- 128K x 8-bit Organization:
  - 32-byte page
- Byte, Page and Sequential mode for Reads and Writes
- High Reliability
- Temperature Range Supported:
  - Industrial (I): -40°C to +85°C
- Pb-Free and RoHS Compliant, Halogen Free
- 8-Lead SOIC, TSSOP and PDIP Packages

Description:

The Microchip Technology Inc. 23LCV1024 is a 1 Mbit Serial SRAM device. The memory is accessed via a simple Serial Peripheral Interface (SPI) compatible serial bus. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a Chip Select (CS) input. Additionally, SDI (Serial Dual Interface) is supported if your application needs faster data rates.

This device also supports unlimited reads and writes to the memory array, and supports data backup via an external battery/coin cell connected to VBAT (pin 7).

The 23LCV1024 is available in standard packages including 8-lead SOIC, PDIP and advanced 8-lead TSSOP.

Package Types (not to scale)

<table>
<thead>
<tr>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS</td>
<td>Chip Select Input</td>
</tr>
<tr>
<td>SO/SIO1</td>
<td>Serial Output/SDI Pin</td>
</tr>
<tr>
<td>Vss</td>
<td>Ground</td>
</tr>
<tr>
<td>SI/SIO0</td>
<td>Serial Input/SDI Pin</td>
</tr>
<tr>
<td>SCK</td>
<td>Serial Clock</td>
</tr>
<tr>
<td>VBAT</td>
<td>External Backup Supply Input</td>
</tr>
<tr>
<td>Vcc</td>
<td>Power Supply</td>
</tr>
</tbody>
</table>
# 1.0 ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings (†)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Test Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>Supply voltage</td>
<td>2.5</td>
<td>5.5</td>
<td>V</td>
<td>23LCV1024</td>
</tr>
<tr>
<td>VIH</td>
<td>High-level input voltage</td>
<td>0.7 VCC</td>
<td>—</td>
<td>VCC +0.3</td>
<td>V</td>
</tr>
<tr>
<td>VIL</td>
<td>Low-level input voltage</td>
<td>-0.3</td>
<td>—</td>
<td>0.1xVCC</td>
<td>V 23LCV1024</td>
</tr>
<tr>
<td>VOL</td>
<td>Low-level output voltage</td>
<td>—</td>
<td>—</td>
<td>0.2</td>
<td>V  IOL = 1 mA</td>
</tr>
<tr>
<td>VOH</td>
<td>High-level output voltage</td>
<td>VCC -0.5</td>
<td>—</td>
<td>—</td>
<td>V  IOH = -400 µA</td>
</tr>
<tr>
<td>ILI</td>
<td>Input leakage current</td>
<td>—</td>
<td>—</td>
<td>±1</td>
<td>µA  CS = VCC, VIN = VSS OR VCC</td>
</tr>
<tr>
<td>ILO</td>
<td>Output leakage current</td>
<td>—</td>
<td>—</td>
<td>±1</td>
<td>µA  CS = VCC, VOUT = VSS OR VCC</td>
</tr>
<tr>
<td>ICC</td>
<td>Operating current</td>
<td>—</td>
<td>3</td>
<td>10</td>
<td>mA  FCLK = 20 MHz; SO = O, 5.5V</td>
</tr>
<tr>
<td>ICCS</td>
<td>Standby current</td>
<td>—</td>
<td>4</td>
<td>10</td>
<td>µA  CS = VCC = 5.5V, Inputs tied to VCC or VSS</td>
</tr>
<tr>
<td>CINT</td>
<td>Input capacitance</td>
<td>—</td>
<td>—</td>
<td>7</td>
<td>pF  VCC = 0V, f = 1 MHz, Ta = 25°C (Note 1)</td>
</tr>
<tr>
<td>VDR</td>
<td>RAM data retention voltage</td>
<td>—</td>
<td>1.0</td>
<td>—</td>
<td>V (Note 2)</td>
</tr>
<tr>
<td>VTRIP</td>
<td>VBAT Change Over</td>
<td>1.6</td>
<td>1.8</td>
<td>2.0</td>
<td>V  Typical at Ta = 25°C (Note 1)</td>
</tr>
<tr>
<td>VBAT</td>
<td>VBAT Voltage Range</td>
<td>1.4</td>
<td>—</td>
<td>3.6</td>
<td>V (Note 1)</td>
</tr>
<tr>
<td>IBAT</td>
<td>VBAT Current</td>
<td>—</td>
<td>1</td>
<td>—</td>
<td>µA  Typical at 2.5V, Ta = 25°C (Note 1)</td>
</tr>
</tbody>
</table>

### NOTICE:
Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

---

**TABLE 1-1: DC CHARACTERISTICS**

<table>
<thead>
<tr>
<th>Parameter No.</th>
<th>Characteristic</th>
<th>Min.</th>
<th>Typ. (1)</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>D001</td>
<td>VCC Supply voltage</td>
<td>2.5</td>
<td>—</td>
<td>5.5</td>
<td>V</td>
<td>23LCV1024</td>
</tr>
<tr>
<td>D002</td>
<td>VIH High-level input voltage</td>
<td>0.7 VCC</td>
<td>—</td>
<td>VCC +0.3</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>D003</td>
<td>VIL Low-level input voltage</td>
<td>-0.3</td>
<td>—</td>
<td>0.1xVCC</td>
<td>V 23LCV1024</td>
<td></td>
</tr>
<tr>
<td>D004</td>
<td>VOL Low-level output voltage</td>
<td>—</td>
<td>—</td>
<td>0.2</td>
<td>V  IOL = 1 mA</td>
<td></td>
</tr>
<tr>
<td>D005</td>
<td>VOH High-level output voltage</td>
<td>VCC -0.5</td>
<td>—</td>
<td>—</td>
<td>V  IOH = -400 µA</td>
<td></td>
</tr>
<tr>
<td>D006</td>
<td>ILI Input leakage current</td>
<td>—</td>
<td>—</td>
<td>±1</td>
<td>µA  CS = VCC, VIN = VSS OR VCC</td>
<td></td>
</tr>
<tr>
<td>D007</td>
<td>ILO Output leakage current</td>
<td>—</td>
<td>—</td>
<td>±1</td>
<td>µA  CS = VCC, VOUT = VSS OR VCC</td>
<td></td>
</tr>
<tr>
<td>D008</td>
<td>ICC Read Operating current</td>
<td>—</td>
<td>3</td>
<td>10</td>
<td>mA  FCLK = 20 MHz; SO = O, 5.5V</td>
<td></td>
</tr>
<tr>
<td>D009</td>
<td>ICCS Standby current</td>
<td>—</td>
<td>4</td>
<td>10</td>
<td>µA  CS = VCC = 5.5V, Inputs tied to VCC or VSS</td>
<td></td>
</tr>
<tr>
<td>D010</td>
<td>CINT Input capacitance</td>
<td>—</td>
<td>—</td>
<td>7</td>
<td>pF  VCC = 0V, f = 1 MHz, Ta = 25°C (Note 1)</td>
<td></td>
</tr>
<tr>
<td>D011</td>
<td>VDR RAM data retention voltage</td>
<td>—</td>
<td>1.0</td>
<td>—</td>
<td>V (Note 2)</td>
<td></td>
</tr>
<tr>
<td>D012</td>
<td>VTRIP VBAT Change Over</td>
<td>1.6</td>
<td>1.8</td>
<td>2.0</td>
<td>V  Typical at Ta = 25°C (Note 1)</td>
<td></td>
</tr>
<tr>
<td>D013</td>
<td>VBAT VBAT Voltage Range</td>
<td>1.4</td>
<td>—</td>
<td>3.6</td>
<td>V (Note 1)</td>
<td></td>
</tr>
<tr>
<td>D014</td>
<td>IBAT VBAT Current</td>
<td>—</td>
<td>1</td>
<td>—</td>
<td>µA  Typical at 2.5V, Ta = 25°C (Note 1)</td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** This parameter is periodically sampled and not 100% tested. Typical measurements taken at room temperature (25°C).

**Note 2:** This is the limit to which VDD can be lowered without losing RAM data. This parameter is periodically sampled and not 100% tested.
### TABLE 1-2: AC CHARACTERISTICS

<table>
<thead>
<tr>
<th>Param. No.</th>
<th>Sym.</th>
<th>Characteristic</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>FCLK</td>
<td>Clock frequency</td>
<td>—</td>
<td>20</td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>TCSS</td>
<td>CS setup time</td>
<td>25</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>TCISH</td>
<td>CS hold time</td>
<td>50</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>TCSD</td>
<td>CS disable time</td>
<td>25</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>TSU</td>
<td>Data setup time</td>
<td>10</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>THD</td>
<td>Data hold time</td>
<td>10</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>TR</td>
<td>CLK rise time</td>
<td>—</td>
<td>20</td>
<td>ns</td>
<td>Note 1</td>
</tr>
<tr>
<td>8</td>
<td>TF</td>
<td>CLK fall time</td>
<td>—</td>
<td>20</td>
<td>ns</td>
<td>Note 1</td>
</tr>
<tr>
<td>9</td>
<td>THI</td>
<td>Clock high time</td>
<td>25</td>
<td>—</td>
<td>ns</td>
<td>Note 1</td>
</tr>
<tr>
<td>10</td>
<td>TLO</td>
<td>Clock low time</td>
<td>25</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>TCLD</td>
<td>Clock delay time</td>
<td>25</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>TV</td>
<td>Output valid from clock low</td>
<td>—</td>
<td>25</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>THO</td>
<td>Output hold time</td>
<td>0</td>
<td>—</td>
<td>ns</td>
<td>Note 1</td>
</tr>
<tr>
<td>14</td>
<td>TDIS</td>
<td>Output disable time</td>
<td>—</td>
<td>20</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** This parameter is periodically sampled and not 100% tested.

### TABLE 1-3: AC TEST CONDITIONS

<table>
<thead>
<tr>
<th>AC Waveform:</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Input pulse level</td>
<td>0.1 VCC to 0.9 VCC</td>
</tr>
<tr>
<td>Input rise/fall time</td>
<td>5 ns</td>
</tr>
<tr>
<td>Operating temperature</td>
<td>-40°C to +85°C</td>
</tr>
<tr>
<td>CL = 30 pF</td>
<td></td>
</tr>
</tbody>
</table>

**Timing Measurement Reference Level:**

<table>
<thead>
<tr>
<th>Input</th>
<th>0.5 VCC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output</td>
<td>0.5 VCC</td>
</tr>
</tbody>
</table>
FIGURE 1-1: SERIAL INPUT TIMING (SPI MODE)

FIGURE 1-2: SERIAL OUTPUT TIMING (SPI MODE)
2.0  FUNCTIONAL DESCRIPTION

2.1  Principles of Operation

The 23LCV1024 is an 1 Mbit Serial SRAM designed to interface directly with the Serial Peripheral Interface (SPI) port of many of today's popular microcontroller families, including Microchip's PIC® microcontrollers. It may also interface with microcontrollers that do not have a built-in SPI port by using discrete I/O lines programmed properly in firmware to match the SPI protocol. In addition, the 23LCV1024 is also capable of operating in SDI (or dual SPI) mode.

The 23LCV1024 contains an 8-bit instruction register. The device is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The CS pin must be low for the entire operation.

Table 2-1 contains a list of the possible instruction bytes and format for device operation. All instructions, addresses and data are transferred MSB first, LSB last.

2.2  Modes of Operation

The 23LCV1024 has three modes of operation that are selected by setting bits 7 and 6 in the MODE register.

**Byte Operation** – is selected when bits 7 and 6 in the MODE register are set to 00. In this mode, the read/write operations are limited to only one byte. The command followed by the 24-bit address is clocked into the device and the data to/from the device is transferred on the next eight clocks (Figure 2-1, Figure 2-2).

**Page Operation** – is selected when bits 7 and 6 in the MODE register are set to 10. The 23LCV1024 has 4096 pages of 32 bytes. In this mode, the read and write operations are limited to within the addressed page (the address is automatically incremented internally). If the data being read or written reaches the page boundary, then the internal address counter will increment to the start of the page (Figure 2-3, Figure 2-4).

**Sequential Operation** – is selected when bits 7 and 6 in the MODE register are set to 01. Sequential operation allows the entire array to be written to and read from. The internal address counter is automatically incremented and page boundaries are ignored. When the internal address counter reaches the end of the array, the address counter will roll over to 0x00000 (Figure 2-5, Figure 2-6).

2.3  Read Sequence

The device is selected by pulling CS low. The 8-bit READ instruction is transmitted to the 23LCV1024 followed by the 24-bit address, with the first seven MSB’s of the address being a "don’t care" bit. After the correct READ instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin.

If operating in Sequential mode, the data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses. The internal Address Pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached (1FFFFh), the address counter rolls over to address 00000h, allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the CS pin.

2.4  Write Sequence

Prior to any attempt to write data to the 23LCV1024, the device must be selected by bringing CS low.

Once the device is selected, the Write command can be started by issuing a WRITE instruction, followed by the 24-bit address, with the first seven MSB’s of the address being a “don’t care” bit, and then the data to be written. A write is terminated by the CS being brought high.

If operating in Page mode, after the initial data byte is shifted in, additional bytes can be shifted into the device. The Address Pointer is automatically incremented. This operation can continue for the entire page (32 bytes) before data will start to be overwritten.

If operating in Sequential mode, after the initial data byte is shifted in, additional bytes can be clocked into the device. The internal Address Pointer is automatically incremented. When the Address Pointer reaches the highest address (1FFFFh), the address counter rolls over to (00000h). This allows the operation to continue indefinitely, however, previous data will be overwritten.
23LCV1024

TABLE 2-1: INSTRUCTION SET

<table>
<thead>
<tr>
<th>Instruction Name</th>
<th>Instruction Format</th>
<th>Hex Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>READ</td>
<td>0000 0011</td>
<td>0x03</td>
<td>Read data from memory array beginning at selected address</td>
</tr>
<tr>
<td>WRITE</td>
<td>0000 0010</td>
<td>0x02</td>
<td>Write data to memory array beginning at selected address</td>
</tr>
<tr>
<td>EDIO</td>
<td>0011 1011</td>
<td>0x3B</td>
<td>Enter Dual I/O access</td>
</tr>
<tr>
<td>RSTIO</td>
<td>1111 1111</td>
<td>0xFF</td>
<td>Reset Dual I/O access</td>
</tr>
<tr>
<td>RDMR</td>
<td>0000 0101</td>
<td>0x05</td>
<td>Read Mode Register</td>
</tr>
<tr>
<td>WRMR</td>
<td>0000 0001</td>
<td>0x01</td>
<td>Write Mode Register</td>
</tr>
</tbody>
</table>

FIGURE 2-1: BYTE READ SEQUENCE (SPI MODE)

FIGURE 2-2: BYTE WRITE SEQUENCE (SPI MODE)
FIGURE 2-3: PAGE READ SEQUENCE (SPI MODE)

FIGURE 2-4: PAGE WRITE SEQUENCE (SPI MODE)
FIGURE 2-5: SEQUENTIAL READ SEQUENCE (SPI MODE)

CS

SCK

SI

SO

Instruction 24-bit Address

Page X, Word Y

Page X, Word 31

Page X+1, Word 0

Page X+1, Word 1

Page X+1, Word 31

Page X+n, Word 1

Page X+n, Word 31
FIGURE 2-6: SEQUENTIAL WRITE SEQUENCE (SPI MODE)

CS \______________________________ \ ... \______________________________ \ ...
SCK 0 1 2 3 4 5 6 7 8 9 10 11 \ ... \ 29 30 31 32 33 34 35 36 37 38 39 \ ...
SI 0 0 0 0 0 \ 1 0 23 22 21 20 \ ... \ 2 1 0 7 6 5 4 3 2 1 0 \ ...

\______________________________ \ ... \______________________________ \ ...
SCK 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 \ ...
SI 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 \ ... \ 7 6 5 4 3 2 1 0 

Instruction 24-bit Address Data Byte 1

Data Byte 2 Data Byte 3 Data Byte n
2.5 Read Mode Register Instruction (RDMR)

The Read Mode Register instruction (RDMR) provides access to the MODE register. The MODE register may be read at any time. The MODE register is formatted as follows:

TABLE 2-2: MODE REGISTER

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>W/R</td>
<td>W/R</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>MODE</td>
<td>MODE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
W/R = writable/readable

The mode bits indicate the operating mode of the SRAM. The possible modes of operation are:

- 0 0 = Byte mode
- 1 0 = Page mode
- 0 1 = Sequential mode (default operation)
- 1 1 = Reserved

Bits 0 through 5 are reserved and should always be set to '0'.

See Figure 2-7 for the RDMR timing sequence.

FIGURE 2-7: READ MODE REGISTER TIMING SEQUENCE (RDMR)
2.6 Write Mode Register Instruction (WRMR)

The Write Mode Register instruction (WRMR) allows the user to write to the bits in the MODE register as shown in Table 2-2. This allows for setting of the Device operating mode. Several of the bits in the MODE register must be cleared to ‘0’. See Figure 2-8 for the WRMR timing sequence.

FIGURE 2-8: WRITE MODE REGISTER TIMING SEQUENCE (WRMR)

2.7 Power-On State

The 23LCV1024 powers on in the following state:

- The device is in low-power Standby mode (CS = 1)
- A high-to-low-level transition on CS is required to enter active state
3.0  PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

<table>
<thead>
<tr>
<th>Name</th>
<th>SOIC/ PDIP TSSOP</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS</td>
<td>1</td>
<td>Chip Select Input</td>
</tr>
<tr>
<td>SO/SIO1</td>
<td>2</td>
<td>Serial Data Output/SDI Pin</td>
</tr>
<tr>
<td>NC</td>
<td>3</td>
<td>No Connect</td>
</tr>
<tr>
<td>VSS</td>
<td>4</td>
<td>Ground</td>
</tr>
<tr>
<td>SI/SIO0</td>
<td>5</td>
<td>Serial Data Input/SDI Pin</td>
</tr>
<tr>
<td>SCK</td>
<td>6</td>
<td>Serial Clock Input</td>
</tr>
<tr>
<td>VBAT</td>
<td>7</td>
<td>External Backup Supply</td>
</tr>
<tr>
<td>VCC</td>
<td>8</td>
<td>Power Supply</td>
</tr>
</tbody>
</table>

3.1  Chip Select (CS)

A low level on this pin selects the device. A high level deselects the device and forces it into Standby mode. When the device is deselected, SO goes to the high-impedance state, allowing multiple parts to share the same SPI bus. After power-up, a low level on CS is required, prior to any sequence being initiated.

3.2  Serial Output (SO)

The SO pin is used to transfer data out of the 23LCV1024. During a read cycle, data is shifted out on this pin after the falling edge of the serial clock.

3.3  Serial Input (SI)

The SI pin is used to transfer data into the device. It receives instructions, addresses, and data. Data is latched on the rising edge of the serial clock.

3.4  Serial Dual Interface Pins(SIO0, SIO1)

The SIO0 and SIO1 pins are used for SDI mode of operation. Functionality of these I/O pins is shared with SO and SI.

3.5  Serial Clock (SCK)

The SCK is used to synchronize the communication between a master and the 23LCV1024. Instructions, addresses or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin is updated after the falling edge of the clock input.

3.6  VBAT Supply Input

The VBAT pin is used as an input for external backup supply to maintain SRAM data when VCC is below the VTRIP point. If the VBAT function is not being used it is recommended to connect this pin to Vss.

3.7  SPI and SDI Pin Designations

<table>
<thead>
<tr>
<th>Pin</th>
<th>SOIC/ PDIP TSSOP</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS</td>
<td>1</td>
<td>Chip Select Input</td>
</tr>
<tr>
<td>SO</td>
<td>2</td>
<td>Serial Data Output/SDI Pin</td>
</tr>
<tr>
<td>NC</td>
<td>3</td>
<td>No Connect</td>
</tr>
<tr>
<td>VSS</td>
<td>4</td>
<td>Ground</td>
</tr>
<tr>
<td>SI</td>
<td>5</td>
<td>Serial Data Input/SDI Pin</td>
</tr>
<tr>
<td>SCK</td>
<td>6</td>
<td>Serial Clock Input</td>
</tr>
<tr>
<td>VBAT</td>
<td>7</td>
<td>External Backup Supply</td>
</tr>
<tr>
<td>VCC</td>
<td>8</td>
<td>Power Supply</td>
</tr>
</tbody>
</table>

**SPI Mode:**

- CS 1 → VCC 8
- SO 2 → VBAT 7
- NC 3 → SCK 6
- VSS 4 → SI 5

**SDI Mode:**

- CS 1 → VCC 8
- SIO1 2 → VBAT 7
- NC 3 → SCK 6
- VSS 4 → SIO0 5
4.0  DUAL SERIAL MODE

The 23LCV1024 also supports SDI (Serial Dual) mode of operation when used with compatible master devices. As a convention for SDI mode of operation, two bits are entered per clock using the SIO0 and SIO1 pins. Bits are clocked MSB first.

4.1  Dual Interface Mode

The 23LCV1024 supports SDI (Serial Dual) mode of operation. To enter SDI mode the EDIO command must be clocked in (Figure 4-1). It should be noted that if the MCU resets before the SRAM, the user will need to determine the serial mode of operation of the SRAM and reset it accordingly. Byte read and write sequence in SDI mode is shown in Figure 4-2 and Figure 4-3.
4.2 Exit SDI Mode

To exit from SDI mode, the RSTIO command must be issued. The command must be entered in the current device configuration see (Figure 4-4)

FIGURE 4-3: BYTE WRITE MODE SDI

FIGURE 4-4: RESET SDI MODE (RSTIO) – FROM SDI MODE

Note: Page and Sequential mode are similar in that additional bytes can be clocked in before CS is brought high.
5.0 **VBAT**

The 23LCV1024 features an internal switch that will maintain the SRAM contents. In the event that the Vcc supply is not available, the voltage applied to the VBAT pin serves as the backup supply.

The VBAT trip point is the point at which the internal switch operates the device from the VBAT supply and is typically 1.8V (VTRIP specification D012). When Vcc falls below the VTRIP point the system will continue to maintain the SRAM contents.

The following conditions apply:

<table>
<thead>
<tr>
<th>Supply Condition</th>
<th>Read/Write Access</th>
<th>Powered By</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC &lt; VTRIP, VCC &lt; VBAT</td>
<td>No</td>
<td>VBAT</td>
<td></td>
</tr>
<tr>
<td>VCC &gt; VTRIP, VCC &lt; VBAT</td>
<td>Yes</td>
<td>VCC</td>
<td></td>
</tr>
<tr>
<td>VCC &gt; VTRIP, VCC &gt; VBAT</td>
<td>Yes</td>
<td>VCC</td>
<td></td>
</tr>
</tbody>
</table>
### 6.0 PACKAGING INFORMATION

#### 6.1 Package Marking Information

Legend:
- **XX...X**: Part number or part number code
- **T**: Temperature (I, E)
- **Y**: Year code (last digit of calendar year)
- **YY**: Year code (last 2 digits of calendar year)
- **WW**: Week code (week of January 1 is week '01')
- **NNN**: Alphanumeric traceability code (2 characters for small packages)
- **3e**: Pb-free JEDEC designator for Matte Tin (Sn)

Note: For very small packages with no room for the Pb-free JEDEC designator `3e`, the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.
8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>INCHES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Top to Seating Plane</td>
<td>A</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
</tr>
<tr>
<td>Base to Seating Plane</td>
<td>A1</td>
</tr>
<tr>
<td>Shoulder to Shoulder Width</td>
<td>E</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
</tr>
<tr>
<td>Tip to Seating Plane</td>
<td>L</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
</tr>
<tr>
<td>Upper Lead Width</td>
<td>b1</td>
</tr>
<tr>
<td>Lower Lead Width</td>
<td>b</td>
</tr>
<tr>
<td>Overall Row Spacing</td>
<td>eB</td>
</tr>
</tbody>
</table>

**Notes:**
1. Pin 1 visual index feature may vary, but must be located with the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010” per side.
4. Dimensioning and tolerancing per ASME Y14.5M.
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B
8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging
8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
<td>NOM</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>N</td>
<td>8</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
<td>1.27 BSC</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
<td>-</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
<td>1.25</td>
</tr>
<tr>
<td>Standoff §</td>
<td>A1</td>
<td>0.10</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
<td>6.00 BSC</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
<td>3.90 BSC</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
<td>4.90 BSC</td>
</tr>
<tr>
<td>Chamfer (Optional)</td>
<td>n</td>
<td>0.25</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
<td>0.40</td>
</tr>
<tr>
<td>Footprint L1</td>
<td></td>
<td>1.04 REF</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>ϕ</td>
<td>0°</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
<td>0.17</td>
</tr>
<tr>
<td>Lead Width</td>
<td>b</td>
<td>0.31</td>
</tr>
<tr>
<td>Mold Draft Angle Top</td>
<td>α</td>
<td>5°</td>
</tr>
<tr>
<td>Mold Draft Angle Bottom</td>
<td>β</td>
<td>5°</td>
</tr>
</tbody>
</table>

Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2
8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com(packaging)

RECOMMENDED LAND PATTERN

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Contact Pitch</td>
<td>E</td>
</tr>
<tr>
<td>Contact Pad Spacing</td>
<td>C</td>
</tr>
<tr>
<td>Contact Pad Width (X8)</td>
<td>X1</td>
</tr>
<tr>
<td>Contact Pad Length (X8)</td>
<td>Y1</td>
</tr>
</tbody>
</table>

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A
8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension</td>
<td>Limits</td>
</tr>
<tr>
<td>Number of Pins</td>
<td>N</td>
</tr>
<tr>
<td>Pitch</td>
<td>e</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
</tr>
<tr>
<td>Standoff</td>
<td>A1</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
</tr>
<tr>
<td>Molded Package Length</td>
<td>D</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
</tr>
<tr>
<td>Footprint</td>
<td>L1</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>φ</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
</tr>
<tr>
<td>Lead Width</td>
<td>b</td>
</tr>
</tbody>
</table>

**Notes:**
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.

**BSC:** Basic Dimension. Theoretically exact value shown without tolerances.
**REF:** Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086B
8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

RECOMMENDED LAND PATTERN

<table>
<thead>
<tr>
<th>Units</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimension Limits</td>
<td>MIN</td>
</tr>
<tr>
<td>Contact Pitch</td>
<td>E</td>
</tr>
<tr>
<td>Contact Pad Spacing</td>
<td>C1</td>
</tr>
<tr>
<td>Contact Pad Width (X8)</td>
<td>X1</td>
</tr>
<tr>
<td>Contact Pad Length (X8)</td>
<td>Y1</td>
</tr>
<tr>
<td>Distance Between Pads</td>
<td>G</td>
</tr>
</tbody>
</table>

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2086A
APPENDIX A: REVISION HISTORY

Revision A (09/2012)

Initial release.
THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user’s guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip’s customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under “Support”, click on “Customer Change Notification” and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support
READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: Technical Publications Manager
RE: Reader Response
From: Name ________________________________
Company __________________________________
Address ____________________________________
City / State / ZIP / Country ____________________
Telephone: (_______) _________ - _________
FAX: (_____ ) _________ - _________

Application (optional):

Would you like a reply? Y ___ N ___

Device: 23LCV1024
Literature Number: DS25156A

Questions:
1. What are the best features of this document?
   _______________________________________
   _______________________________________

2. How does this document meet your hardware and software development needs?
   _______________________________________
   _______________________________________

3. Do you find the organization of this document easy to follow? If not, why?
   _______________________________________
   _______________________________________

4. What additions to the document do you think would enhance the structure and subject?
   _______________________________________
   _______________________________________

5. What deletions from the document could be made without affecting the overall usefulness?
   _______________________________________
   _______________________________________

6. Is there any incorrect or misleading information (what and where)?
   _______________________________________
   _______________________________________

7. How would you improve this document?
   _______________________________________
   _______________________________________

   ________________________________
# PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office. Not all possible ordering options are shown below.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>X</th>
<th>X</th>
<th>/XX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tape &amp; Reel</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Temp Range</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Package</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Device:**
- 23LCV1024 = 1 Mbit, 2.5 - 5.5V, SPI Serial SRAM

**Tape & Reel:**
- Blank = Standard packaging (tube)
- T = Tape & Reel

**Temperature Range:**
- I = -40°C to +85°C

**Package:**
- SN = Plastic SOIC (3.90 mm body), 8-lead
- ST = Plastic TSSOP (4.4 mm body), 8-lead
- P = Plastic PDIP (300 mil body), 8-lead

**Examples:**

a) 23LCV1024-I/ST = 1 Mbit, 2.5 - 5.5V Serial SRAM, Industrial temp., TSSOP package
b) 23LCV1024-I/SN = 1 Mbit, 2.5 - 5.5V Serial SRAM, Industrial temp., SOIC package
c) 23LCV1024-I/P = 1 Mbit, 2.5 - 5.5V Serial SRAM, Industrial temp., PDIP package
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademark

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELoo, KEELoo logo, MPLAB, PIC, PICMicro, PICSTART, PIC32 logo, rPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPSAM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICKit, PICtail, REAL ICE, rFLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scan are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620765999

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, Keeloq® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
## Worldwide Sales and Service

### AMERICAS

**Corporate Office**
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277

**Technical Support:**
http://www.microchip.com/support

**Web Address:**
www.microchip.com

**Atlanta**
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

**Boston**
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

**Chicago**
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

**Cleveland**
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

**Dallas**
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

**Detroit**
Farmington Hills, MI
Tel: 248-538-2200
Fax: 248-538-2270

**Indianapolis**
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

**Los Angeles**
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

**Santa Clara**
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

**Toronto**
Mississauga, Ontario, Canada
Tel: 905-673-0699
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**
Suites 3707-14, 37th Floor
Tower 6, The Gateway Harbour City, Kowloon Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

**Australia - Sydney**
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

**China - Beijing**
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

**China - Chengdu**
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

**China - Chongqing**
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

**China - Hangzhou**
Tel: 86-571-2819-3187
Fax: 86-571-2819-3189

**China - Hong Kong SAR**
Tel: 852-2401-1200
Fax: 852-2401-3431

**China - Nanjing**
Tel: 86-25-8473-2640
Fax: 86-25-8473-2470

**China - Qingdao**
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

**China - Shanghai**
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

**China - Shenyang**
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

**China - Shenzhen**
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760

**China - Wuhan**
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

**China - Xian**
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

**China - Xiamen**
Tel: 86-592-2388138
Fax: 86-592-2388130

**China - Zhuhai**
Tel: 86-756-3210040
Fax: 86-756-3210049

### ASIA/PACIFIC

**India - Bangalore**
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

**India - New Delhi**
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

**India - Pune**
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

**Japan - Osaka**
Tel: 81-66-152-7160
Fax: 81-66-152-9310

**Japan - Yokohama**
Tel: 81-45-471-6166
Fax: 81-45-471-6122

**Korea - Daegu**
Tel: 82-53-744-4301
Fax: 82-53-744-4302

**Korea - Seoul**
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Kuala Lumpur**
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

**Malaysia - Penang**
Tel: 60-4-277-8870
Fax: 60-4-277-8850

**Philippines - Manila**
Tel: 63-2-634-9065
Fax: 63-2-634-9069

**Singapore**
Tel: 65-6334-8870
Fax: 65-6334-8850

**Taiwan - Hsin Chu**
Tel: 886-3-577-366
Fax: 886-3-577-955

**Taiwan - Kaohsiung**
Tel: 886-7-536-4818
Fax: 886-7-330-9305

**Taiwan - Taipei**
Tel: 886-2-2500-6610
Fax: 886-2-2508-0102

**Thailand - Bangkok**
Tel: 66-2-694-1351
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

**Denmark - Copenhagen**
Tel: 45-4450-2828
Fax: 45-4485-2829

**France - Paris**
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

**Germany - Munich**
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

**Italy - Milan**
Tel: 39-0331-742611
Fax: 39-0331-466781

**Netherlands - Drunen**
Tel: 31-416-690399
Fax: 31-416-690340

**Spain - Madrid**
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

**UK - Wokingham**
Tel: 44-118-921-5869
Fax: 44-118-921-5820

11/29/11
Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

23LCV1024-I/ST  23LCV1024-I/P  23LCV1024-I/SN  23LCV1024T-I/ST  23LCV1024T-I/SN  23LCV1024T-E/ST