

256-Kbit SPI Serial EERAM

Serial SRAM Features

- Unlimited Reads/Unlimited Writes:
 - Standard serial SRAM protocol
 - Symmetrical timing for reads and writes
- SRAM Array:
 - 32,768 x 8 bit
- High-Speed SPI Interface:
 - Up to 66 MHz
 - Schmitt Trigger inputs for noise suppression
- Low-Power CMOS Technology:
 - Active current: 5 mA (maximum)
 - Standby current: 300 μ A (at 85°C maximum)
 - Hibernate current: 3 μ A (at 85°C maximum)

Hidden EEPROM Backup Features

- Cell-Based Nonvolatile Backup:
 - Mirrors SRAM array cell-for-cell
 - Transfers all data to/from SRAM cells in parallel (all cells at same time)
- Invisible-to-User Data Transfers:
 - VCC level monitored inside device
 - SRAM automatically saved on power disrupt
 - SRAM automatically restored on VCC return
- 100,000 Backups Minimum (at 85°C)
- 100 Years Retention (at 55°C)


Other Features of the 48L256

- Operating Voltage Range: 2.7V-3.6V
- Temperature Ranges:
 - Industrial (I): -40°C to +85°C
- ESD Protection: >2,000V

Packages

- 8-Lead SOIC

Package Types (not to scale)



Pin Function Table

| Name | Function |
|-------------------|--------------------|
| \overline{CS} | Chip Select Input |
| SO | Serial Data Output |
| VCAP | External Capacitor |
| VSS | Ground |
| SI | Serial Data Input |
| SCK | Serial Clock Input |
| \overline{HOLD} | Hold Input |
| VCC | Supply Voltage |


General Description

The Microchip Technology Inc. 48L256 serial EERAM has an SRAM memory core with hidden EEPROM backup. The device can be treated by the user as a full symmetrical read/write SRAM. Backup to EEPROM is handled by the device on any power disrupt, so the user can effectively view this device as an SRAM that never loses its data.

The device is structured as a 256-Kbit SRAM with EEPROM backup in each memory cell. The SRAM is organized as 32,768 x 8 bits and uses the SPI serial interface. The SPI bus uses three signal lines for communication: clock input (SCK), data in (SI), and data out (SO). Access to the device is controlled through a Chip Select (\overline{CS}) input, allowing any number of devices to share the same bus.

The SRAM is a conventional serial SRAM: it allows symmetrical reads and writes and has no limits on cell usage. The backup EEPROM is invisible to the user and cannot be accessed by the user independently. The device includes circuitry that detects VCC dropping below a certain threshold, shuts its connection to the outside environment, and transfers all SRAM data to the EEPROM portion of each cell for safe keeping. When VCC returns, the circuitry automatically returns the data to the SRAM and the user's interaction with the SRAM can continue with the same data set.


Block Diagram




Powering the Device During SRAM to EEPROM Backup (VCAP)

A small capacitor (typically 33 μ F) is required for the proper operation of the device. This capacitor is placed between VCAP (pin 3) and the system VSS (see [Normal Device Operation](#)). When power is first applied to the device, this capacitor is charged to VCC through the device (see [Normal Device Operation](#)). During normal SRAM operation, the capacitor remains charged to VCC and the level of system VCC is monitored by the device. If system VCC drops below a set threshold, the device interprets this as a power-off or brown-out event. The device suspends all I/O operation, shuts off its connection with the VCC pin, and uses the saved energy in the capacitor to power the device through the VCAP pin as it transfers all SRAM data to EEPROM (see [Vcc Power-Off Event](#)). On the next power-up of VCC, the data is transferred back to SRAM, the capacitor is recharged, and the SRAM operation continues.

Normal Device Operation



Vcc Power-Off Event



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

| | |
|---|-----------------|
| V _{CC} | 4.5V |
| All inputs and outputs w.r.t. V _{SS} | -0.6V to 4.5V |
| Storage temperature | -65°C to +150°C |
| Ambient temperature under bias..... | -40°C to +85°C |
| ESD protection on all pins..... | 2 kV |

† **NOTICE:** Stresses above those listed under 'Maximum ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

| DC CHARACTERISTICS | | | Electrical Characteristics: Industrial (I): TA = -40°C to +85°C | | | | | V _{CC} = 2.7V to 3.6V |
|--------------------|------------------------|---------------------------------------|--|---------|-----------------------|-------|--|--------------------------------|
| Param. No. | Symbol | Characteristic | Min. | Typical | Max. | Units | Conditions | |
| D1 | V _{IH} | High-Level Input Voltage | V _{CC} x 0.8 | — | V _{CC} + 0.5 | V | | |
| D2 | V _{IL} | Low-Level Input Voltage | -0.5 | — | V _{CC} x 0.2 | V | | |
| D3 | V _{OH} | High-Level Output Voltage | V _{CC} - 0.5 | — | — | V | I _{OH} = -0.4 mA | |
| D4 | V _{OL} | Low-Level Output Voltage | — | — | 0.4 | V | I _{OL} = 2.0 mA | |
| D5 | I _{LI} | Input Leakage Current | — | — | ±3 | µA | V _{IN} = V _{SS} or V _{CC} | |
| D6 | I _{LO} | Output Leakage Current | — | — | ±3 | µA | $\overline{\text{CS}}$ = V _{CC} , V _{OUT} = V _{SS} or V _{CC} | |
| D7 | C _{IN} | Internal Capacitance (all input pins) | — | — | 5 | pF | TA = 25°C, FREQ = 1 MHz, V _{CC} = 3.6V (Note 1) | |
| D8 | C _{OUT} | Internal Capacitance (SO pin) | — | — | 7 | pF | TA = 25°C, FREQ = 1 MHz, V _{CC} = 3.6V (Note 1) | |
| D9 | I _{CC} Active | Operating Current | — | — | 5 | mA | TA = 85°C, V _{CC} = 3.6V, FCLK = 66 MHz (Note 2) | |
| D10 | I _{CC} Store | Store Current | — | — | 2 | mA | TA = 85°C, 2.7V < V _{CC} ≤ 3.6V (Note 3) | |
| D11 | I _{CCS} | Standby Current | — | — | 300 | µA | TA = 85°C, SI, $\overline{\text{CS}}$, V _{CAP} , V _{CC} = 3.6V | |
| D12 | I _{CCH} | Hibernate Current | — | — | 3 | µA | TA = 85°C, SI, $\overline{\text{CS}}$, V _{CAP} , V _{CC} = 3.6V | |
| D13 | V _{TRIP} | AutoStore/AutoRecall Trip Voltage | 2.30 | — | 2.65 | V | | |
| D14 | V _{HYS} | Trip Voltage Hysteresis | — | 300 | — | mV | Note 1 | |
| D15 | V _{POR} | Power-on Reset Voltage | — | 1.8 | — | V | Note 1 | |
| D16 | C _{VCAP} | V _{CAP} Capacitance | 22 | 33 | 50 | µF | Rated 6.3V or higher (Note 1) | |

Note 1: This parameter is periodically sampled and not 100% tested.

2: I_{CC} Active measured with SO pin unloaded. Current can vary with output loading and clock frequency.

3: Store current is specified as an average current across the entire store operation.

TABLE 1-2: AC CHARACTERISTICS

| AC CHARACTERISTICS | | | Electrical Characteristics: Industrial (I): TA = -40°C to +85°C VCC = 2.7V to 3.6V | | | |
|--------------------|----------|--|---|------|--------------|------------|
| Param. No. | Symbol | Characteristic | Min. | Max. | Units | Conditions |
| 1 | FCLK | Clock Frequency | — | 66 | MHz | |
| 2 | TCSS | $\overline{\text{CS}}$ Setup Time | 6 | — | ns | |
| 3 | TCSH | $\overline{\text{CS}}$ Hold Time | 6 | — | ns | |
| 4 | TCSD | $\overline{\text{CS}}$ Disable Time | 7 | — | ns | |
| 5 | TSU | Data Setup Time | 4 | — | ns | |
| 6 | THD | Data Hold Time | 4 | — | ns | |
| 7 | TR | CLK Rise Time | — | 100 | ns | Note 1 |
| 8 | TF | CLK Fall Time | — | 100 | ns | Note 1 |
| 9 | THI | Clock High Time | 7 | — | ns | |
| 10 | TLO | Clock Low Time | 7 | — | ns | |
| 11 | TCLD | Clock Delay Time | 7 | — | ns | |
| 12 | TCLE | Clock Enable Time | 3 | — | ns | |
| 13 | TV | Output Valid from Clock Low | — | 10 | ns | |
| 14 | THO | Output Hold Time | 0 | — | ns | Note 1 |
| 15 | TDIS | Output Disable Time | — | 20 | ns | Note 1 |
| 16 | THZ | $\overline{\text{HOLD}}$ Low to Output High-Z | — | 10 | ns | Note 1 |
| 17 | THV | $\overline{\text{HOLD}}$ High to Output Valid | — | 10 | ns | |
| 18 | THS | $\overline{\text{HOLD}}$ Setup Time | 0 | | ns | |
| 19 | THH | $\overline{\text{HOLD}}$ Hold Time | 5 | | ns | |
| 20 | TRESTORE | Power-up AutoRecall/Hibernation Wake-up Operation Duration | — | 200 | μs | |
| 21 | TRECALL | SW Recall Operation Duration | — | 50 | μs | |
| 22 | TSTORE | Store Operation Duration | — | 10 | ms | |
| 23 | TVRISE | VCC Rise Rate | 30 | — | μs/V | Note 1 |
| 24 | TVFALL | VCC Fall Rate | 30 | — | μs/V | Note 1 |
| 25 | | Endurance | 100,000 | — | Store Cycles | Note 1 |
| 26 | | Retention | 100 | — | Years | At 55°C |
| | | | 10 | — | Years | At 85°C |

Note 1: This parameter is not tested but ensured by characterization.

FIGURE 1-1: HOLD TIMING




FIGURE 1-2: SERIAL INPUT TIMING MODE 0,0




FIGURE 1-3: SERIAL INPUT TIMING MODE 1,1




FIGURE 1-4: SERIAL OUTPUT TIMING





TABLE 1-3: AC TEST CONDITIONS

| AC Waveform | |
|------------------------------------|---------|
| VLO = 0.2V | |
| VHI = VCC - 0.2V | |
| CL = 30 pF | |
| Timing Measurement Reference Level | |
| Input | 0.5 VCC |
| Output | 0.5 VCC |

FIGURE 1-5: AUTOSTORE/AUTORECALL TIMING DATA



2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in [Table 2-1](#).

TABLE 2-1: PIN FUNCTION TABLE

| Name | 8-Lead SOIC | Description |
|--------------------------|-------------|--------------------|
| $\overline{\text{CS}}$ | 1 | Chip Select Input |
| SO | 2 | Serial Data Output |
| VCAP | 3 | External Capacitor |
| VSS | 4 | Ground |
| SI | 5 | Serial Data Input |
| SCK | 6 | Serial Clock Input |
| $\overline{\text{HOLD}}$ | 7 | Hold Input |
| VCC | 8 | Supply Voltage |

2.1 Chip Select ($\overline{\text{CS}}$)

A low level on this pin selects the device. A high level deselects the device and forces it into Standby mode. When the device is deselected, SO goes to the high-impedance state, allowing multiple parts to share the same SPI bus. A low-to-high transition on $\overline{\text{CS}}$ after a valid write sequence completes the SRAM write cycle. After power-up, a high-to-low transition on $\overline{\text{CS}}$ is required prior to any sequence being initiated.

2.2 Serial Output (SO)

The SO pin is used to transfer data out of the 48L256. During a read cycle, data is shifted out on this pin after the falling edge of the serial clock.

2.3 Serial Input (SI)

The SI pin is used to transfer data into the device. It receives instructions, addresses, and data. Data is latched on the rising edge of the serial clock.

2.4 Serial Clock (SCK)

The SCK is used to synchronize the communication between a master and the 48L256. Instructions, addresses or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin is updated after the falling edge of the clock input.

2.5 Hold ($\overline{\text{HOLD}}$)

The $\overline{\text{HOLD}}$ pin is used to suspend transmission to the 48L256 while in the middle of a serial sequence without having to retransmit the entire sequence over again. It must be held high any time this function is not being used. Once the device is selected and a serial sequence is underway, the $\overline{\text{HOLD}}$ pin may be pulled low to pause further serial communication without resetting the serial sequence.

The $\overline{\text{HOLD}}$ pin should be brought low while SCK is low, otherwise the Hold function will not be invoked until the next SCK high-to-low transition. The 48L256 must remain selected during this sequence. The SI and SCK levels are “don’t cares” during the time the device is paused and any transitions on these pins will be ignored. To resume serial communication, the $\overline{\text{HOLD}}$ pin should be brought high while the SCK pin is low, otherwise serial communication will not be resumed until the next SCK high-to-low transition.

The SO line will tri-state immediately upon a high-to-low transition of the $\overline{\text{HOLD}}$ pin, and will begin outputting again immediately upon a subsequent low-to-high transition of the $\overline{\text{HOLD}}$ pin, independent of the state of SCK.

3.0 MEMORY ORGANIZATION

3.1 Data Array Organization

The 48L256 is internally organized as a continuous SRAM array for both reading and writing, along with a nonvolatile EEPROM array that is not directly accessible to the user, but which can be refreshed or recalled on power cycles or on software commands. The array can be configured either as a continuous range or into pages. The page size in this device is 64 bytes. The Page mode option is controlled by the PRO bit in the STATUS register.

3.2 16-Bit Nonvolatile User Space

The 48L256 device contains a 16-bit (2-byte) nonvolatile user space, separate from the SRAM memory array. The nonvolatile user space can be written with the Write Nonvolatile User Space command and read with the Read Nonvolatile User Space command. Once written, these 2 bytes remain volatile and can be rewritten. They are copied to nonvolatile memory – at the same time as the SRAM array and STATUS register – automatically on any power disruption or by using the Software Store command described in [Section 11.0 “Store/Recall Operations”](#).

Reading and writing to the nonvolatile user space does not use address bits, only the specific access instruction to precede the operation. Writing to the nonvolatile user space requires writing all of its bits in one operation. Failing to write to all nonvolatile user space bits will abort the write operation and leave the nonvolatile user space value unchanged from its previous value. Similarly, reading the nonvolatile user space memory uses no address bits, but partial reads are allowed.

3.3 Device Registers

The 48L256 contains a STATUS register for controlling and monitoring functions of the device.

3.3.1 STATUS REGISTER

The STATUS register is an 8-bit combination of writable and read-only bits. It is used to modify the write protection functions as well as store various aspects of the current status of the device. The writable bit values written to the STATUS register are volatile – until they are copied to nonvolatile memory automatically on any power disruption or by using the Software Store command described in [Section 11.0 “Store/Recall Operations”](#) – and can be overwritten from a previous status in a recall operation. Details about the STATUS register are covered in [Section 6.0 “STATUS Register”](#).

4.0 FUNCTIONAL DESCRIPTION

The 48L256 is controlled by a set of instructions that are sent from a host controller, commonly referred to as the SPI Master. The SPI Master communicates with the 48L256 via the SPI bus which is comprised of four signal lines:


- Chip Select (\overline{CS})
- Serial Clock (SCK)
- Serial Input (SI)
- Serial Output (SO)

The SPI protocol defines a total of four modes of operation (Mode 0, 1, 2 or 3) with each mode differing in respect to the SCK polarity and phase and how the polarity and phase control the flow of data on the SPI bus.

The 48L256 supports the two most common modes, SPI Modes 0 and 3. With SPI Modes 0 and 3, data is always latched in on the rising edge of SCK and always output on the falling edge of SCK. The only difference between SPI Modes 0 and 3 is the polarity of the SCK signal when in the Inactive state (when the SPI Master is in Standby mode and not transferring any data). SPI Mode 0 is defined as a low SCK while \overline{CS} is not asserted (high) and SPI Mode 3 has SCK high in the Inactive state. The SCK Idle state must match when the \overline{CS} is deasserted both before and after the communication sequence in SPI Mode 0 and 3.

The figures in this document depict Mode 0 with a solid line on SCK while \overline{CS} is inactive and Mode 3 with a dotted line.

FIGURE 4-1: SPI MODE 0 AND MODE 3



4.1 Interfacing the 48L256 on the SPI Bus

Communication to and from the 48L256 must be initiated by the SPI Master device. The SPI Master device must generate the serial clock for the 48L256 on the SCK pin. The 48L256 always operates as a slave due to the fact that the Serial Clock pin (SCK) is always an input.

4.1.1 SELECTING THE DEVICE

The 48L256 is selected when the \overline{CS} pin is low. When the device is not selected, data will not be accepted via the SI pin and the SO pin will remain in a high-impedance state.

4.1.2 SENDING DATA TO THE DEVICE

The 48L256 uses the Serial Data Input (SI) pin to receive information. All instructions, addresses and data input bytes are clocked into the device with the Most Significant bit (MSb) first.

The SI pin samples on the first rising edge of the SCK line after the \overline{CS} has been asserted.

4.1.3 RECEIVING DATA FROM THE DEVICE

Data output from the device is transmitted on the Serial Data Output (SO) pin with the MSb output first. The SO data is latched on the falling edge of the first SCK clock cycle after the instruction has been clocked into the device, such as the Read from Memory Array and Read STATUS Register instructions. See [Section 6.0 "STATUS Register"](#) for more details.

4.2 DEVICE OPCODES

4.2.1 SERIAL OPCODE

After the device is selected by driving \overline{CS} low, the first byte sent must be the opcode that defines the operation to be performed.

The 48L256 utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in [Table 4-1](#). All instructions, addresses and data are transferred with the MSb first and are initiated with a high-to-low \overline{CS} transition and completed with a low-to-high \overline{CS} transition.

TABLE 4-1: INSTRUCTION SET FOR 48L256

| Command | Operation Description | Opcode | | Address Bytes | Data Bytes | Reference Section |
|---------------------------------|--|--------|-----------|---------------|------------|-------------------|
| Write Control Commands | | | | | | |
| WREN | Set Write Enable Latch (WEL) | 06h | 0000 0110 | 0 | 0 | 5.1 |
| WRDI | Reset Write Enable Latch (WEL) | 04h | 0000 0100 | 0 | 0 | 5.2 |
| SRAM Commands | | | | | | |
| WRITE | Write to SRAM Array | 02h | 0000 0010 | 2 | 1+ | 8.0 |
| READ | Read from SRAM Array | 03h | 0000 0011 | 2 | 1+ | 7.1 |
| RDLSWA | Read Last Successfully Written Address | 0Ah | 0000 1010 | 0 | 2 | 7.2 |
| Secure WRITE | Secure Write to SRAM Array with CRC | 12h | 0001 0010 | 2 | 64 | 10.1 |
| Secure READ | Secure Read from SRAM Array with CRC | 13h | 0001 0011 | 2 | 64 | 10.2 |
| STATUS Register Commands | | | | | | |
| WRSR | Write STATUS Register (SR) | 01h | 0000 0001 | 0 | 1 | 6.5 |
| RDSR | Read STATUS Register (SR) | 05h | 0000 0101 | 0 | 1 | 6.4 |
| Store/Recall Commands | | | | | | |
| STORE | Store SRAM data to EEPROM array | 08h | 0000 1000 | 0 | 0 | 11.3 |
| RECALL | Copy EEPROM data to SRAM array | 09h | 0000 1001 | 0 | 0 | 11.4 |
| Nonvolatile User Space Commands | | | | | | |
| WRNUR | Write Nonvolatile User Space | C2h | 1100 0010 | 0 | 2 | 9.1 |
| RDNUR | Read Nonvolatile User Space | C3h | 1100 0011 | 0 | 2 | 9.2 |
| Hibernate Commands | | | | | | |
| Hibernate | Enter Hibernate mode | B9h | 1011 1001 | 0 | 0 | 12.0 |

4.2.2 HOLD FUNCTION


The \overline{HOLD} pin is used to pause the serial communication with the device without having to stop or reset the clock sequence. The Hold mode, however, does not have an effect on the internal write cycle. Therefore, if a write cycle is in progress, asserting the \overline{HOLD} pin will not pause the operation and the write cycle will continue until it is finished.

The Hold mode can only be entered while the \overline{CS} pin is asserted. The Hold mode is activated by asserting the \overline{HOLD} pin during the SCK low pulse. If the \overline{HOLD} pin is asserted during the SCK high pulse, then the Hold mode will not be started until the beginning of the next SCK low pulse. The device will remain in the Hold mode as long as the \overline{HOLD} pin and \overline{CS} pin are asserted.

While in Hold mode, the SO pin will be in a high-impedance state. In addition, both the SI pin and the SCK pin will be ignored.

To end the Hold mode and resume serial communication, the \overline{HOLD} pin must be deasserted during the SCK low pulse. If the \overline{HOLD} pin is deasserted during the SCK high pulse, then the Hold mode will not end until the beginning of the next SCK low pulse.

If the \overline{CS} pin is deasserted while the \overline{HOLD} pin is still asserted, then any operation that may have been started will be aborted and the device will reset the WEL bit in the STATUS register back to the logic '0' state.

FIGURE 4-2: HOLD MODE

5.0 WRITE ENABLE AND DISABLE


5.1 Write Enable Instruction ($WREN$)

The Write Enable Latch (WEL) bit of the STATUS register must be set to a logic '1' prior to each $WRSR$ or $WRITE$ instruction. The WEL bit is set to a logic '1' by sending a $WREN$ (06h) command to the 48L256. First, the \overline{CS} pin is driven low to select the device and then a 06h instruction is clocked in on the SI pin. Then the \overline{CS} pin is driven high. The WEL bit will be immediately updated in the STATUS register to a logic '1'.

The WEL bit will also be reset to a logic '0' in the following circumstances:

- Upon power-up as the power on default condition is the Write Disable state ([Section 6.2 "Write Enable Latch"](#))
- The completion of any write operation ($WRITE$, $WRSR$)
- A write operation of any type to a memory location or register that is protected or locked
- Executing a Write Disable ($WRDI$) instruction ([Section 5.2 "Write Disable Instruction \(\$WRDI\$ \)"](#))
- A Hold abort occurs as noted in [Section 4.2.2 "Hold Function"](#) (\overline{CS} deasserted while $HOLD$ pin is low)


FIGURE 5-1: WREN WAVEFORM



5.2 Write Disable Instruction ($WRDI$)

To protect the device against inadvertent writes, the Write Disable instruction (opcode 04h) disables all programming modes by setting the WEL bit to a logic '0'.

FIGURE 5-2: WRDI WAVEFORM



6.0 STATUS REGISTER

The 48L256 includes a 1-byte STATUS register which is a combination of four nonvolatile bits and four volatile bits. The STATUS register bits control or indicate various features of the device as shown in [Register 6-1](#). These bits can be read or modified by specific instructions that are detailed in the subsequent sections.

REGISTER 6-1: STATUS REGISTER

| R/W | R/W | R/W | R-0 | R/W | R/W | R-0 | R-0 |
|----------|-------------------------|-------------------------|-------------------------|-----|-----|-----|-----------------------------|
| Reserved | $\overline{\text{ASE}}$ | $\overline{\text{PRO}}$ | $\overline{\text{SWM}}$ | BP1 | BP0 | WEL | $\overline{\text{RDY/BSY}}$ |
| bit 7 | | | | | | | bit 0 |

Legend:

| | | |
|-------------------|------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared x = Bit is unknown |

| | |
|---------|--|
| bit 7 | Reserved: Must be set to '0' |
| bit 6 | ASE: AutoStore Enable bit 1 = AutoStore is disabled 0 = AutoStore is enabled (factory default) |
| bit 5 | PRO: Page Rollover bit 1 = Continuous writes are enabled, page emulation mode disabled 0 = Writes crossing page boundary causes address to roll over to beginning of page (factory default) |
| bit 4 | SWM: Secure Write Monitoring bit – Read-Only 1 = The last secure write operation has failed 0 = No error reported in Secure Write |
| bit 3-2 | BP[1:0]: Block Protection bits (see Table 6-2) 00 = (Level 0) No SRAM array write protection 01 = (Level 1) Upper quarter SRAM memory array protection 10 = (Level 2) Upper half SRAM memory array protection 11 = (Level 3) Entire SRAM memory array protection |
| bit 1 | WEL: Write Enable Latch bit – Read-Only 1 = WREN has been executed and device is enabled for writing 0 = Device is not write-enabled |
| bit 0 | RDY/BSY: Ready/Busy Status bit – Read-Only 1 = Device is busy with an internal store or recall operation 0 = Device is ready for standard SRAM Read/Write commands |

6.1 Block Write-Protect Bits

The 48L256 contains four levels of SRAM write protection using the block protection function. The nonvolatile Block Write-Protect bits (BP1, BP0) are located in bits three and two of the first STATUS register byte and define the region of the SRAM that are to be treated as read-only.

The address ranges that are protected for each SRAM Block Write Protection level and the corresponding STATUS register control bits are shown in [Table 6-2](#).

TABLE 6-2: BLOCK WRITE-PROTECT BITS

| Level | STATUS Register Bits [3:2] | | Protected Address Range |
|-------|----------------------------|-----|-------------------------|
| | BP1 | BP0 | 48L256 |
| 0 | 0 | 0 | None |
| 1 | 0 | 1 | 6000-7FFF |
| 2 | 1 | 0 | 4000-7FFF |
| 3 | 1 | 1 | 0000-7FFF |

6.2 Write Enable Latch

Enabling and disabling writing to the STATUS register and the SRAM array is accomplished through the Write Enable (WREN) instruction as shown in [Section 5.1 “Write Enable Instruction \(WREN\)”](#) and the Write Disable (WRDI) instruction as shown in [Section 5.2 “Write Disable Instruction \(WRDI\)”](#). These functions change the status of the WEL bit (bit 1) in the STATUS register.

6.3 Ready/Busy Status Latch

The Ready/Busy Status Latch is used to indicate whether the device is currently active in a nonvolatile write operation. This bit is read-only and automatically updated by the device. This bit is provided in bit position ‘0’.

A logic ‘1’ bit indicates that the device is currently busy performing an SRAM to EEPROM transfer or EEPROM to SRAM restore operation. During this time, only the Read STATUS Register (RDSR) command will be executed by the device.


A logic ‘0’ bit in this position indicates the device is ready to accept new SRAM Read/Write commands.

6.4 Read STATUS Register (RDSR)

The Read STATUS Register (RDSR) instruction provides access to the contents of the STATUS register. The STATUS register is read by asserting the CS pin followed by sending in a 05h opcode. The device will return the 8-bit STATUS register value on the SO pin.

The STATUS register can be continuously read for data by continuing to read beyond the first 8-bit value returned. The 48L256 will update the STATUS register value upon the completion of every eight bits, thereby allowing new STATUS register values to be read without having to issue a new RDSR instruction.

FIGURE 6-1: RDSR WAVEFORM



6.5 Write STATUS Register (WRSR)


The Write STATUS Register (WRSR) instruction enables the SPI Master to change selected bits of the STATUS register. Before a WRSR sequence can be initiated, a WREN instruction must be executed to set the WEL bit to logic '1'. Upon completion of a WREN sequence, a WRSR sequence can be executed.

The WRSR command can be used to modify the writable bits in the STATUS register. The SWM and RDY/BSY bits are read-only.

The 48L256 will respond to commands immediately after a WRSR sequence.

Note: The updated STATUS register value will only be stored into nonvolatile memory when there is a store operation.

FIGURE 6-2: WRSR WAVEFORM



7.0 READ OPERATIONS


7.1 Reading from the SRAM (READ)

Reading the SRAM contents can be done whenever the device is not in an internal store or recall cycle, as indicated by the Ready/Busy bit of the STATUS register. To read the SRAM, first the $\overline{\text{CS}}$ line is pulled low to select the device and the Read opcode 03h is transmitted via the SI line followed by the 16-bit address to be read.

Upon completion of the address bytes, any data on the SI line will be ignored. The data (D7–D0) at the specified address is then shifted out onto the SO line. Any number of bytes can be clocked out, and if the address reaches the end of the array, it can continue at the beginning of the array. Read operations are not limited by page boundaries.

The read sequence can be terminated at any point of the operation. The $\overline{\text{CS}}$ line should be driven high after the data is clocked out.

FIGURE 7-1: READ SRAM (READ) WAVEFORM




7.2 Read Last Successfully Written Address (RDLSWA)

The 48L256 devices offer a function to read out the last successfully written address. The value of the last written address is held in a memory location with the same ability to be stored into nonvolatile memory during a store operation so that the value can be made available after a power cycle with the AutoStore function.

To read the address of the last written byte, the SPI command 0x0A is clocked in on SI, then the address bits are clocked out on the SO pin. The number of address bytes returned corresponds to the size of the memory array, which is 2 bytes in the 256K device. Any MSb bits that are beyond the address range will return as zero.

FIGURE 7-2: READ LAST SUCCESSFULLY WRITTEN ADDRESS WAVEFORM



8.0 WRITE COMMANDS

In order to write to the SRAM in the 48L256, the device must be write-enabled via the Write Enable (WREN) instruction. If the device is not Write Enabled (WREN), the device will ignore the SRAM Write instruction and will return to the Standby state when \overline{CS} is brought high. Each unique write to the SRAM array is immediately transferred to SRAM, not to EEPROM, so there is no delay after one write to begin another SRAM read/write operation. Contents of the SRAM are only transferred to EEPROM upon a store operation, such as a Software Store command, or upon an AutoStore operation at power-down (if enabled). (see [Section 11.3 “Software Store Command”](#)).

Note: If the \overline{CS} pin is deselected at somewhere other than the end of an 8-bit byte boundary, the last partial byte operation will be aborted, the completed bytes will be written to the SRAM array. The RLSWA register will indicate the address of the last successfully written byte.


The 48L256 is automatically returned to the Write Disable state (STATUS register bit WEL = 0) at the completion of an SRAM write operation.

8.1 Write Instruction Sequences

8.1.1 SRAM BYTE WRITE

Once a WREN command has been completed, an SRAM byte write sequence can be performed as shown in [Figure 8-1](#). After the \overline{CS} line is pulled low to select the device, the opcode is transmitted via the SI line, followed by the 15-bit address, proceeded by stuff bits to total 16 address bits and the data (D7-D0) to be programmed.

FIGURE 8-1: SRAM BYTE WRITE WAVEFORM




8.1.2 CONTINUOUS WRITE

Writing to a number of SRAM bytes is similar to a byte write, however, more bytes can be added after the first byte in the same write cycle. If more bytes of data are transmitted than what will fit to the end of that memory page or array, the address counter will “roll over” to the beginning of the SRAM page or array. Previously written data will be overwritten. The behavior of the rollover will depend on whether the $\overline{\text{PRO}}$ bit is set in the STATUS register. If $\overline{\text{PRO}}$ is set to 0, then the address wraps back to the beginning of the page. If $\overline{\text{PRO}}$ is set to 1, then data can continue past the page boundary, only to wrap at the end of the memory array. This 256K device has 64-byte pages.

Upon completion of the write, the 48L256 automatically returns to the Write Disable state (STATUS register bit $\text{WEL} = 0$).

Note: If the $\overline{\text{CS}}$ pin is deselected at somewhere other than the end of an 8-bit boundary, the last partial byte operation will be aborted and the completed bytes will be written to the SRAM array.

FIGURE 8-2: CONTINUOUS SRAM WRITE WAVEFORM



9.0 NONVOLATILE USER SPACE ACCESS


The 256K device has 2 bytes (16 bits) of nonvolatile user space memory.

The nonvolatile user space memory is accessed through the WRNUR and RDNUR instructions. Data written to the nonvolatile user space memory is volatile but will be transferred to EEPROM automatically on any power disruption. The last content will then be restored from EEPROM on the next power-up. Software Store and Software Recall can also be executed by the user as described in [Section 11.0 “Store/Recall Operations”](#).

9.1 Write Nonvolatile User Space (WRNUR)

Writing to the 16-bit nonvolatile user space requires the WEL bit to be set, such as with a WREL instruction. The nonvolatile user space write operation must include the \overline{CS} pin to be brought low, the WRNUR instruction to be sent on SI, and the whole NU value clocked in (16 bits). Then the \overline{CS} pin is set high. The value is stored immediately in the volatile memory. The nonvolatile user space value is not transferred to EEPROM until the next power disruption, though a Software Store can be executed at any time. The nonvolatile user space content is then permanent only until rewritten by the user.

FIGURE 9-1: NONVOLATILE USER SPACE WRITE




9.2 Read Nonvolatile User Space (RDNUR)

Reading the nonvolatile user space is possible with the RDNUR command. The nonvolatile user space read operation must include the \overline{CS} pin to be brought low, the RDNUR instruction to be sent on SI, and the whole NU value clocked out on SO (2 bytes). Then the \overline{CS} pin is set high. The value read is from the volatile SRAM memory, so this will be the last value restored from EEPROM on power-up or any new value written into these 16 bits since the last power-up.

The user can also use the Software Recall command ([Section 11.0 “Store/Recall Operations”](#)) to recover the nonvolatile user space content moved to EEPROM on the last power event or the last Software Store event.

FIGURE 9-2: READ NONVOLATILE USER SPACE



10.0 SECURE OPERATIONS

The 48L256 devices support secure write and read operations, which add another layer of protection to data. The secure write and read operations use a CRC checksum on a fixed number of bytes and the address bits, to be sure the data beginning at that address matches the given checksum before it is considered valid.

The 48L256 uses a 64-byte and address CRC calculation. The devices accept or transmit a 2-byte CRC value calculated from the SRAM data and address bits. Only valid address bits are used in the calculation (upper address bits that extend beyond the array size are ignored in the CRC calculation). The boundary of the secure write and read operations must align to a 64-byte boundary.

10.1 Secure Write

To enable the secure write operation, a WEL bit has to be set first. The $\overline{\text{CS}}$ line is set low, the Secure Write command is sent, followed by the address bytes. Only the valid address bits are used in the CRC calculation (see Table 10-1 below). Then, data is sent to the required number of bytes, and the expected CRC value is calculated internally as bytes are sent in. After the last byte is written, the 16-bit CRC is to be clocked in on SI, then the $\overline{\text{CS}}$ pin is set high. The CRC16-CCITT polynomial used is $x^{16}+x^{12}+x^5+1$. The boundary for the write operation must align with the size of the range, 64 bytes. The initial value for the CRC calculation is 0xFFFF. The checksum must be transmitted with MSb first. In addition, the internally calculated CRC has to match the transmitted CRC. If they match, the data will be accepted and written to the array. If the CRC values do not match, data will be ignored and the existing memory data will stay as it was and the $\overline{\text{SWM}}$ bit in the STATUS register will be set to '1', indicating a secure write error. The status of the $\overline{\text{SWM}}$ bit should be read after every secure write operation to confirm the operation was successful. The $\overline{\text{SWM}}$ bit in the STATUS register is read-only and will automatically reset to '0' at the beginning of the next secure write operation.

With the low-to-high transition of the $\overline{\text{CS}}$ pin, the device is automatically returned to the Write Disable state, with the WEL bit returning to '0'.

10.2 Secure Read

The secure read operation requires the $\overline{\text{CS}}$ pin to be brought low and the secure read opcode sent in on the SI pin. Following that is the address (2 bytes).

The valid address bits are part of the CRC calculation. Only the correct number of bits can be read, which are 64 bytes clocked out on the SO pin (see Table 10-1 for details). As the data is sent out, a CRC checksum is calculated. The CRC16-CCITT polynomial used is $x^{16}+x^{12}+x^5+1$. After the data bytes are sent, then the two CRC bytes are sent, and the master sets the $\overline{\text{CS}}$ pin high to finish the operation. The master reading the SRAM can do a CRC calculation to confirm that the address and data agree with the checksum bytes provided by the device.

The secure read must be aligned with a SRAM address boundary of 64 bytes.

The $\overline{\text{SWM}}$ bit in the STATUS register is not affected by secure read operations.

TABLE 10-1: SECURE WRITE BITS

| Device | Address Bytes | Address Bits | Data Bytes Required | CRC Bits |
|--------|---------------|--------------|---------------------|----------|
| 48L256 | 2 | 15 | 64 | 16 |

TABLE 10-1: SECURE SRAM WRITE WAVEFORM





FIGURE 10-1: SECURE SRAM READ WAVEFORM



11.0 STORE/RECALL OPERATIONS

This EERAM device is intended to be serial SRAM with internal management of all backup transfers to and from EEPROM on power disruption, so the EEPROM portion of the SRAM memory cell is not directly accessible to the user.

However, user-managed Software Store and Software Recall commands are included. The factory default for the ASE bit in the STATUS register is '0', enabling the AutoStore function.

11.1 Automatic Store on Any Power Disruption

To enable this feature, the user must place a capacitor on the VCAP pin and ensure the ASE bit in the STATUS register is set to '0'. The capacitor is charged through the VCC pin. When the 48L256 detects a power-down event, the device automatically switches to the capacitor for power and initiates the AutoStore operation.

Note that to minimize the transfer events to EEPROM, this automatic store will only be initiated if the SRAM array has been modified since the last store or recall operation.

The automatic store cycle (AutoStore) is initiated when VCAP falls below VTRIP. Even if power is restored, the 48L256 cannot be accessed for TSTORE time after the AutoStore is initiated.

Note: If power is restored during an AutoStore operation, the AutoStore will continue and the AutoRecall will not be performed because the SRAM content is still valid.

11.2 Automatic Recall to SRAM

An automatic recall of EEPROM to SRAM (AutoRecall) is performed on power-up, regardless of the state of the ASE bit. This feature ensures that the SRAM data duplicates the EEPROM data on power-up. The AutoRecall is initiated when VCAP rises above VTRIP, and the 48L256 cannot be accessed for TRESTORE time after the AutoRecall is initiated.


Note 1: If power is lost during an AutoRecall operation, the AutoRecall is aborted and the AutoStore is not performed.

2: AutoRecall is performed every time VCAP rises above VTRIP.

11.3 Software Store Command

The Software Store command must be user-initiated and will store the contents of the SRAM bits, the non-volatile user space and the Configuration bits of the STATUS register (BP[1:0], PRO and ASE) into nonvolatile storage. The Software Store command functions even if the contents of the array and registers have not changed since the last store or recall. Reading the STATUS register during the store cycle will indicate a busy bit. Other operations will be ignored.

FIGURE 11-1: SOFTWARE STORE



11.4 Software Recall Command

The Software Recall command must be user-initiated and replaces the contents of the SRAM array, the nonvolatile user space and the Configuration bits of the STATUS register (BP[1:0], \overline{PRO} and \overline{ASE}) from a previous store into the user corresponding user-accessible areas.

The Software Recall command can be given and the operation completed, even if the contents of the array and registers have not changed since the last store or recall. Reading the STATUS register during the recall cycle will indicate a busy bit. Other operations will be ignored.

FIGURE 11-2: SOFTWARE RECALL




TABLE 11-1: STORE ENABLE TRUTH TABLE

| \overline{ASE} Bit | Array Modified | AutoStore Enabled | Software Store Enabled | AutoRecall Enabled | Software Recall Enabled |
|----------------------|----------------|-------------------|------------------------|--------------------|-------------------------|
| x | No | No | Yes | Yes | Yes |
| 1 | Yes | No | Yes | Yes | Yes |
| 0 | Yes | Yes | Yes | Yes | Yes |

11.5 Polling Routine

When operating in the more common automatic store and recall mode (AutoStore/AutoRecall), the master can poll the $\overline{\text{RDY}}/\text{BSY}$ bit on power-up to see when the SRAM is ready for new Read/Write commands. See Figure 11-3 beginning with the “Send RDSR Instruction to the Device”.

Polling can also be used if the user-initiated Software Store and Software Recall commands are used. Polling allows the application to query whether the EERAM has completed the transfer operations between the SRAM and EEPROM portions of the memory cell. This polling routine can be initiated after every power-up to confirm that AutoRecall has completed, or after the user-executed Software Store and Software Recall commands have started processing.

The polling routine is repeatedly sending the Read STATUS Register (RDSR) command to determine if the device has completed its self-timed internal store or recall cycles (see Figure 11-3). If the $\overline{\text{RDY}}/\text{BSY}$ bit = 1 from RDSR, the write cycle is still in progress. If $\overline{\text{RDY}}/\text{BSY}$ bit = 0 from RDSR, this indicates the operation has ended. If the device is still in a busy state, repeated RDSR commands can be executed until the $\overline{\text{RDY}}/\text{BSY}$ bit = 0, signaling that the device is ready to execute a new instruction.

With the 48L256 device, it is also possible to poll the busy flag by sending the RDSR command only once, and repeatedly clocking out the data until the busy bit is clear. Only the RDSR instruction is enabled during the store and recall cycles.

FIGURE 11-3: POLLING FLOW






FIGURE 11-1: AUTOSTORE/AUTORECALL SCENARIOS (WITH $\overline{\text{ASE}} = 0$, ARRAY MODIFIED)

Note 1: When $\overline{\text{CHARGE_CAP}}$ is a '0', VCC is connected to VCAP, allowing VCC to charge the external capacitor. See [Section 13.1 "Power Switchover"](#) for details.

FIGURE 11-2: AUTOSTORE/AUTORECALL SCENARIOS (WITH $\overline{\text{ASE}} = 1$ OR ARRAY NOT MODIFIED)




Note 1: When $\overline{\text{CHARGE_CAP}}$ is a '0', VCC is connected to VCAP, allowing VCC to charge the external capacitor. See [Section 13.1 "Power Switchover"](#) for details.

12.0 HIBERNATION

The 48L256 device includes a very low-power Hibernation mode. The Hibernation mode is initiated by sending the Hibernate instruction. Once received, the \overline{CS} pin returns high, the device performs a store operation if the array has been modified since the last store or recall, and then the device enters a low-power state.

Exiting the Hibernation state requires either a power cycle, or that the \overline{CS} pin be brought low to begin awakening from hibernation. After a time of T_{STORE} , the device will again be ready to operate. All data in the EEPROM portion of the memory cells will be transferred back to the SRAM portion of the memory cells, and the nonvolatile user space and register values will also be restored.

FIGURE 12-1: HIBERNATE WAVEFORM



13.0 TRIP VOLTAGE

The 48L256 has an internal voltage reference that is used to create a trip voltage threshold (V_{TRIP}). When V_{CAP} rises above V_{TRIP} , a power-up event is detected. If this is the first power-up event after a POR, then an AutoRecall operation is initiated. When V_{CAP} falls below V_{TRIP} , a power-down event is detected and an AutoStore operation is initiated if the ASE in the STATUS register is set to '0' and if the array has been modified.

Note: When V_{CAP} is below V_{TRIP} , the 48L256 cannot be accessed and will not respond to any commands.

13.1 Power Switchover

To support the AutoStore feature, the 48L256 must be able to charge the capacitor connected to the V_{CAP} pin when power is available on V_{CC} , and also automatically switch to being powered from the V_{CAP} pin when power is removed internal to the device from V_{CC} . Since the V_{CAP} pin is used as part of the internal power bus, this means that the V_{CC} pin must be disconnected internally to the device when power to the system ceases.

To accomplish this, the 48L256 has an intelligent power switchover circuit that continuously monitors the voltages on both the V_{CC} and V_{CAP} pins.

During a power-up event, V_{CC} is initially connected internally in the device to the V_{CAP} pin, allowing it to rise above the V_{CAP} pin voltage level. Once the V_{CC} pin voltage level is above the V_{CAP} pin voltage level, the V_{CAP} pin is connected to the V_{CC} pin internally, charging the external capacitor back through the device. When the V_{CAP} pin voltage level rises to V_{TRIP} , the AutoRecall operation is triggered.

During a power-down event, the V_{CC} pin is initially connected to the internal power bus. As V_{CC} falls, it discharges the external cap, causing V_{CAP} to also fall. Once the V_{CAP} pin voltage level falls below V_{TRIP} , the AutoStore operation is triggered, and the V_{CC} pin is disconnected internally to prevent discharging the external V_{CAP} capacitor any further through the V_{CC} pin.

Once the V_{CC} pin is disconnected internally, it will not be reconnected until both the V_{CC} pin voltage is greater than the V_{CAP} pin voltage and any internal store cycles (AutoStore or Software Store) are complete. This guards against continuously internally connecting and disconnecting the V_{CC} pin to the V_{CAP} pin when the V_{CAP} voltage falls faster than the V_{CC} voltage as it moves the SRAM data to EEPROM backup.


14.0 PACKAGING INFORMATION

14.1 Package Marking Information



8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing No. C04-057-SN Rev E Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Dimension Limits | Units | MILLIMETERS | | |
|--------------------------|-------|-------------|-----|------|
| | | MIN | NOM | MAX |
| Number of Pins | N | 8 | | |
| Pitch | e | 1.27 BSC | | |
| Overall Height | A | - | - | 1.75 |
| Molded Package Thickness | A2 | 1.25 | - | - |
| Standoff § | A1 | 0.10 | - | 0.25 |
| Overall Width | E | 6.00 BSC | | |
| Molded Package Width | E1 | 3.90 BSC | | |
| Overall Length | D | 4.90 BSC | | |
| Chamfer (Optional) | h | 0.25 | - | 0.50 |
| Foot Length | L | 0.40 | - | 1.27 |
| Footprint | L1 | 1.04 REF | | |
| Foot Angle | φ | 0° | - | 8° |
| Lead Thickness | c | 0.17 | - | 0.25 |
| Lead Width | b | 0.31 | - | 0.51 |
| Mold Draft Angle Top | α | 5° | - | 15° |
| Mold Draft Angle Bottom | β | 5° | - | 15° |


Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- § Significant Characteristic
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.
- Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev E Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Dimension Limits | Units | MILLIMETERS | | |
|-------------------------|-------|-------------|----------|------|
| | | MIN | NOM | MAX |
| Contact Pitch | E | | 1.27 BSC | |
| Contact Pad Spacing | C | | 5.40 | |
| Contact Pad Width (X8) | X1 | | | 0.60 |
| Contact Pad Length (X8) | Y1 | | | 1.55 |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev E

APPENDIX A: REVISION HISTORY

Revision B (10/2019)

Changed storage time maximum; added typical capacitor value; added default value setting for ASE bit.

Revision A (07/2019)

Initial release of this document.

THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: <http://microchip.com/support>

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| <u>PART NO.</u> | <u>IXI</u> ⁽¹⁾ | <u>-X</u> | <u>/XX</u> |
|--|---------------------------|-------------------|------------|
| Device | Tape and Reel Option | Temperature Range | Package |
| Device: 48L256 = 256-Kbit SPI Serial EERAM | | | |
| Tape and Reel Option: Blank = Standard packaging (tube or tray) T = Tape and Reel ⁽¹⁾ | | | |
| Temperature Range: I = -40°C to +85°C (Industrial) | | | |
| Package: SN = 8-Lead Plastic Small Outline – Narrow, 3.90 mm Body SOIC | | | |

Examples:

a) 48L256-I/SN = Industrial Temp., 2.7V-3.6V, SOIC Package.

b) 48L256T-I/SN = Tape and Reel, Industrial Temp., 2.7V-3.6V, SOIC Package.

Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-5204-1

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Microchip:](#)

[48L256-I/SN](#) [48L256T-I/SN](#)