

## **USB3803**

# **USB 2.0 High-Speed Hub Controller Optimized for Portable Applications**

#### **Features**

- Integrated USB 2.0 Compatible 3-Port Hub
- · Advanced power saving features:
  - 1 μA Typical Standby Current
  - Port goes into power saving state when no devices are connected downstream
  - Port is shut down when port is disabled
  - Digital core shutdown in Bypass and Standby Modes
- · Provides USB Battery Charger Detection for:
  - USB-IF Battery Charging 1.1 compliant Dedicated Charging Ports (DCP)
  - USB-IF Battery Charging 1.1 compliant Charging Downstream Port (CDP)
  - Standard Downstream Port (SDP); that is, USB host or downstream hub port
  - Downstream Hub Ports Support USB-IF Battery Charging 1.1 as Charging Downstream Port (CDP)
- Supports either Single-TT or Multi-TT configurations for Full-Speed and Low-Speed connections (when connected to a High-Speed host)
- · Bypass Switch for low power single port operation
  - Battery charging detection using a PMIC
  - Stereo and mono/mic audio
  - USB1.1 Data
- Enhanced configuration options available through serial I<sup>2</sup>C Slave Port
  - VID/PID/DID
  - String Descriptors
  - Configuration options for Hub
- Internal Default configuration option when serial I<sup>2</sup>C host is not available
- MultiTRAK<sup>TM</sup>
  - Dedicated Transaction Translator per port
- PortMap
  - Configurable port mapping and disable sequencing
- PortSwap
  - Configurable differential intra-pair signal swapping
- PHYBoost
  - Programmable USB transceiver drive strength for recovering signal integrity

- VariSense<sup>TM</sup>
  - Programmable USB receiver sensitivity
- flexPWR<sup>®</sup> Technology
  - Low current design ideal for battery powered applications
  - Internal supply switching provides low power modes
- External 12, 19.2, 26, or 38.4 MHz clock input
- Internal 3.3V & 1.2V Voltage Regulators for single supply operation
  - External VBAT and 1.8V dual supply input option
- Internal Short Circuit protection of USB differential signal pins
- · ±5kV HBM ESD Protection
- 25-pin WLCS (1.95mm x 1.95mm Wafer Level Chip Scale) Package - 0.4mm ball pitch

#### **Target Applications**

The USB3803 is targeted for applications where more than one USB port is required. As mobile devices add more features and the systems become more complex, it is necessary to have more than one USB port to communicate with internal and peripheral devices.

- · Mobile Phones
- · Ultra Mobile PCs
- · Tablet Computers
- Digital Still Cameras
- Digital Video Camcorders
- · Gaming Consoles
- PDAs
- · Portable Media Players
- GPS Personal Navigation Devices
- · Media Players/Viewers

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

## **Table of Contents**

1.0 General Description	4
1.0 General Description	7
3.0 USB3803 Pin Definitions	8
4.0 Modes of Operation	15
5.0 Configuration Options	21
6.0 Serial Slave Interface	40
7.0 USB Descriptors 8.0 Battery Charging 9.0 Integrated Power Regulators	44
8.0 Battery Charging	63
9.0 Integrated Power Regulators	69
10.0 Specifications	70
11.0 Application Reference	78
12.0 Package Outlines, Tape & Reel Drawings, Package Marking	
Appendix A: Revision History	
The Microchip Web Site	88
Customer Change Notification Service	88
Customer Change Notification Service	88
Product Identification System	

#### 1.0 GENERAL DESCRIPTION

The USB3803 is a family of low-power, USB 2.0 hub controllers with three downstream ports. "USB3803" is a generic term referring to the entire family, which includes the following devices:

- USB3803C
- USB3803Ci

The USB3803 is available in two temperature ranges (commercial and industrial) and is recommended for new designs. The USB3803 device includes an integrated USB bypass switch. This device-specific feature is called out independently throughout the document. Table 1-1 provides a summary of the feature differences between USB3803C and USB3803Ci:

TABLE 1-1: USB3803 FAMILY DIFFERENCES

Part Number	USB Bypass Switch	0°C to +70°C	-40°C to +85°C
USB3803C	Х	Х	
USB3803Ci	Х		X

The USB3803 can attach to an upstream port as a full-speed hub or as a full-/hi-speed hub and supports low-speed, full-speed, and hi-speed (if operating as a hi-speed hub) downstream devices on all of the enabled downstream ports. The USB3803 has been specifically optimized for mobile embedded applications. The pin-count has been reduced by optimizing the USB3803 for mobile battery-powered embedded systems where power consumption, small package size, minimal BOM, and battery charger detection capabilities are critical design requirements. Standby mode and Bypass mode power has been minimized. Instead of a dedicated crystal, reference clock inputs are aligned to mobile applications. Flexible integrated power regulators ease integration into battery powered devices. Automatic battery charger detection is available on the upstream port. All required resistors on the USB ports are integrated into the hub. This includes all series termination resistors on D+ and D- pins and all required pull-down and pull-up resistors on D+ and D- pins.

The integrated USB switch allows the USB3803 to bypass the USB Hub and directly connect the upstream and Port 3 downstream USB port for operational modes that do not require Hi-Speed media transfers. The bypass switch enables multiple connectivity options to the USB port while preserving the high speed signal quality in USB Hub Mode.

The USB3803 integrated battery charger detection circuitry supports USB-IF 1.1 charger detection methods. These circuits are used to detect the attachment and type of a USB Charger and provide an interrupt output to the portable device indicating that charger information is available to be read from USB3803 status registers via the serial interface.


The USB3803 includes programmable features such as:

**MultiTRAK**<sup>TM</sup> **Technology** which utilizes a dedicated Transaction Translator (TT) per port to maintain consistent full-speed data throughput regardless of the number of active downstream connections. MultiTRAK<sup>TM</sup> outperforms conventional USB 2.0 hubs with a single TT in USB full-speed data transfers.

**PortMap** which provides flexible port mapping and disable sequences. The downstream ports of a USB3803 hub can be reordered or disabled in any sequence to support multiple platform designs with minimum effort. For any port that is disabled, the USB3803 hub controllers automatically reorder the remaining ports to match the USB host controller's port numbering scheme.

**PortSwap** which adds per-port programmability to USB differential-pair pin locations. PortSwap allows direct alignment of USB signals (D+/D-) to connectors to avoid uneven trace length or crossing of the USB differential signals on the PCB

**PHYBoost** which provides programmable levels of Hi-Speed USB signal drive strength in the upstream and downstream port transceivers. PHYBoost attempts to restore USB signal integrity in a compromised system environment. The graphic on the right shows an example of Hi-Speed USB eye diagrams before and after PHY-Boost signal integrity restoration.



**VariSense**<sup>TM</sup> which controls the USB receiver sensitivity enabling programmable levels of USB signal receive sensitivity. This capability allows operation in a sub-optimal system environment, such as when a captive USB cable is used.

#### 1.1 Customer Selectable Features


A default configuration is available in the USB3803 following a reset. This configuration may be sufficient for most applications. The USB3803 hub may also be configured by an external microcontroller. When using the microcontroller interface, the hub appears as an  $I^2C$  slave device.

The USB3803 hub supports customer selectable features including:

- Optional customer configuration via I<sup>2</sup>C
- · Compound devices on a port-by-port basis
- · Customizable vendor ID, product ID, and device ID
- · Configurable downstream port power-on time reported to the host
- · Indication of the maximum current that the hub consumes from the USB upstream port
- Indication of the maximum current required for the hub controller
- · Configurable as a Self-Powered and Bus-Powered Hub
- Custom string descriptors (up to 30 characters):
  - Product string
  - Manufacturer string
  - Serial number string
- When available, I<sup>2</sup>C configurable options for default configuration may include:
  - Downstream ports as non-removable ports
  - Downstream ports as disabled ports
  - USB signal drive strength
  - USB receiver sensitivity
  - USB differential pair pin location

#### 1.1.1 BLOCK DIAGRAM

FIGURE 1-1: USB3803 BLOCK DIAGRAM



#### 2.0 ACRONYMS AND DEFINITIONS

#### 2.1 Acronyms

EP: Endpoint

FS: Full-Speed

HS: Hi-Speed

I<sup>2</sup>C: Inter-Integrated Circuit

LS: Low-Speed

#### 2.2 Reference Documents


- 1. USB Engineering Change Notice dated December 29th, 2004, UNICODE UTF-16LE For String Descriptors
- 2. Universal Serial Bus Specification, Revision 2.0, Dated April 27th, 2000
- 3. Battery Charging Specification, Revision 1.1, Release Candidate 10, Dated Sept. 22, 2008
- 4. High-Speed Inter-Chip USB Electrical Specification, Version 1.0, Dated Sept. 23, 2007

## 3.0 USB3803 PIN DEFINITIONS

## 3.1 Pin Configuration

The illustration below shows the package diagram.

FIGURE 3-1: USB3803 25-BALL PACKAGE



## 3.2 Signal Definitions

TABLE 3-1: SIGNAL DEFINITIONS

WLCSP Pin	Name	Description
E2	USBUP_DP	Upstream D+ data pin of the USB Interface
E1	USBUP_DM	Upstream D- data pin of the USB Interface
A5	BYPASS_N	Control signal to select between HUB MODE and BYPASS MODE
C4	I2C_ASEL0	I <sup>2</sup> C Address Select Bit 0
B4	I2C_ASEL1	I <sup>2</sup> C Address Select Bit 1
A1	USBDN1_DP	USB downstream Port 1 D+ data pin
B1	USBDN1_DM	USB downstream Port 1 D- data pin
C2	USBDN2_DP	USB downstream Port 2 D+ data pin
D2	USBDN2_DM	USB downstream Port 2 D- data pin
C1	USBDN3_DP	USB downstream Port 3 D+ data pin
D1	USBDN3_DM	USB downstream Port 3 D- data pin
E5	SCL	I <sup>2</sup> C clock input
D5	SDA	I <sup>2</sup> C bi-directional data pin
E3	RESET_N	Active low reset signal
B5	HUB_CONNECT	Hub Connect
C5	INT_N	Active low interrupt signal
D4	REF_SEL1	Reference Clock Select 1 input
E4	REF_SEL0	Reference Clock Select 0 input
В3	REFCLK	Reference Clock input
A4	RBIAS	Bias Resistor pin
D3	VDD12_BYP	1.2V Regulator
A2	VDD33_BYP	3.3V Regulator
B2	VBAT	Voltage input from the battery supply
A3	VDD_CORE_REG	Power supply input to 1.2V regulator for digital logic core
C3	VSS	Ground

#### 3.3 Pin Descriptions

This section provides a detailed description of each signal. The signals are arranged in functional groups according to their associated interface.

The terms assertion and negation are used. This is done to avoid confusion when working with a mixture of "active low" and "active high" signal. The term "assert" or "assertion" indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term "negate" or "negation" indicates that a signal is inactive.

#### 3.3.1 PIN DEFINITION

TABLE 3-2: PIN DESCRIPTIONS

Name	Symbol	Туре	Description			
Upstream USB 2.0 / Bypass Interface						
USB Bus Data	USBUP_DP USBUP_DM	A-I/O	These pins connect to the upstream USB bus data signals (Host port or upstream hub)			
Bypass Select for Analog Switch	BYPASS_N	1	Control signal to select between Hub Mode and Bypass Mode. When asserted low, the device transitions to Bypass Mode, connects the Bypass Port to the upstream USB Port, places Port 1 and Port 2 in high impedance state, and places the core logic in a reduced power state. When negated high, the device transitions to HUB MODE and enables operation as a USB hub.			
	Downstream	USB 2.0 /	Bypass Interface			
High-Speed USB Data &	USBDN_DP[2:1] &	A-I/O	These pins connect to the downstream USB peripheral devices attached to the hub's ports			
Port Disable Strap Option	USBDN_DM[2:1]		Downstream Port Disable Strap option: This pin is sampled at RESET_N negation to determine if the port is disabled. Both USB data pins for the corresponding port must be tied to VDD33_BYP to disable the associated downstream port.			
HS USB Data & Bypass Port	USBDN_DP[3] & USBDN_DM[3]	A-I/O	When BYPASS_N is negated high, these pins connect to the downstream USB peripheral devices attached to the hub's ports.			
			There is no downstream Port Disable Strap option on these ports. When BYPASS_N is asserted low, USBDN_DP[3] and USBDN_DM[3] respectively are connected through the analog switch to the upstream port USBUP_DP and USBUP_DM. PortSwap setting has no effect in Bypass Mode.			
	Se	rial Port In	terface			
Serial Data	SDA	I/OD	I <sup>2</sup> C Serial Data			
Serial Clock	SCL	I	Serial Clock (SCL)			

TABLE 3-2: PIN DESCRIPTIONS (CONTINUED)

Name	Symbol	Туре	Description
Interrupt	INT_N	OD	Interrupt The function of this pin is determined by the setting in the CFGP.INTSUSP configuration register.
			When CFGP.INTSUSP = 0 (General Interrupt) A transition from high to low identifies when one of the interrupt enabled status registers has been updated. SOC must update the Serial Port Interrupt Status Register to reset the interrupt pin high.
			When CFGP.INTSUSP = 1 (Suspend Interrupt) Indicates USB state of the hub. 'Asserted' low = Unconfigured or configured and in USB Suspend 'Negated' high = Hub is configured, and is active (that is, not in suspend)
			The Suspend Interrupt can be used by the system to determine whether the full current based on the USB descriptor can be drawn on VBUS or whether a reduced current should be drawn in accordance with the USB specification for unconfigured or suspend mode.  If unused, this pin must be tied to VDD33_BYP.
Serial Address Select	I2C_ASEL[1:0]	I	Address Select – the USB3803 has the ability to be programmed with four different I <sup>2</sup> C slave addresses as part of the configuration in order to provide flexibility. When sharing the serial bus in the system with another part that conflicts with one of the address settings, these pins may be used to change the selection to a non-conflicting I <sup>2</sup> C address. The customer should tie these pins to ground or VDD33_BYP. This input is latched during HUB.Init stage.  I2C_ASEL[1] selects between the I <sup>2</sup> C addresses
			defined in registers I2CADD0 and I2CADD1. I2C_ASEL[0] determines the LSB of the I <sup>2</sup> C address.
		Misc	
Reference Clock Input	REFCLK	I	Reference clock input.
Reference Clock Select	REF_SEL[1:0]	I	The reference select input must be set to correspond to the frequency applied to the REFCLK input. The customer should tie these pins to ground or VDD33_BYP. This input is latched during HUB.Init stage.  Selects the input reference clock frequency per Table 3-4.
RESET Input	RESET_N	I	This active low signal is used by the system to reset the chip and hold the chip in low power STANDBY MODE.
USB Transceiver Bias	RBIAS	A-I/O	A 12.0 k $\Omega$ (+/- 1%) resistor is attached from ground to this pin to set the transceiver's internal bias settings.

TABLE 3-2: PIN DESCRIPTIONS (CONTINUED)

Name	Symbol	Туре	Description
Hub Connect	HUB_CONNECT	I	<ul> <li>Hub transitions to the Hub Communication Stage when this pin is asserted high. It can be used in three different ways:</li> <li>Tied to Ground - Hub does not transition to the Hub Communication Stage until connect_n bit of the SP_ILOCK register is negated.</li> <li>Tied to VDD33_BYP - Hub automatically transitions to the Hub Communication Stage regardless of the setting of the connect_n bit and without pausing for the SOC to reference status registers.</li> <li>Transition from low to high - Hub transitions to the Hub Communication Stage after this pin transitions from low to high. HUB_CONNECT should never be driven high when USB3803 is in Standby mode.</li> </ul>
		Power	
1.2V VDD Power	VDD12_BYP	Power	1.2V Regulator. A 1.0 $\mu$ F (<1 $\Omega$ ESR) capacitor to ground is required for regulator stability. The capacitor should be placed as close as possible to the USB3803.
3.3V VDD Power	VDD33_BYP	Power	$3.3V$ Regulator. A $4.7\mu F$ (<1 $\Omega$ ESR) capacitor to ground is required for regulator stability. The capacitor should be placed as close as possible to the USB3803.
Core Power Supply Input	VDD_CORE_REG	Power	Power supply to 1.2V regulator This power pin should be connected to VDD33_BYP for single supply applications. Refer to Section 9.0, Integrated Power Regulators for power supply configuration options.
Battery Power Supply Input	VBAT	Power	Battery power supply Refer to Section 9.0 for power supply configuration options.
VSS	VSS	Ground	Ground

#### 3.3.2 I/O TYPE DESCRIPTIONS

TABLE 3-3: USB3803 I/O TYPE DESCRIPTIONS

I/O Type	Description
I	Digital Input
OD	Digital Output, Open Drain
I/O	Digital Input or Output
A-I/O	Analog Input or Output
Power	DC input or Output
Ground	Ground

#### 3.3.3 REFERENCE CLOCK

The REFCLK input can be driven with a square wave from 0V to VDD33\_BYP. The USB3803 only uses the positive edge of the clock. The duty cycle is not critical.

The USB3803 is tolerant to jitter on the reference clock. The REFCLK jitter should be limited to a peak-to-peak jitter of less than 1 nS over a  $10-\mu S$  time interval. If this level of jitter is exceeded, the USB3803 high speed eye diagram may be degraded.

To select the REFCLK input frequency, the REF SEL pins must be set according to Table 3-4.

TABLE 3-4: USB3803 REFERENCE CLOCK FREQUENCIES

REF_SEL[1:0]	Frequency (MHz)
'00'	38.4
'01'	26.0
'10'	19.2
'11'	12.0

#### 3.3.4 INTERRUPT

The general interrupt pin (INT\_N) is intended to communicate a condition change within the hub. The conditions which may cause an interrupt are captured within a register mapped to the serial port (Register E8h: Serial Port Interrupt Status - INT\_STATUS.) The conditions which cause the interrupt to assert can be controlled through the use of an interrupt mask register (Register E9h: Serial Port Interrupt Mask - INT MASK).

The general interrupt and all interrupt conditions are functionally latched and event driven. Once the interrupt or any of the conditions have asserted, the status bit remains asserted until the SOC negates the bit using the serial port. The bits then remain negated until a new event condition occurs. The latching nature of the register causes the status to remain even if the condition that caused the interrupt ceases to be active. The event driven nature of the register causes the interrupt to only occur when a new event occurs — when a condition is removed and then is applied again. (For example, if the battery charger detection routine has completed and the SOC negates the interrupt status, it will not cause an interrupt just because the charger detection is still completed — a new charger detection routine has to run before its associated interrupt will assert again.)

The function of the interrupt and the associated status and masking registers are illustrated in Figure 3-2. The registers and register bits shown in the figure are defined in Table 5-2, "Serial Interface Registers," on page 21 and Section 5.3, "Serial Interface Register Definitions," on page 23.

FIGURE 3-2: INT\_N OPERATION




Figure 3-2 also shows an alternate configuration option (CFGP.INTSUSP) for a suspend interrupt. This option allows the user to change the behavior of the INT N pin to become a direct level indication of configuration and suspend status.

When selected, the INT\_N indicates that the entire hub has entered the USB suspend state and that VBUS current consumption should be reduced in accordance with the USB specification. Selective suspend set by the host on downstream hub ports has no effect on this signal because there is no requirement to reduce the current consumption from

## **USB3803**

the upstream VBUS. It can be used by the system to monitor INT\_N to dynamically adjust how much current the PMIC draws from VBUS to charge the battery in the system during a USB session. Because it is a level indication, it asserts or negates to reflect the current status of suspend without any interaction through the serial port.

When negated high this means no level suspend interrupt and device has been configured by the USB Host. The full configured current can be drawn from the USB VBUS pin on the USB connector for charging – up to 500 mA depending on the descriptor setting. When asserted low, this indicates a suspend interrupt or device not yet configured by the USB Host. The current draw can be limited by the system according to the USB specification. The USB specification limits the current to 100 mA before configuration, and up to 12.5 mA in USB suspend mode.

Note:

Because INT\_N is driven low when active, care must be taken when selecting the external pull-up resistor value for this open drain output. A sufficiently large resistor must be selected to ensure suspend current requirements can be satisfied for the system.

#### 4.0 MODES OF OPERATION

The USB3803 has modes of operation — Standby Mode, Bypass Mode, and Hub Mode — that balance power consumption with functionality. The operating mode of the USB3803 is selected by setting the values on primary inputs according to the table below.

TABLE 4-1: CONTROLLING MODES OF OPERATION

RESET_N input	BYPASS_N Input	Resulting Mode	Summary
0	0	Standby	Lowest Power Mode – No function other than monitoring RESET_N and BYPASS_N inputs to move to higher states. Switch Resistance is R <sub>STDBY</sub> . All regulators are powered off.
1	0	Bypass	Low Power Mode - Bypass Switch connects bypass port (downstream port 3) to upstream port with low switch resistance $R_{\text{ON}}$ .
1	1	Hub	Full Feature Mode - Operates as a configurable USB hub with battery charger detection. Switch is disabled and assumes high switch resistance R <sub>OFF</sub> . Power consumption based on how many ports are active, at what speeds they are running, and amount of data transferred (refer to Table 10-4 and Table 10-5).

#### 4.1 Operational Mode Flowchart

The flowchart in Figure 4-1 shows the modes of operation. It also shows how the USB3803 traverses through the Hub mode stages (shown in bold.) The flow of control is dictated by control register bits shown in Italics as well as other events such as availability of reference clock. Refer to Section 5.3, "Serial Interface Register Definitions," on page 23 for the detailed definition of the control register bits. In this specification register bits are referenced using the syntax <Register>.<RegisterBit>. A summary of all registers can be found in Table 5-2, "Serial Interface Registers," on page 21.

The remaining sections in this chapter provide more detail on each stage and mode of operation.




FIGURE 4-1: MODES OF OPERATION FLOWCHART

#### 4.2 Standby Mode

The Standby mode provides a very low power state for maximum power efficiency when no signaling is required. This is the lowest power state. In Standby mode, all internal regulators are powered off, the bypass switch resistance is unconstrained, the PLL is not running, and the core logic is powered down to reduce power. Because the core logic is powered off, no configuration settings are retained in this mode and must be re-initialized after RESET\_N is negated high.

#### 4.2.1 EXTERNAL HARDWARE RESET N

A valid hardware reset is defined as an assertion of RESET\_N low for a minimum of 100 us after all power supplies are within the operating range. While reset is asserted, the Hub (and its associated external circuitry) enters STANDBY MODE and consumes extremely low current as defined in Table 10-4 and Table 10-5.

Assertion of RESET N (external pin) causes the following:

- · All downstream ports are disabled.
- The switch assumes resistance R<sub>STDBY</sub>.
- · All transactions immediately terminate; no states are saved.
- · All internal registers return to the default state.
- · The PLL is halted.

After RESET N is negated high in the Hub.Init stage, the Hub reads customer-specific data from the ROM.

#### 4.3 Bypass Mode

The Bypass mode combines low power operation with the function of an integrated bypass switch. This mode allows a bypass port (Downstream Port 3) to be electrically connected to the upstream port through the use of a pass gate as illustrated in Figure 1-1. Compliant full-speed USB signals may be successfully passed through the switch.

There are several applications for this mode. The bypass port can be used to provide connectivity to a PMIC to implement battery charger detection. In this configuration any special signaling is replicated on the line as if the hub were not in series. Another application is for a downstream device on Port 3 to assume a full-speed host role for an application such as USB OTG or embedded USB host. It can also be used to provide audio signaling (must be offset to avoid negative signal swing.)

To ensure that the Bypass mode is entered, RESET\_N must be asserted and then deasserted prior to asserting BYPASS\_N (refer to Table 4-1). In Bypass mode, the 1.2V regulator is powered off, PLL is not running, and the core logic is powered down to reduce power. Because the core logic is powered off, no configuration settings are retained in this mode and must be reinitialized when BYPASS\_N is negated to a high value.

#### 4.3.1 VOLTAGE RANGE

The switch operates in a voltage range as specified by  $V_{\text{switch}}$  in Table 10-10, "Analog Switch Characteristics," on page 75. Negative voltage swing is not supported.

#### 4.3.2 SWITCH BANDWIDTH

The switch supports compliant operation with an external full-speed USB Port and with external battery charger detection. Under certain conditions with short cables it may be possible to pass high-speed USB signals. However, due to physical design constraints, the switch is not necessarily intended to pass a fully compliant high-speed USB eye.

#### 4.4 Hub Mode

Hub mode provides functions of configuration, upstream battery charger detection, and high-speed USB hub operation including connection and communication. Upon entering Hub mode and initializing internal logic, the device passes through several sequential stages based on a fixed time interval. In Hub mode, the bypass switch is disabled.

**Note:** To adhere to the USB 2.0 Specification, the system must not consume more than 100 mA from the upstream VBUS until the Hub is configured by the host.

#### 4.4.1 HUB INITIALIZATION STAGE (HUB.INIT)

The first stage is the initialization stage and occurs when Hub mode is entered based on the conditions in Table 4-1. In this stage, the 1.2V regulator is enabled and stabilizes, internal logic is reset, and the PLL locks if a valid REFCLK is supplied. Configuration registers are initialized to their default state and I2C ASEL[1:0] and REF SEL[1:0] input values

## **USB3803**

are latched. The USB3803 completes initialization and automatically enters the next stage after T<sub>hubinit</sub>. Because the digital logic within the device is not yet stable, no communication with the device using the serial port is possible. Configuration registers are initialized to their default state.

#### 4.4.2 HUB WAIT REFCLK STAGE (HUB.WAITREF)

In this stage, the reference clock is checked for activity. If the reference clock is active, the part continues to the Hub configuration stage. If the reference clock is not active but the default ROM has enabled battery charger detection, the detection sequence begins while operating on an internal ring oscillator.

If the PLL locks while battery charger detection is still in progress, the sequence is aborted until the battery charger detection stage is complete. If aborted, no results are captured. If battery charger detection completes, the results of the battery charger detection may be communicated through the INT\_N pin.

During this stage the serial port is not functional.

If the reference clock is provided before entering Hub mode, the USB3803 transitions to the Hub Configuration stage without pausing in the Hub Wait RefClk stage. Otherwise, the USB3803 transitions to the Hub configuration stage once a valid reference clock is supplied and the PLL has locked.

#### 4.4.3 HUB CONFIGURATION STAGE (HUB.CONFIG)

The next stage is the configuration stage. In this stage, the SOC has an opportunity to control the configuration of the USB3803 and modify any of the default configuration settings specified in the integrated ROM such as USB device descriptors, or port electrical settings such as PHY BOOST, and control features such as battery charging detection. The SOC implements the changes using the serial slave port interface to write configuration and control registers.

See Section 5.3.30, "Register E7h: Serial Port Interlock Control - SP\_ILOCK," on page 32 for the definition of SP\_ILOCK register and how it controls progress through hub stages. If the SP\_ILOCK.config\_n bit has its default asserted low and the bit is not written by the serial port, then the USB3803 completes configuration and automatically enters the Battery Charger Detection Stage after  $T_{hubconfig}$  without any  $I^2C$  intervention.

If the SP\_ILOCK.config\_n bit has its default negated high or the SOC negates the bit high using the serial port during  $T_{hubconfig}$ , the USB3803 remains in the Hub Configuration Stage indefinitely. This allows the SOC to update other configuration and control registers without any remaining time-out restrictions. Once the SP\_ILOCK.config\_n bit is asserted low by the SOC, the device transitions to the next stage.

#### 4.4.4 HUB BATTERY CHARGER DETECTION STAGE (HUB.CHGDET)

After configuration, the device enters Battery Charger Detection Stage. If the battery charger detection feature is disabled during the Hub Configuration Stage, the USB3803 immediately transitions to the Hub Connect Stage. If the battery charger detection feature remains enabled, the battery charger detection sequence is started automatically and the USB3803 transitions to the Hub Connect Stage after T<sub>hubchqdet</sub>.

#### 4.4.5 HUB CONNECT STAGE (HUB.CONNECT)

Next, the USB3803 enters the Hub Connect Stage. See Section 5.3.37, "Register EEh: Configure Portable Hub - CFGP," on page 35 and Section 5.3.30, "Register E7h: Serial Port Interlock Control - SP\_ILOCK," on page 32 for the definition of control registers that affect how the device transitions through the hub stages.

By using the appropriate controls, the USB3803 can be set to immediately transition, or instead to remain in the Hub Connect Stage indefinitely until one of the SOC handshake events occur. When set to wait on the handshake, the SOC may read or update any of the serial port registers. Once the SOC is finished accessing any registers and is ready for USB communication to start, it can perform one of the selected handshakes which causes the USB3803 to assert its pull-up on the USBUP\_DP pin and connect within T<sub>hubconnect</sub> and transition to the Hub Communication Stage.

#### 4.4.6 HUB COMMUNICATION STAGE (HUB.COM)


Once it exits the Hub Connect Stage, the USB3803 enters Hub Communication Stage. In this stage, full USB operation is supported under control of the USB Host on the upstream port. The USB3803 remains in the Hub Communication Stage until the operating mode is changed by the system asserting RESET\_N or BYPASS\_N low.

While in the Hub Communication Stage, communication over the serial port is no longer supported and the resulting behavior of the serial port if accessed is undefined. To re-enable the serial port interface, the device must exit Hub Communication Stage. Exiting this stage is only possible by entering the Standby or Bypass mode.

#### 4.4.7 HUB MODE TIMING DIAGRAM

Figure 4-2 shows the progression through the stages of Hub Mode and the associated timing parameters.

FIGURE 4-2: TIMING DIAGRAM FOR HUB STAGES



 $T_{CDSTART}$  is the amount of time from entering Hub Mode to the end of the Hub Configuration stage and the start of Hub Charger Detection stage. It is not a unique parameter but is equivalent to the sum of the  $T_{HUBINIT}$  and  $T_{HUBCONFIG}$ .

T<sub>HUBCHGDET</sub> is the amount of time to perform the battery charger detection sequence. It is likewise a sum of several timing parameters defined in Section 8.0, "Battery Charging," on page 63.

The following table lists the timing parameters associated with the stages of the Hub Mode.

TABLE 4-2: TIMING PARAMETERS FOR HUB STAGES

Characteristic	Symbol	Min	Тур	Max	Units	Conditions
Hub Initialization Time	T <sub>HUBINIT</sub>	_	3	4	mS	_
Hub Configuration Time-out	T <sub>HUBCONFIG</sub>	399	400	401	mS	_
Charger Detection Start Time delay	T <sub>CDSTART</sub>	T <sub>HUBINIT</sub>	T <sub>HUBINIT</sub> + T <sub>HUBCONFIG</sub>	T <sub>HUBINIT</sub> + T <sub>HUBCONFIG</sub>	mS	_
Hub Charger Detection Duration	T <sub>HUBCHGDET</sub>	T <sub>DCD_TOUT</sub>	T <sub>DCD_TOUT</sub> + 2*T <sub>VDPSRC_ON</sub> + T <sub>VDPSRC_HICRNT</sub>	_	_	See Table 8-2, "Battery Charging Timing Parame- ters".
Data Contact Detect Time-out	Т <sub>DCD_ТОИТ</sub>	_	See Table 8-2, "Battery Charging Timing Parame- ters".	_	_	_
Vdat_src and ldat_sink Enable Time	T <sub>VDPSRC_ON</sub>	_	See Table 8-2, "Battery Charging Timing Parame- ters".	_	_	_

## **USB3803**

## TABLE 4-2: TIMING PARAMETERS FOR HUB STAGES (CONTINUED)

Characteristic	Symbol	Min	Тур	Max	Units	Conditions
Delay from Vdat_det to end of charger detection sequence	T <sub>VDPSRC_HICRNT</sub>	ı	See Table 8-2, "Battery Charging Timing Parame- ters".	_	_	_
Hub Connect Time	T <sub>HUBCONNECT</sub>	0	1	10	uS	_

#### 5.0 CONFIGURATION OPTIONS

#### 5.1 Hub Configuration Options

The Hub supports a number of features (some are mutually exclusive), and must be configured to correctly function when attached to a USB host controller. There are two principal ways to configure the hub: by writing to configuration registers using the serial slave port, or by internal default settings. Any configuration registers which are not written by the serial slave retain their default settings.

#### 5.1.1 MULTI/SINGLE TT

The USB 2.0 Hub is fully specification compliant to the Universal Serial Bus Specification Revision 2.0 April 27,2000 (12/7/2000 and 5/28/2002 Errata). Please reference Chapter 11 (Hub Specification) for general details regarding Hub operation and functionality.

For performance reasons, the Hub provides 1 Transaction Translator (TT) per port (defined as Multi-TT configuration), and each TT has 1512 bytes of periodic buffer space and 272 Bytes of non-periodic buffer space (divided into 4 non-periodic buffers per TT), for a total of 1784 bytes of buffer space for each Transaction Translator.

When configured as a Single-TT Hub (required by USB 2.0 Specification), the Single Transaction Translator has 1512 bytes of periodic buffer space and 272 bytes of non-periodic buffer space (divided into 4 non-periodic buffers per TT), for a total of 1784 bytes of buffer space for the entire Transaction Translator. **Each Transaction Translator's buffer is divided as shown in Table 5-1**, "Transaction Translator Buffer Chart".

TABLE 5-1: TRANSACTION TRANSLATOR BUFFER CHART

Periodic Start-Split Descriptors	256 Bytes
Periodic Start-Split Data	752 Bytes
Periodic Complete-Split Descriptors	128 Bytes
Periodic Complete-Split Data	376 Bytes
Non-Periodic Descriptors	16 Bytes
Non-Periodic Data	256 Bytes
Total for each Transaction Translator	1784 Bytes

#### 5.1.2 VBUS DETECT

According to Section 7.2.1 of the USB 2.0 Specification, a downstream port can never provide power to its D+ or D- pull-up resistors unless the upstream port's VBUS is in the asserted (powered) state. Depending on input tie-offs and values in the configuration registers, the USB3803 may automatically enable the D+ pull-up resistor once it enters the Hub.Connect stage of Hub Mode (after RESET\_N and BYPASS\_N are both negated high.) To fully adhere to the USB specification, the system should not cause the part to enter Hub.Com Hub Mode until VBUS has been detected on the upstream port and a connection is desired.

#### 5.2 Default Serial Interface Register Memory Map

The Serial Interface Registers are used to customize the USB3803 for specific applications. Reserved registers or reserved bits within a defined register should not be written to non-default values or undefined behavior may result.

TABLE 5-2: SERIAL INTERFACE REGISTERS

Reg Addr	R/W	Register Name	Abbreviation	Section
00h	R/W	VID LSB	VIDL	5.3.1, page 23
01h	R/W	VID MSB	VIDM	5.3.2, page 23
02h	R/W	PID LSB	PIDL	5.3.3, page 23
03h	R/W	PID MSB	PIDM	5.3.4, page 23
04h	R/W	DID LSB	DIDL	5.3.5, page 23
05h	R/W	DID MSB	DIDM	5.3.6, page 23
06h	R/W	Config Data Byte 1	CFG1	5.3.7, page 24
07h	R/W	Config Data Byte 2	CFG2	5.3.8, page 25

## **USB3803**

TABLE 5-2: SERIAL INTERFACE REGISTERS (CONTINUED)

Reg Addr	R/W	Register Name	Abbreviation	Section
08h	R/W	Config Data Byte 3	CFG3	5.3.9, page 25
09h R/W		Non-Removable Devices	NRD	5.3.10, page 26
0Ah	R/W	Port Disable (Self)	PDS	5.3.11, page 26
0Bh	R/W	Port Disable (Bus)	PDB	5.3.12, page 27
0Ch	R/W	Max Power (Self)	MAXPS	5.3.13, page 27
0Dh	R/W	Max Power (Bus)	MAXPB	5.3.14, page 27
0Eh	R/W	Hub Controller Max Current (Self)	HCMCS	5.3.15, page 28
0Fh	R/W	Hub Controller Max Current (Bus)	HCMCB	5.3.16, page 28
10h	R/W	Power-on Time	PWRT	5.3.17, page 28
11h	R/W	LANG_ID_H	LANGIDH	5.3.18, page 28
12h	R/W	LANG_ID_L	LANGIDL	5.3.19, page 28
13h	R/W	MFR_STR_LEN	MFRSL	5.3.20, page 29
14h	R/W	PRD_STR_LEN	PRDSL	5.3.21, page 29
15h	R/W	SER_STR_LEN	SERSL	5.3.22, page 29
16h-53h	R/W	MFR_STR	MANSTR	5.3.23, page 29
54h-91h	R/W	PROD STR	PRDSTR	5.3.24, page 29
92h-CFh	R/W	SER STR	SERSTR	5.3.25, page 29
D0h	R/W	Downstream Battery Charging	BC_EN	5.3.26, page 30
D1-E1h	R/W	Reserved	N/A	
E2h	R/W	Upstream Battery Charger Detection	BATT CHG	5.3.27, page 30
E3-E4h	R/W	Reserved	 N/A	<del></del>
E5h	R	Port Power Status	PRTPWR	5.3.28, page 31
E6h	R/W	Over Current Sense Control	ocs	5.3.29, page 31
E7h	R/W	Serial Port Interlock Control	SP ILOCK	5.3.30, page 32
E8h	R/W	Serial Port Interrupt Status	INT STATUS	5.3.31, page 32
E9h	R/W	Serial Port Interrupt Mask	INT MASK	5.3.32, page 33
EAh	R	I2C Address 0	I2CADD0	5.3.33, page 34
EBh	R	I2C Address 1	I2CADD1	5.3.34, page 34
ECh	R/W	Battery Charger Mode	BCHGMODE	5.3.35, page 34
EDh	R/W	Charger Detect Mask	CHGDETMASK	5.3.36, page 34
EEh	R/W	Configure Portable Hub	CFGP	5.3.37, page 35
EFh-F3h	R	Reserved	N/A	
F4h	R/W	Varisense_Up3	VSNSUP3	5.3.38, page 35
F5h	R/W	Varisense 21	VSNS21	5.3.39, page 36
F6h	R/W	Boost Up3	BSTUP3	5.3.40, page 36
F7h	R/W	Reserved	N/A	_
F8h	R/W	Boost 21	BST21	5.3.41, page 37
F9h	R/W	- Reserved	N/A	<del></del>
FAh	R/W	Port Swap	PRTSP	5.3.42, page 37
FBh	R/W	Port Remap 12	PRTR12	5.3.43, page 38
FCh	R/W	Port Remap 34	PRTR34	5.3.44, page 39
FDh	R/W	Reserved	N/A	——————————————————————————————————————
FEh	R/W	Reserved	N/A	_
FFh	R/W	I2C Status/Command	STCD	5.3.45, page 39

### 5.3 Serial Interface Register Definitions

#### 5.3.1 REGISTER 00H: VENDOR ID (LSB) - VIDL

Default = 0x24h - Corresponds to MCHP Vendor ID.

Bit Number	Bit Name	Description
7:0	VID_LSB	Least Significant Byte of the Vendor ID. This is a 16-bit value that uniquely identifies the Vendor of the user device (assigned by USB-Interface Forum). This field is set by the customer using the serial interface options.

#### 5.3.2 REGISTER 01H: VENDOR ID (MSB) - VIDM

Default = 0x04h - Corresponds to MCHP Vendor ID.

Bit Number	Bit Name	Description
7:0	_	Most Significant Byte of the Vendor ID. This is a 16-bit value that uniquely identifies the Vendor of the user device (assigned by USB-Interface Forum). This field is set by the customer using serial interface options.

#### 5.3.3 REGISTER 02H: PRODUCT ID (LSB) - PIDL

Default = 0x03h - Corresponds to MCHP USB part number for 3-port device.

Bit Number	Bit Name	Description
7:0	PID_LSB	Least Significant Byte of the Product ID. This is a 16-bit value that the Vendor can assign that uniquely identifies this particular product (assigned by the customer). This field is set by the customer using the serial interface options.

#### 5.3.4 REGISTER 03H: PRODUCT ID (MSB) - PIDM

Bit Number	Bit Name	Description
7:0	PID_MSB	Most Significant Byte of the Product ID. This is a 16-bit value that the Vendor can assign that uniquely identifies this particular product (assigned by the customer). This field is set by the customer using the serial interface options.

#### 5.3.5 REGISTER 04H: DEVICE ID (LSB) - DIDL

Bit Number	Bit Name	Description
7:0	DID_LSB	Least Significant Byte of the Device ID. This is a 16-bit device release number in BCD format (assigned by the customer). This field is set by the customer using the serial interface options.

#### 5.3.6 REGISTER 05H: DEVICE ID (MSB) - DIDM

Bit Number	Bit Name	Description
7:0	DID_MSB	Most Significant Byte of the Device ID. This is a 16-bit device release number in BCD format (assigned by the customer). This field is set by the customer using the serial interface options.

## 5.3.7 REGISTER 06H: CONFIG\_BYTE\_1 - CFG1

Bit Number	Bit Name	Description
7	SELF_BUS_PWR	Self or Bus Power: Selects between Self- and Bus-Powered operation.
		The Hub is either Self-Powered (draws less than 2 mA of upstream bus power) or Bus-Powered (limited to a 100 mA maximum of upstream power prior to being configured by the host controller).  When configured as a Bus-Powered device, the Microchip Hub consumes less than 100 mA of current prior to being configured. After configuration, the Bus-Powered Microchip Hub (along with all associated hub circuitry, any embedded devices if part of a compound device, and 100 mA per externally available downstream port) must consume no more than 500 mA of upstream VBUS current. The current consumption is system dependent, and the customer must ensure that the USB 2.0 specifications are not violated.  When configured as a Self-Powered device, <1 mA of upstream VBUS current is consumed and all ports are available, with each port being capable of sourcing 500 mA of current.  This field is set by the customer using the serial interface options.
		0 = Bus-Powered operation 1 = Self-Powered operation
6	Reserved	Reserved
5	HS_DISABLE	High Speed Disable: Disables the capability to attach as either a High- or Full-speed device, and forces attachment as Full-speed only (that is, no High-Speed support).
		0 = High-/Full-Speed. 1 = Full-Speed-Only (High-Speed disabled!)
4	MTT_ENABLE	Multi-TT enable: Enables one transaction translator per port operation.
		Selects between a mode where only one transaction translator is available for all ports (Single-TT), or each port gets a dedicated transaction translator (Multi-TT). (Note: The host may force Single-TT mode only.)
		0 = Single TT for all ports 1 = One TT per port (multiple TT's supported)
3	EOP_DISABLE	EOP Disable: Disables EOP generation of EOF1 when in Full-Speed mode. During FS operation only, this permits the Hub to send EOP if no downstream traffic is detected at EOF1. See Section 11.3.1 of the USB 2.0 Specification for additional details. Note: Generation of an EOP at the EOF1 point may prevent a Host controller (operating in FS mode) from placing the USB bus in suspend.
		0 = An EOP is generated at the EOF1 point if no traffic is detected. 1 = EOP generation at EOF1 is disabled. (Note: This is normal USB operation.)
		<b>Note:</b> This is a rarely used feature in the PC environment; existing drivers may not have been thoroughly debugged with this feature enabled. It is included because it is a permitted feature in Chapter 11 of the USB specification.
2:1	CURRENT_SNS	Over Current Sense: Selects current sensing on a port-by-port basis, all ports ganged, or none (only for bus-powered hubs). The ability to support current sensing on a port or ganged basis is hardware implementation dependent.
		00 = Ganged sensing (all ports together) 01 = Individual port-by-port 1x = Over current sensing not supported (Must only be used with Bus- Powered
		configurations!)

Bit Number	Bit Name	Description
0	PORT_PWR	Port Power Switching: Enables power switching on all ports simultaneously (ganged), or port power is individually switched on and off on a port-by-port basis (individual). The ability to support power enabling on a port or ganged basis is hardware implementation dependent.  0 = Ganged switching (all ports together) 1 = Individual port-by-port switching

#### 5.3.8 REGISTER 07H: CONFIGURATION DATA BYTE 2 - CFG2

Bit Number	Bit Name	Description
7:4	Reserved	Reserved
3	COMPOUND	Compound Device: Allows the customer to indicate that the Hub is part of a compound (see the USB Specification for definition) device. The applicable port(s) must also be defined as having a "Non-Removable Device."  0 = No. 1 = Yes, Hub is part of a compound device.
2:0	Reserved	Reserved

#### 5.3.9 REGISTER 08H: CONFIGURATION DATA BYTE 3 - CFG3

Bit Number	Bit Name	Description
7:4	Reserved	Reserved
3	PRTMAP_EN	Port Re-Mapping Enable: Selects the method used by the hub to assign port numbers and disable ports.
		'0' = Standard Mode. The following registers are used to define which ports are enabled, and the ports are mapped as Port "n" on the hub is reported as Port 'n' to the host, unless one of the ports is disabled, then the higher numbered ports are remapped to report contiguous port numbers to the host.
		Section 5.3.11 Register 0A Section 5.3.12 Register 0B
		'1' = Port Re-Map mode. The mode enables remapping via the registers defined below.
		Section 5.3.43 Register FB Section 5.3.44 Register FC
2:1	Reserved	Reserved
0	STRING_EN	Enables String Descriptor Support
		'0' = String Support Disabled '1' = String Support Enabled

#### 5.3.10 REGISTER 09H: NON-REMOVABLE DEVICE - NRD

Bit Number	Bit Name	Description
7:0	NR_DEVICE	Non-Removable Device: Indicates which port(s) include non-removable devices.
		'0' = Port is removable. '1' = Port is non- removable.
		Informs the Host if one of the active physical ports has a permanent device that is undetachable from the Hub. (Note: The device must provide its own descriptor data.)
		Bit 7= Reserved Bit 6= Reserved
		Bit 5= Reserved
		Bit 4= Reserved Bit 3= Port 3 non-removable
		Bit 2= Port 2 non-removable
		Bit 1= Port 1 non removable Bit 0= Reserved

#### 5.3.11 REGISTER 0AH: PORT DISABLE FOR SELF POWERED OPERATION - PDS

Bit Number	Bit Name	Description
7:0	PORT_DIS_SP	Port Disable Self-Powered: Disables 1 or more ports.
7:0	PORT_DIS_SP	'0' = Port is available. '1' = Port is disabled.  During Self-Powered operation, when PRTMAP_EN = '0', this selects the ports that will be permanently disabled, and are not available to be enabled or enumerated by a Host Controller. The ports can be disabled in any order; the internal logic automatically reports the correct number of enabled ports to the USB Host, and reorders the active ports to ensure proper function.  Bit 7= Reserved Bit 6= Reserved Bit 5= Reserved Bit 4= Reserved
		Bit 3= Port 3 Disable Bit 2= Port 2 Disable
		Bit 1= Port 1 Disable
		Bit 0= Reserved

## 5.3.12 REGISTER 0BH: PORT DISABLE FOR BUS POWERED OPERATION - PDB

Default = 0x00h

Bit Number	Bit Name	Description
7:0	PORT_DIS_BP	Port Disable Bus-Powered: Disables one or more ports.
		'0' = Port is available. '1' = Port is disabled.
		During Bus-Powered operation, when PRTMAP_EN = '0', this selects the ports that will be permanently disabled, and are not available to be enabled or enumerated by a Host Controller. The ports can be disabled in any order; the internal logic automatically reports the correct number of enabled ports to the USB Host, and reorders the active ports to ensure proper function.
		Bit 7= Reserved Bit 6= Reserved Bit 5= Reserved Bit 4= Reserved Bit 3= Port 3 Disable Bit 2= Port 2 Disable Bit 1= Port 1 Disable Bit 0= Reserved

#### 5.3.13 REGISTER 0CH: MAX POWER FOR SELF POWERED OPERATION - MAXPS

Default = 0x01h

Bit Number	Bit Name	Description
7:0	MAX_PWR_SP	Max Power Self_Powered: Value in 2 mA increments that the Hub consumes from an upstream port (VBUS) when operating as a self-powered hub. This value includes the hub silicon along with the combined power consumption (from VBUS) of all associated circuitry on the board. This value also includes the power consumption of a permanently attached peripheral if the hub is configured as a compound device, and the embedded peripheral reports 0 mA in its descriptors.  Example: A value of 8 mA would be written to this register as 0x04h.  The USB 2.0 Specification does not permit this value to exceed 100 mA.

#### 5.3.14 REGISTER 0DH: MAX POWER FOR BUS POWERED OPERATION - MAXPB

Bit Number	Bit Name	Description
7:0	MAX_PWR_BP	Max Power Bus_Powered: Value in 2 mA increments that the Hub consumes from an upstream port (VBUS) when operating as a bus-powered hub. This value includes the hub silicon along with the combined power consumption (from VBUS) of all associated circuitry on the board. This value also includes the power consumption of a permanently attached peripheral if the hub is configured as a compound device, and the embedded peripheral reports 0 mA in its descriptors.  Example: A value of 8 mA would be written to this register as 0x04h.

## 5.3.15 REGISTER 0EH: HUB CONTROLLER MAX CURRENT FOR SELF POWERED OPERATION - HCMCS

Default = 0x02h Corresponds to 2 mA.

Bit Number	Bit Name	Description
7:0	HC_MAX_C_SP	Hub Controller Max Current Self-Powered: Value in 1 mA increments that the Hub consumes from an upstream port (VBUS) when operating as a self-powered hub. This value includes the hub silicon along with the combined power consumption (from VBUS) of all associated circuitry on the board. This value does NOT include the power consumption of a permanently attached peripheral if the hub is configured as a compound device.  Example: A value of 8 mA would be written to this register as 0x08h.
		<b>Note:</b> The USB 2.0 Specification does not permit this value to exceed 100 mA.

## 5.3.16 REGISTER 0FH: HUB CONTROLLER MAX CURRENT FOR BUS POWERED OPERATION - HCMCB

Default = 0x64h- Corresponds to 100 mA.

Bit Number	Bit Name	Description
7:0	HC_MAX_C_BP	Hub Controller Max Current Bus-Powered: Value in 1 mA increments that the Hub consumes from an upstream port (VBUS) when operating as a bus-powered hub. This value includes the hub silicon along with the combined power consumption (from VBUS) of all associated circuitry on the board. This value does NOT include the power consumption of a permanently attached peripheral if the hub is configured as a compound device.  Example: A value of 8 mA would be written to this register as 0x08h.

#### 5.3.17 REGISTER 10H: POWER-ON TIME - PWRT

Bit Number	Bit Name	Description
7:0	POWER_ON TIME	Power On Time: The length of time that is takes (in 2 ms intervals) from the time the host initiated power-on sequence begins on a port until power is good on that port. System software uses this value to determine how long to wait before accessing a powered-on port. Setting affects only the hub descriptor field "PwrOn2PwrGood" see Section 7.6, "Class-Specific Hub Descriptor," on page 59.

**Note:** This register represents the time from when a host sends a SetPortFeature(PORT\_POWER) request to the time power is supplied through an external switch to a downstream port. It should be set to 0 if no power switch is used – for instance within a compound device.

#### 5.3.18 REGISTER 11H: LANGUAGE ID HIGH - LANGIDH

Default = 0x04h - Corresponds to US English code 0x0409h

Bit Number	Bit Name	Description
7:0	LANG_ID_H	USB LANGUAGE ID (Upper 8 bits of a 16 bit ID field)

#### 5.3.19 REGISTER 12H: LANGUAGE ID LOW - LANGIDL

Default = 0x09h - Corresponds to US English code 0x0409h

Bit Number	Bit Name	Description
7:0	LANG_ID_L	USB LANGUAGE ID (lower 8 bits of a 16 bit ID field)

#### 5.3.20 REGISTER 13H: MANUFACTURER STRING LENGTH - MFRSL

Default = 0x00h

Bit Number	Bit Name	Description
7:0	MFR_STR_LEN	Manufacturer String Length

#### 5.3.21 REGISTER 14H: PRODUCT STRING LENGTH - PRDSL

Default = 0x00h

Bit Number	Bit Name	Description
7:0	PRD_STR_LEN	Product String Length

#### 5.3.22 REGISTER 15H: SERIAL STRING LENGTH - SERSL

Default = 0x00h

Bit Number	Bit Name	Description
7:0	SER_STR_LEN	Serial String Length

#### 5.3.23 REGISTER 16H-53H: MANUFACTURER STRING - MANSTR

Default = 0x00h

Bit Number	Bit Name	Description
7:0	MFR_STR	Manufacturer String, UNICODE UTF-16LE per USB 2.0 Specification
		Note: The String consists of individual 16 Bit UNICODE UTF-16LE characters. The Characters are stored starting with the LSB at the least significant address and the MSB at the next 8-bit location (subsequent characters must be stored in sequential contiguous address in the same LSB, MSB manner). Please pay careful attention to the Byte ordering or your selected programming tools.

#### 5.3.24 REGISTER 54H-91H: PRODUCT STRING - PRDSTR

Default = 0x00h

Bit Number	Bit Name	Description
7:0	PRD_STR	Product String, UNICODE UTF-16LE per USB 2.0 Specification
		Note: The String consists of individual 16 Bit UNICODE UTF-16LE characters. The Characters are stored starting with the LSB at the least significant address and the MSB at the next 8-bit location (subsequent characters must be stored in sequential contiguous address in the same LSB, MSB manner). Please pay careful attention to the Byte ordering or your selected programming tools.

#### 5.3.25 REGISTER 92H-CFH: SERIAL STRING - SERSTR

Bit Number	Bit Name	Description
7:0	SER_STR	Serial String, UNICODE UTF-16LE per USB 2.0 Specification
		Note: The String consists of individual 16 Bit UNICODE UTF-16LE characters. The Characters are stored starting with the LSB at the least significant address and the MSB at the next 8-bit location (subsequent characters must be stored in sequential contiguous address in the same LSB, MSB manner). Please pay careful attention to the Byte ordering or your selected programming tools.

## 5.3.26 REGISTER D0: DOWNSTREAM BATTERY CHARGING ENABLE - BC\_EN

Default = 0x00h

Bit Number	Bit Name	Description
7:0	BC_EN	Battery Charging Enable: Enables the battery charging feature for the corresponding downstream port.
		'0' = Downstream Battery Charging support is not enabled. '1' = Downstream Battery charging support is enabled.
		Bit 7= Reserved Bit 6= Reserved Bit 5= Reserved Bit 4= Reserved Bit 3= Port 3 Battery Charging Enable Bit 2= Port 2 Battery Charging Enable Bit 1= Port 1 Battery Charging Enable Bit 0= Reserved

#### 5.3.27 REGISTER E2H: UPSTREAM BATTERY CHARGER DETECTION - BATT\_CHG

Bit Number	Bit Name	Description
7:5	Bit Name ChargerType	Read Only This register indicates the result of the automatic charger detection. Values reported depend on the EnhancedChrgDet setting in Battery Charger Mode Register.  If EnhancedChrgDet = 1 000 = Charger Detection is not complete. 001 = DCP – Dedicated Charger Port 010 = CDP – Charging Downstream Port 011 = SDP – Standard Downstream Port 100 = Reserved 101 = Reserved 110 = Reserved 111 = Charger Detection Disabled  If EnhancedChrgDet = 0 000 = Charger Detection is not complete. 001 = DCP/CDP – Dedicated Charger or Charging Downstream Port 010 = Reserved
		011 = SDP – Standard Downstream Port 100 = Reserved 101 = Reserved 110 = Reserved 111 = Charger Detection Disabled
4	ChrgDetComplete	Read Only Indicates Charger Detection has been run and is completed. This bit is negated when START_BC_DET is asserted high.
3:2	Reserved	Reserved

1	CHG_DET_N	Single bit indication of whether an unmasked USB battery charger was detected based on the settings in CHGDETMASK register.  0 = Write: No Effect; Read: Charger detected on last charger detection sequence 1 = Write: Negate bit high; Read: No Charger was detected on last charger detection sequence
0	START_BC_DET	Manually Initiates a USB battery charger detection sequence at the time of assertion. This bit must not be set while hub is in operation. Bit is cleared automatically when the manual battery charger detection sequence is completed.  0 = Write: No Effect; Read: Battery Charger Detection Sequence Completed or not run 1 = Write: Start Battery Charger Detection; Read: Battery Charger Detection Sequence is running

#### 5.3.28 REGISTER E5H: PORT POWER STATUS - PRTPWR

Default = 0x00h

Bit Number	Bit Name	Description
7:4	Reserved	Reserved
3:1	PRTPWR[3:1]	Read Only Optional status to SOC indicating that power to the downstream port was enabled by the USB Host for the specified port. Not required for an embedded application. This is a read-only status bit. Actual control over port power is implemented by the USB Host, OCS register, and Downstream Battery Charging logic if enabled. See Section 8.2.2, "Special Behavior of PRTPWR Register Bits," on page 67 for more information.  0 = USB Host has not enabled port to be powered or in downstream battery charging and corresponding OCS bit has been set. 1 = USB Host has enabled port to be powered.
0	Reserved	Reserved

#### 5.3.29 REGISTER E6H: OVER CURRENT SENSE CONTROL - OCS

Bit Number	Bit Name	Description
7:4	Reserved	Reserved
		Note: Software must never write a '1' to these bits.
3	OCS[3]	Optional control from SOC on indicating external current monitor indicating an over-current condition on port 3 for HUB status reporting to USB host. Also resets corresponding PRTPWR status register bit. Not required for an embedded application.  0 = No Over Current Condition 1 = Over Current Condition
2:1	OCS[2:1]	Optional control from SOC on indicating external current monitor indicating an over-current condition on the specified port for HUB status reporting to USB host. Also resets corresponding PRTPWR status register bit. Not required for an embedded application.  0 = No Over Current Condition 1 = Over Current Condition
0	Reserved	Reserved

## 5.3.30 REGISTER E7H: SERIAL PORT INTERLOCK CONTROL - SP\_ILOCK

- Corresponds to I2C\_ASEL pins & pausing to connect until write from I2C

Bit Number	Bit Name	Description
7:6	Reserved	Reserved
3:2	Reserved	Reserved
1	connect_n	The SOC can utilize this bit to control when the hub attempts to connect to the upstream host. (Alternatively, HUB_CONNECT is used to proceed through Hub Connect Stage, as shown in Figure 4-1.)  1 = Device remains in Hub Mode.Connect Stage indefinitely until bit is cleared by the SOC.  0 = Device transitions to the Hub Mode.Communication Stage after this bit is asserted low by default or through a serial port write.
0	config_n	If the SOC intends to update the default configuration using the serial port, this register should be the first register updated by the SOC. In this way, the timing dependency between configuration and device operation can be minimized – the SOC is only required to write to Serial Port Interlock Register within Thubconfig and not all the registers it is attempting to configure.  Once all registers have been written for the desired configuration, the SOC must clear this bit to '0' for the device to resume normal operation using the new configuration.  It may be desirable for the device to initiate autonomous operation with no SOC intervention at all. This is why the default setting is to allow the device to initiate automatic operation if the SOC does not intervene by writing the interlock register within the allotted configuration time-out.  1 = Device remains in Hub Mode.Configuration Stage indefinitely, and allows SOC to write through the serial port to set any desired configuration.  0 = Device transitions out of Hub.Configuration Stage and into the Hub Mode.Charger Detection Stage immediately after this bit is asserted low through a serial port write. (A default low assertion results in transition after a time-out.)

## 5.3.31 REGISTER E8H: SERIAL PORT INTERRUPT STATUS - INT\_STATUS

Bit Number	Bit Name	Description
7	Interrupt	Read: 1 = INT_N pin has been asserted low due to unmasked interrupt. 0 = INT_N pin has not been asserted low due to unmasked interrupt.  Write: 1 = No Effect – INT_N pin and register retains its current value 0 = Negate INT_N pin high
6:5	Reserved	Reserved
4	HubSuspInt	Read: 1 = Hub has entered USB suspend. 0 = Hub has not entered USB suspend since the last HubSuspInt reset. Write: 1 = No Effect 0 = Negate HubSuspInt status low

Bit Number	Bit Name	Description
3	HubCfgInt	Read: 1 = Hub has been configured by USB Host. 0 = Hub has not been configured by USB Host since the last HubConfInt reset. Write: 1 = No Effect 0 = Negate HubConfInt status low
2	PrtPwrInt	Read: 1 = Port Power register has been updated. 0 = Port Power register has not been updated since the last PrtPwrInt reset. Write: 1 = No Effect 0 = Negate PrtPwrInt status low
1	ChrgDetInt	Read: 1 = CHG_DET_N bit in Charger Detect Register has been asserted low. 0 = CHG_DET_N bit has not been updated since the last ChrgDetInt reset. Write: 1 = No Effect 0 = Negate ChrgDetInt status low
0	ChrgDetCompInt	Read: 1 = ChrgDetComplete bit in Charger Detect Register has been asserted high. 0 = ChrgDetComplete bit in Charger Detect Register has not been updated since the last ChrgDetComplnt reset. Write: 1 = No Effect 0 = Negate ChrgDetComplnt status low

## 5.3.32 REGISTER E9H: SERIAL PORT INTERRUPT MASK - INT\_MASK

Bit Number	Bit Name	Description
7:5	Reserved	Reserved
4	HubSuspMask	1 = INT_N pin is asserted low when Hub enters suspend. 0 = INT_N pin is not affected by Hub entering suspend.
3	HubCfgMask	1 = INT_N pin is asserted low when Hub configured by USB Host. 0 = INT_N pin is not affected by Hub configuration event.
2	PrtPwrMask	1 = INT_N pin is asserted low when Port Power register has been updated by USB Host. 0 = INT_N pin is not affected by Port Power register.
1	ChrgDetMask	1 = INT_N pin is asserted low when CHG_DET_N bit in Charger Detect Register is asserted low. 0 = INT_N pin is not affected by CHG_DET_N.
0	ChrgDetComp- Mask	1 = INT_N pin is asserted low when ChrgDetComplete bit in Charger Detect Register is asserted high. 0 = INT_N pin is not affected by ChrgDetComplete.

#### 5.3.33 REGISTER EAH: I<sup>2</sup>C ADDRESS 0 - I2CADD0

Default = 0x08h - Corresponds to I<sup>2</sup>C Address on USB3803 with I2C\_ASEL='00'.

Bit Number	Bit Name	Description
7	Reserved	Reserved (serial port interface only uses a 7-bit address)
6:1	I2C_ADDR0	Read Only The six most significant bits of I <sup>2</sup> C Address when I2C_ASEL1 input pin is set to '0'
0	Reserved	Reserved (LSB of I <sup>2</sup> C Address controlled by I2C_ASEL0 Pin)

## 5.3.34 REGISTER EBH: I<sup>2</sup>C ADDRESS 1 - I2CADD1

Default = 0x28h - Corresponds to I<sup>2</sup>C Address on USB3803 with I2C\_ASEL ='10'.

Bit Number	Bit Name	Description
7	Reserved	Reserved (serial port interface only uses a 7-bit address)
6:1	I2C_ADDR1	Read Only The six most significant bits of I <sup>2</sup> C Address when I2C_ASEL1 input pin is set to '1'
0	Reserved	Reserved (LSB of I <sup>2</sup> C Address controlled by I2C_ASEL0 Pin)

#### 5.3.35 REGISTER ECH: BATTERY CHARGER MODE - BCHGMODE

Default = 0x14h - Corresponds to Charge detection enabled for SDP, CDP, and DCP

Bit Number	Bit Name	Description
7:6	Reserved	Reserved
5	Reserved	Reserved
4	EnableChrgDet	If enabled, the charger detection routine is executed automatically once HUB.ChgDet stage is entered or during Hub.WaitRefClk stage if no reference clock is available.
3	Reserved	Reserved
2	EnhancedChrgDet	When enabled, the charger detection routine reverses Vdat SRC to differentiate between a CDP and a DCP.
1:0	Reserved	Reserved

#### 5.3.36 REGISTER EDH: CHARGER DETECT MASK - CHGDETMASK

Default = 0x0Fh - Any enabled charger detected causing interrupt status to toggle.

Bit Number	Bit Name	Description
7:4	Reserved	Reserved
3	Reserved	Reserved
2	Reserved	Reserved
1	CDPMask	1 = BATT_CHG.CHG_DET_N is asserted low when a CDP Charger is detected. 0 = BATT_CHG.CHG_DET_N is not affected by detection of a CDP Charger. This mask bit should only be enabled if EnhancedChrgDet in is asserted in Section 5.3.35, "Register ECh: Battery Charger Mode - BCHGMODE" because without it, the charger detection is unable to identify a CDP.
0	DCPMask	1 = BATT_CHG.CHG_DET_N is asserted low when a DCP Charger is detected. 0 = BATT_CHG.CHG_DET_N is not affected by detection of a DCP Charger.

#### 5.3.37 REGISTER EEH: CONFIGURE PORTABLE HUB - CFGP

Bit Number	Bit Name	Description
7	ClkSusp	(Read/Write)  1 = Forces device to run internal clock even during USB suspend (causes the device to violate USB suspend current limit – intended for test or self-powered applications which require the use of serial port during USB session.)  0 = Allows device to gate off its internal clocks during suspend mode to meet USB suspend current requirements.
6	IntSusp	(Read/Write)  1 = INT_N pin function is a level-sensitive USB suspend interrupt indication.  Allows system to adjust current consumption to comply with USB specification limits when hub is in the USB suspend state.  0 = INT_N pin function retains event sensitive role of a general serial port interrupt.  See Section 3.3.4, "Interrupt," on page 13 for more information.
5:4	CfgTout	(Read Only) Specifies time-out value for allowing SOC to configure the device. Corresponds to the T <sub>hubconfig</sub> parameter. See Table 4-2, "Timing Parameters for Hub Stages," on page 19.
3	Reserved	Reserved
2:0	Reserved	Reserved

### 5.3.38 REGISTER F4H: VARISENSE\_UP3 - VSNSUP3

Bit Number	Bit Name	Description
7	Reserved	Reserved
6:4	UP_SQUELCH	These two bits control the Squelch setting of the upstream PHY.  '000' = Nominal value  '001' = 90% of Nominal value  '010' = 80% of Nominal value  '011' = 70% of Nominal value  '100' = 60% of Nominal value  '101' = 50% of Nominal value  '110' = 120% of Nominal value  '111' = 110% of Nominal value
3	Reserved	Reserved
2:0	DN3_SQUELCH	These two bits control the Squelch setting of the downstream port 3.  '000' = Nominal value  '001' = 90% of Nominal value  '010' = 80% of Nominal value  '011' = 70% of Nominal value  '100' = 60% of Nominal value  '101' = 50% of Nominal value  '110' = 120% of Nominal value  '111' = 110% of Nominal value

## **USB3803**

## 5.3.39 REGISTER F5H: VARISENSE\_21 - VSNS21

Default = 0x00h

Bit Number	Bit Name	Description
7	Reserved	Reserved
6:4	DN2_SQUELCH	These two bits control the Squelch setting of the downstream port 2.  '000' = Nominal value  '001' = 90% of Nominal value  '010' = 80% of Nominal value  '011' = 70% of Nominal value  '100' = 60% of Nominal value  '101' = 50% of Nominal value  '110' = 120% of Nominal value  '111' = 110% of Nominal value
3	Reserved	Reserved
2:0	DN1_SQUELCH	These three bits control the Squelch setting of the downstream port 1.  '000' = Nominal value  '001' = 90% of Nominal value  '010' = 80% of Nominal value  '011' = 70% of Nominal value  '100' = 60% of Nominal value  '101' = 50% of Nominal value  '111' = 120% of Nominal value  '111' = 110% of Nominal value

## 5.3.40 REGISTER F6H: BOOST\_UP3 - BSTUP3

Bit Number	Bit Name	Description
7	Reserved	Reserved
6:4	BOOST_IOUT_A	USB electrical signaling drive strength Boost Bit for Upstream Port 'A'. Boosts USB High Speed Current.  3'b000: Nominal 3'b001: -5% 3'b010: +10% 3'b011: +5% 3'b100: +20% 3'b101: +15% 3'b101: +30%
		3'b111: +25%
3	Reserved	Reserved
2:0	BOOST_IOUT_3	USB electrical signaling drive strength Boost Bit for Downstream Port '3'. Boosts USB High Speed Current.  3'b000: Nominal 3'b001: -5% 3'b010: +10% 3'b011: +5% 3'b100: +20% 3'b101: +15% 3'b101: +15% 3'b101: +25%

# 5.3.41 REGISTER F8H: BOOST\_21 - BST21

Default = 0x00h

Bit Number	Bit Name	Description
7	Reserved	Reserved
6:4	BOOST_IOUT_2	USB electrical signaling drive strength Boost Bit for Downstream Port '2'. Boosts USB High Speed Current.
		3'b000: Nominal 3'b001: -5%
		3'b010: +10%
		3'b011: +5% 3'b100: +20% 3'b101: +15% 3'b110: +30% 3'b111: +25%
3	Reserved	Reserved
2:0	BOOST_IOUT_1	USB electrical signaling drive strength Boost Bit for Downstream Port '1'. Boosts USB High Speed Current.
		3'b000: Nominal
		3'b001: -5%
		3'b010: +10%   3'b011: +5%
		3'b100: +20%
		3'b101: +15%
		3'b110: +30%
		3'b111: +25%

# 5.3.42 REGISTER FAH: PORT SWAP - PRTSP

Default = 0x00h

Bit Number	Bit Name	Description
7:0	PRTSP	Port Swap: Swaps the Upstream and Downstream USB DP and DM Pins for ease of board routing to devices and connectors.
		'0' = USB D+ functionality is associated with the DP pin and D- functionality is associated with the DM pin. The setting affects only HUB mode — it has no impact in BYPASS mode.  '1' = USB D+ functionality is associated with the DM pin and D- functionality is associated with the DP pin. The setting affects only HUB mode — it has no impact in BYPASS mode.
		Bit 7= Reserved Bit 6= Reserved Bit 5= Reserved Bit 4= Reserved Bit 3= Port 3 DP/DM Swap. Bit 2= Port 2 DP/DM Swap. Bit 1= Port 1 DP/DM Swap. Bit 0= Upstream Port DP/DM Swap

# **USB3803**

# 5.3.43 REGISTER FBH: PORT REMAP 12 - PRTR12

Default = 0x21h - Physical Port is mapped to the corresponding logical port.

Bit Number	Bit Name			Description		
7:0	PRTR12	Port remap	register fo	or ports 1 & 2.		
		When a hub is enumerated by a USB Host Controller, the hub is only permitted to report how many ports it has; the hub is not permitted to select a numerical range or assignment. The Host Controller numbers the downstream ports of the hub starting with the number '1', up to the number of ports that the hub reported having.				
		The host's port number is referred to as "Logical Port Number" and the physical port on the hub is the Physical Port Number". When remapping mode is enabled (see PRTMAP_EN in Section 5.3.9), the hub's downstream port numbers can be remapped to different logical port numbers (assigned by the host.)				
		Note: The customer must ensure that Contiguous Logical Port Numbers are used, starting from #1 up to the maximum number of enabled ports. This ensures that the hub's ports are numbered in accordance with the way a Host communicates with the ports.				
		Bit [7:4] =	'0000'	Physical Port 2 is Disabled.		
			'0001'	Physical Port 2 is mapped to Logical Port 1.		
			'0010'	Physical Port 2 is mapped to Logical Port 2.		
		'0011' Physical Port 2 is mapped to Logical Port 3.				
			'0100'	Reserved, defaults to '0000' value.		
			'0101' to '1111'	Reserved, defaults to '0000' value.		
		Bit [3:0] = '0000' Physical Port 1 is Disabled.				
		'0001' Physical Port 1 is mapped to Logical Port 1.				
		'0010' Physical Port 1 is mapped to Logical Port 2.				
		'0011' Physical Port 1 is mapped to Logical Port 3.				
			'0100'	Reserved, defaults to '0000' value.		
			'0101' to '1111'	Reserved, defaults to '0000' value.		

# 5.3.44 REGISTER FCH: PORT REMAP 34 - PRTR34

Default = 0x03h - Physical port is mapped to corresponding logical port.

Bit Number	Bit Name			Description				
7:0	PRTR34	Port remap	register fo	or ports 3.				
		to report he range or as	When a hub is enumerated by a USB Host Controller, the hub is only permitted to report how many ports it has; the hub is not permitted to select a numerical range or assignment. The Host Controller numbers the downstream ports of the hub starting with the number '1', up to the number of ports that the hub reported having.					
		port on the (see PRTM	The host's port number is referred to as "Logical Port Number" and the physical port on the hub is the Physical Port Number". When remapping mode is enabled (see PRTMAP_EN in Section 5.3.9), the hub's downstream port numbers can be remapped to different logical port numbers (assigned by the host).					
		Note:	Note: Note: The customer must ensure that Contiguous Logical Port Numbers are used, starting from #1 up to the maximum number of enabled ports. This ensures that the hub's ports are numbered in accordance with the way a Host communicates with the ports.					
		Bit [7:4] =	'0000'	Reserved – software must not write '1' to any of these bits.				
			'0001' to '1111'	Reserved, defaults to '0000' value.				
		Bit [3:0] =	'0000'	Physical Port 3 is Disabled.				
			'0001'	Physical Port 3 is mapped to Logical Port 1.				
			'0010'	Physical Port 3 is mapped to Logical Port 2.				
		'0011' Physical Port 3 is mapped to Logical Port 3.						
			'0100' Reserved, defaults to '0000' value, Physical Port 3 is mapped to Logical Port 4.					
			'0101' to '1111'	Reserved, defaults to '0000' value				

# 5.3.45 REGISTER FFH: STATUS/COMMAND - STCD

Default = 0x00h

Bit Number	Bit Name	Description
7:2	Reserved	Reserved
		Note: Software must never write a '1' to these bits.
1	RESET	Reset the Serial Interface and internal memory registers in address range 00h- E1h and EFh-FFh back to RESET_N assertion default settings.
		<b>Note:</b> During this reset, this bit is automatically cleared to its default value of 0.
		0 = Normal Run/Idle State 1 = Forces a reset of the registers to their default state
0	CONFIG_PRO- TECT	Protect the Configuration
		0 = Serial slave interface is active. 1 = The internal configuration memory (address range 00h-E1h and EFh-FFh) is "write-protected" to prevent unintentional data corruption.
		<b>Note:</b> This bit is write once and is only cleared by assertion of the external RESET_N pin.

# 6.0 SERIAL SLAVE INTERFACE

#### 6.1 Overview

The serial slave interface on USB3803 is implemented as  $I^2C$ . It is a standard  $I^2C$  slave interface that operates at the standard (100 Kbps), fast (400 Kbps), and the fast mode plus (1 Mbps) modes.

The USB3803 I<sup>2</sup>C slave interface supports four 7-bit slave addresses. Address selection is done through the values set on the I2C\_ASEL1 and I2C\_ASEL0 pins during the HUB.INIT stage as shown in Table 6-1, "Serial Slave Address Selection".

REFCLK must be running for I<sup>2</sup>C to operate. The register map is outlined in section Section 5.3.

Two  $I^2C$  Slave Base Addresses is programmed into ROM and selected with the  $I2C\_ASEL1$  pin. The LSB of the serial slave address is selected with the  $I2C\_ASEL0$  pin. Table 6-1, "Serial Slave Address Selection" shows resulting  $I^2C$  address based on  $I2C\_ASEL$  pin settings and default ROM programmed register values. In the table, bits  $a_{6-1}$  represent bits programmed into register I2CADD0 and bits  $b_{6-1}$  represent bits programmed into register I2CADD1. Detailed definition can be found in Section 5.3.33, "Register EAh:  $I^2C$  Address 0 - I2CADD0," on page 34 and Section 5.3.34, "Register EBh:  $I^2C$  Address 1 - I2CADD1," on page 34. Table 6-2 shows a specific example of the resulting addresses with two specific examples of default control register values. The addresses are shown both in binary and hexadecimal format in parenthesis for clarity.

TABLE 6-1: SERIAL SLAVE ADDRESS SELECTION

I2C_ASEL1	I2C_ASEL0	I2CADD0 Register Value	I2CADD1 Register Value	Functional I2C Address Result
0	0	0a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> 0	don't care	a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> 0
0	1	0a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> 0	don't care	a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> 1
1	0	don't care	0b <sub>6</sub> b <sub>5</sub> b <sub>4</sub> b <sub>3</sub> b <sub>2</sub> b <sub>1</sub> 0	b <sub>6</sub> b <sub>5</sub> b <sub>4</sub> b <sub>3</sub> b <sub>2</sub> b <sub>1</sub> 0
1	1	don't care	0b <sub>6</sub> b <sub>5</sub> b <sub>4</sub> b <sub>3</sub> b <sub>2</sub> b <sub>1</sub> 0	b <sub>6</sub> b <sub>5</sub> b <sub>4</sub> b <sub>3</sub> b <sub>2</sub> b <sub>1</sub> 1

TABLE 6-2: EXAMPLE SERIAL SLAVE ADDRESSES


I2C_ASEL1	I2C_ASEL0	Example I2CADD0 Register Value	Example I2CADD1 Register Value	Functional I2C Address Result
0	0	0001000 (0x08)	00101000 (0x28)	0001000 (0x08)
0	1	0001000 (0x08)	00101000 (0x28)	0001001 (0x09)
1	0	0001000 (0x08)	00101000 (0x28)	0101000 (0x28)
1	1	0001000 (0x08)	00101000 (0x28)	0101001 (0x29)

The interrupt pin INT\_N is used to communicate status changes on selected events which are mapped into the Serial Port Interrupt Status Register. The SOC can mask events to not cause the interrupt pin to transition by updating the Serial Port Interrupt Mask Register—the status events are still captured in the status register even if the interrupt pin is not asserted. The serial port has limited speed and latency capability so events mapped into the serial ports and its interrupt are not expected to be latency critical.

INT\_N is asserted low whenever an unmasked bit is set in the Serial Port Interrupt Status Register. SOC must update the Serial Port Interrupt Status Register to negate the interrupt high.

# 6.2 Interconnecting the USB3803 to an I<sup>2</sup>C Master

FIGURE 6-1: I<sup>2</sup>C CONNECTIONS




**Note:** The largest pull-up values that meet the customer application should be selected to minimize power consumption. Pull-up values must also have low enough resistance to support the desired  $I^2C$  operating speed with the expected total capacitance in the application. Typical applications are expected to use pull-up values between  $220\Omega$  and 2.7 k $\Omega$  for operation at 1 MHz on SCL and SDA. Larger pull-up resistors may be acceptable for operation at 400 KHz or 100 KHz.

# 6.3 I<sup>2</sup>C Message Format

#### 6.3.1 SEQUENTIAL ACCESS WRITES

The I<sup>2</sup>C interface supports sequential writing of the register address space of the USB3803. This mode is useful for configuring contiguous blocks of registers. Please see section on SOC interface for address definitions. Figure 6-2 shows the format of the sequential write operation. Where color is visible in the figure, blue indicates signaling from the I<sup>2</sup>C master, and gray indicates signaling from the USB3803 slave:

FIGURE 6-2: I<sup>2</sup>C SEQUENTIAL ACCESS WRITE FORMAT



In this operation, following the 7-bit slave address, 8-bit register address is written indicating the start address for the sequential write operation. Every data access after that is a data write to a data register where the register address increments after each access and ACK from the slave must occur. Sequential write access is terminated by a Stop condition.


# 6.3.2 SEQUENTIAL ACCESS READS

The I<sup>2</sup>C interface supports direct reading of the USB3803 registers. To read one or more register addresses, the starting address must be set by using a write sequence followed by a read. The read register interface supports auto-increment mode. The master should send a NACK instead of an ACK when the last byte has been transferred.

In this operation, following the 7-bit slave address, 8-bit register address is written indicating the start address for sequential read operation to be followed. In the read sequence, every data access is a data read from a data register where the register address increments after each access. Write sequence can end with optional Stop (P). If so, the Read sequence must start with a Start (S); otherwise it must start with Repeated Start (Sr).

Figure 6-3 shows the format of the read operation. Where color is visible in the figure, blue and gold indicate signaling from the I<sup>2</sup>C master, and gray indicates signaling from the USB3803 slave.

#### FIGURE 6-3: SEQUENTIAL ACCESS READ FORMAT



# 6.3.3 I<sup>2</sup>C TIMING

Figure 6-4 is the timing diagram and timing specifications for the different I<sup>2</sup>C modes that the USB3803 supports.

#### FIGURE 6-4: I<sup>2</sup>C TIMING DIAGRAM




TABLE 6-3: I<sup>2</sup>C TIMING SPECIFICATIONS

Cumb al	Davismeter	Standar	d-Mode	Fast-Mode		Fast-Mode Plus		I I mid
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400	0	1000	KHz
t <sub>HD;STA</sub>	Hold time START condition	4	_	0.6	_	0.26	_	μs
t <sub>LOW</sub>	LOW period of the SCL clock	4.7	_	1.3	_	0.5	_	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock	4	_	0.6	_	0.26	_	μs
t <sub>SU;STA</sub>	Set-up time for a repeated START condition	4.7	_	0.6	_	0.26	_	μs
t <sub>HD;DAT</sub>	DATA hold time	0	_	0	_	0	_	ns
t <sub>SU;DAT</sub>	DATA set-up time	250	_	100	_	50	_	ns
t <sub>R</sub>	Rise time of both SDA and SCL signals	_	1000	_	300	_	120	ns
t <sub>F</sub>	Fall time of both SCL and SDA lines	_	300	_	300	_	120	ns
t <sub>SU;STO</sub>	Set-up time for a STOP condition	4	_	0.6	_	0.26	_	μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7	_	1.3	_	0.5	_	μs

#### 7.0 USB DESCRIPTORS

A customer can indirectly affect which descriptors are reported via one of two methods. The two methods are: Internal Default ROM Configuration and direct load through the serial port interface.

The Microchip Hub does not electrically attach to the USB until after it has loaded valid data for all user-defined descriptor fields (either through Internal Default ROM, or through the serial port).

#### 7.1 USB Bus Reset

In response to the upstream port signaling a reset to the Hub, the Hub:

- · does not propagate the upstream USB reset to downstream devices.
- · sets the default address to 0.
- · sets the configuration to: Unconfigured.
- negates PRTPWR[3:1] register for all downstream ports.
- · clears all TT buffers.
- · moves device from suspended to active (if suspended).
- complies with Section 11.10 of the USB 2.0 Specification for behavior after completion of the reset sequence.

The Host then configures the Hub and the Hub's downstream port devices in accordance with the USB Specification.

# 7.2 Hub Attached as a Full-Speed Device, (High-Speed Disabled)

When High-Speed capability is disabled via customer configuration options, the Hub can only attach as a Full-Speed device, and the following descriptor information applies.

#### 7.2.1 STANDARD DEVICE DESCRIPTOR

The following table provides the descriptor values for Full-Speed operation.

TABLE 7-1: DEVICE DESCRIPTOR (FULL-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	12h	Size of this Descriptor
1	DescriptorType	1	01h	Device Descriptor Type
2	USB	2	0200h	USB Specification Release Number
4	DeviceClass	1	09h	Class code assigned by USB-IF for Hubs
5	DeviceSubClass	1	00h	Class code assigned by USB-IF for Hubs
6	DeviceProtocol	1	00h	Protocol code
7	MaxPacketSize0	1	40h	64-byte packet size
8	Vendor	2	user/ default	Vendor ID, customer value defined in ROM or serial port load
10	Product	2	user/ default	Product ID, customer value defined in ROM or serial port load
12	Device	2	user/ default	Device ID, customer value defined in ROM or serial port load
14	Manufacturer	1	xxh	If STRING_EN = 0, Optional string is not supported and xx = 00. If STRING_EN = 1, String support is enabled and xx = 01.
15	Product	1	yyh	If STRING_EN = 0, Optional string is not supported and yy = 00. If STRING_EN = 1, String support is enabled and yy = 02.
16	SerialNumber	1	zzh	If STRING_EN = 0, Optional string is not supported and zz = 00. If STRING_EN = 1, String support is enabled and zz = 03.
17	NumConfigurations	1	01h	Supports 1 configuration

#### 7.2.2 CONFIGURATION DESCRIPTORS

The following table provides the configuration descriptors for Full-Speed operation.

TABLE 7-2: CONFIGURATION DESCRIPTOR (FULL-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	09h	Size of this Descriptor
1	DescriptorType	1	02h	Configuration Descriptor Type
2	TotalLength	2	yyyyh	Total combined length of all descriptors for this configuration (configuration, interface, endpoint, and class- or vendor-specific).  yyyyh = 0019h
4	NumInterfaces	1	01h	Number of interfaces supported by this configuration
5	ConfigurationValue	1	01H	Value to use as an argument to the SetConfiguration() request to select this configuration
6	Configuration	1	00h	Index of string descriptor describing this configuration (string not supported)
7	Attributes	1	user/ signal	Configuration characteristics: Communicates the capabilities of the hub regarding Remote Wake-up capability, and also reports the self-power status. In all cases, the value reported to the host always indicates that the hub supports Remote Wake-up.  The value reported to the host is dependent on the SELF_BUS_PWR bit (CONFIG_BYTE_1) = A0h for Bus-Powered (SELF_BUS_PWR = 0) = E0h for Self-Powered (SELF_BUS_PWR = 1) All other values are reserved.
8	MaxPower	1	user	Maximum Power Consumption of the Hub from VBUS when fully operational. This value includes all support circuitry associated with the hub (including an attached "embedded" peripheral if the hub is part of a compound device), and is in 2-mA increments. The Hub supports Self-Powered and Bus-Powered operation. The SELF_BUS_PWR bit (CONFIGBYTE_1) is used to determine which of the values below are reported. The value reported to the host must coincide with the current operating mode, and determined by the following rules.  The value that is reported to the host is:  'MAX_PWR_BP' if SELF_BUS_PWR = '0'  'MAX_PWR_SP' if SELF_BUS_PWR = '1'  In all cases, the reported value is sourced from the MAX POWER data field (for Self or Bus power) that is loaded by Internal Default or serial port configuration.

# 7.2.3 INTERFACE DESCRIPTOR (FULL-SPEED)

The following table provides the interface descriptor values for Full-Speed operation.

TABLE 7-3: INTERFACE DESCRIPTOR (FULL-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	09h	Size of this Descriptor
1	DescriptorType	1	04h	Interface Descriptor Type
2	InterfaceNumber	1	00h	Number of this interface
3	AlternateSetting	1	00h	Value used to select this alternate setting for the interface
4	NumEndpoints	1	01h	Number of endpoints used by this interface (not including endpoint 0)

TABLE 7-3: INTERFACE DESCRIPTOR (FULL-SPEED) (CONTINUED)

Offset	Field	Size	Value	Description
5	InterfaceClass	1	09h	Hub class code
6	InterfaceSubclass	1	00h	Subclass code
7	InterfaceProtocol	1	00h	Protocol code
8	Interface	1	00h	Index of the string descriptor describing this interface (strings not supported)

#### 7.2.4 ENDPOINT DESCRIPTOR

The following table provides the endpoint descriptor values for Full-Speed operation.

TABLE 7-4: ENDPOINT DESCRIPTOR (FOR STATUS CHANGE ENDPOINT, FULL-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	07h	Size of this Descriptor
1	DescriptorType	1	05h	Endpoint Descriptor Type
2	EndpointAddress	1	81h	The address of the endpoint on the USB device
3	Attributes	1	03h	Describes the endpoint's attributes (interrupt only, no synchronization, data endpoint)
4	MaxPacketSize	2	0001h	Maximum packet size for this endpoint
6	Interval	1	FFh	Interval for polling endpoint for data transfers (Maximum Possible)

# 7.3 Hub Attached as a Full-Speed Device, But is High-Speed Capable

When attached as a Full-Speed device (most likely due to being connected to a Host Controller or Operating System that is not High-Speed capable), the following descriptor information applies.

#### 7.3.1 STANDARD DEVICE DESCRIPTOR

The following table provides the descriptor values for Full-Speed operation.

TABLE 7-5: DEVICE DESCRIPTOR (FULL-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	12h	Size of this Descriptor
1	DescriptorType	1	01h	Device Descriptor Type
2	USB	2	0200h	USB Specification Release Number
4	DeviceClass	1	09h	Class code assigned by USB-IF for Hubs
5	DeviceSubClass	1	00h	Class code assigned by USB-IF for Hubs
6	DeviceProtocol	1	00h	Protocol code
7	MaxPacketSize0	1	40h	64-byte packet size
8	Vendor	2	user/ default	Vendor ID, customer value defined in ROM or serial port load
10	Product	2	user/ default	Product ID, customer value defined in ROM or serial port load
12	Device	2	user/ default	Device ID, customer value defined in ROM or serial port load
14	Manufacturer	1	xxh	If STRING_EN = 0, Optional string is not supported and xx = 00. If STRING_EN = 1, String support is enabled and xx = 01.
15	Product	1	yyh	If STRING_EN = 0, Optional string is not supported and yy = 00. If STRING_EN = 1, String support is enabled and yy = 02.

TABLE 7-5: DEVICE DESCRIPTOR (FULL-SPEED) (CONTINUED)

Offset	Field	Size	Value	Description
16	SerialNumber	1	zzh	If STRING_EN = 0, Optional string is not supported and zz = 00.  If STRING_EN = 1, String support is enabled and zz = 03.
17	NumConfigurations	1	01h	Supports 1 configuration

# 7.3.2 DEVICE QUALIFIER DESCRIPTOR

The following table provides the device qualifier values for High-Speed operation.

TABLE 7-6: DEVICE QUALIFIER (HIGH-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	0Ah	Size of this Descriptor
1	DescriptorType	1	06h	Device Descriptor Type
2	USB	2	0200h	USB Specification Release Number
4	DeviceClass	1	09h	Class code assigned by USB-IF for Hubs
5	DeviceSubClass	1	00h	Class code assigned by USB-IF for Hubs
6	DeviceProtocol	1	user	Protocol code (01h if customer selects Single-TT, 02h if customer selects Multiple-TT)
7	MaxPacketSize0	1	40h	64-byte packet size for the other speed
8	NumConfigurations	1	01h	Supports 1 other speed configuration
9	Reserved	1	00h	Reserved

# 7.3.3 CONFIGURATION DESCRIPTORS

The following table provides the configuration descriptors for Full-Speed operation.

TABLE 7-7: CONFIGURATION DESCRIPTOR (FULL-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	09h	Size of this Descriptor
1	DescriptorType	1	02h	Configuration Descriptor Type
2	TotalLength	2	yyyyh	Total combined length of all descriptors for this configuration (configuration, interface, endpoint, and class- or vendor-specific).  yyyyh = 0019h
4	NumInterfaces	1	01h	Number of interfaces supported by this configuration
5	ConfigurationValue	1	01H	Value to use as an argument to the SetConfiguration() request to select this configuration
6	Configuration	1	00h	Index of string descriptor describing this configuration (string not supported)
7	Attributes	1	user/ signal	Configuration characteristics: Communicates the capabilities of the hub regarding Remote Wake-up capability and reports the self-power status. In all cases, the value reported to the host always indicates that the hub supports Remote Wake-up.  The value reported to the host is dependent on the SELF-BUS_PWR bit (CONFIG_BYTE_1)  = A0h for Bus-Powered (SELF_BUS_PWR = 0)  = E0h for Self-Powered (SELF_BUS_PWR = 1)  All other values are reserved.

TABLE 7-7: CONFIGURATION DESCRIPTOR (FULL-SPEED) (CONTINUED)

Offset	Field	Size	Value	Description
8	MaxPower	1	user	Maximum Power Consumption of the Hub from VBUS when fully operational. This value includes all support circuitry associated with the hub (including an attached "embedded" peripheral if hub is part of a compound device), and is in 2-mA increments. The Hub supports Self-Powered and Bus-Powered operation. The SELF_BUS_PWR bit (CONFIGBYTE_1) are used to determine which of the values below are reported. The value reported to the host must coincide with the current operating mode and is determined by the following rules.  The value that is reported to the host is:  'MAX_PWR_BP' if SELF_BUS_PWR = '0'  'MAX_PWR_SP' if SELF_BUS_PWR = '1' In all cases the reported value is sourced from the MAX POWER data field (for Self or Bus power) that is loaded by Internal Default or serial port configuration.

# 7.3.4 INTERFACE DESCRIPTOR (FULL-SPEED)

The following table provides the interface descriptor values for Full-Speed operation.

TABLE 7-8: INTERFACE DESCRIPTOR (FULL-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	09h	Size of this Descriptor
1	DescriptorType	1	04h	Interface Descriptor Type
2	InterfaceNumber	1	00h	Number of this interface
3	AlternateSetting	1	00h	Value used to select this alternate setting for the interface
4	NumEndpoints	1	01h	Number of endpoints used by this interface (not including endpoint 0)
5	InterfaceClass	1	09h	Hub class code
6	InterfaceSubclass	1	00h	Subclass code
7	InterfaceProtocol	1	00h	Protocol code
8	Interface	1	00h	Index of the string descriptor describing this interface (strings not supported)

#### 7.3.5 ENDPOINT DESCRIPTOR

The following table provides the endpoint descriptor values for Full-Speed operation.

TABLE 7-9: ENDPOINT DESCRIPTOR (FOR STATUS CHANGE ENDPOINT, FULL-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	07h	Size of this Descriptor
1	DescriptorType	1	05h	Endpoint Descriptor Type
2	EndpointAddress	1	81h	The address of the endpoint on the USB device
3	Attributes	1	03h	Describes the endpoint's attributes (interrupt only, no synchronization, data endpoint)
4	MaxPacketSize	2	0001h	Maximum packet size for this endpoint
6	Interval	1	FFh	Interval for polling endpoint for data transfers (Maximum Possible)

#### 7.3.6 OTHER-SPEED CONFIGURATION DESCRIPTOR

The following table provides the other-speed configuration descriptor values for High-Speed operation.

TABLE 7-10: OTHER-SPEED CONFIGURATION DESCRIPTOR (HIGH-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	09h	Size of this Descriptor
1	DescriptorType	1	07h	Other-Speed Configuration Descriptor Type
2	TotalLength	2	zzzzh	Total combined length of all descriptors for this configuration zzzz = 0019h if MTT_ENABLE = 0 zzzz = 0029h if MTT_ENABLE = 1
4	NumInterfaces	1	01h	Number of interfaces supported by this configuration
5	ConfigurationValue	1	01H	Value to use to select configuration
6	Configuration	1	00h	Index of String Descriptor describing this configuration (string not supported)
7	Attributes	1	user/ signal	Configuration characteristics: Communicates the capabilities of the hub regarding Remote Wake-up capability and reports the self-power status. In all cases, the value reported to the host always indicates that the hub supports Remote Wake-up.  The value reported to the host is dependent on the SELF-BUS_PWR bit (CONFIG_BYTE_1) = A0h for Bus-Powered (SELF_BUS_PWR = 0) = E0h for Self-Powered (SELF_BUS_PWR = 1) All other values are reserved.
8	MaxPower	1	user	Maximum Power Consumption of the Hub from VBUS when fully operational. This value includes all support circuitry associated with the hub (including an attached "embedded" peripheral if hub is part of a compound device) and is in 2-mA increments. The Hub supports Self-Powered and Bus-Powered operation. The SELF_BUS_PWR bit (CONFIGBYTE_1) is used to determine which of the values below are reported. The value reported to the host must coincide with the current operating mode and is determined by the following rules.  The value that is reported to the host is:  'MAX_PWR_BP' if SELF_BUS_PWR = '0'  'MAX_PWR_SP' if SELF_BUS_PWR = '1' In all cases, the reported value is sourced from the MAX POWER data field (for Self or Bus power) that is loaded by Internal Default or serial port configuration.

# 7.3.7 INTERFACE DESCRIPTOR (SINGLE-TT)

The following table provides the interface descriptor values for Single-TT, High-Speed operation.

TABLE 7-11: INTERFACE DESCRIPTOR (HIGH-SPEED, SINGLE-TT)

Offset	Field	Size	Value	Description
0	Length	1	09h	Size of this Descriptor
1	DescriptorType	1	04h	Interface Descriptor Type
2	InterfaceNumber	1	00h	Number of this interface
3	AlternateSetting	1	00h	Value used to select this alternate setting for the interface
4	NumEndpoints	1	01h	Number of endpoints used by this interface (not including endpoint 0)
5	InterfaceClass	1	09h	Hub class code
6	InterfaceSubclass	1	00h	Subclass code

TABLE 7-11: INTERFACE DESCRIPTOR (HIGH-SPEED, SINGLE-TT) (CONTINUED)

Offset	Field	Size	Value	Description
7	InterfaceProtocol	1	xxh	Protocol xx = 00h if bNumInterfaces = 01h (Single-TT) xx = 01h if bNumInterfaces = 02h (Multi-TT)
8	Interface	1	00h	Index of the string descriptor describing this interface (strings not supported)

#### 7.3.8 ENDPOINT DESCRIPTOR (SINGLE-TT)

The following table provides the endpoint descriptor values for Single-TT operation.

TABLE 7-12: ENDPOINT DESCRIPTOR (FOR STATUS CHANGE ENDPOINT, SINGLE-TT)

Offset	Field	Size	Value	Description
0	Length	1	07h	Size of this Descriptor
1	DescriptorType	1	05h	Endpoint Descriptor Type
2	EndpointAddress	1	81h	The address of the endpoint on the USB Device
3	Attributes	1	03h	Describes the endpoint's attributes (interrupt only, no synchronization, data endpoint)
4	MaxPacketSize	2	0001h	Maximum packet size for this endpoint
6	Interval	1	0Ch	Interval for polling endpoint for data transfers (Maximum Possible)

#### 7.3.9 INTERFACE DESCRIPTOR (MULTI-TT)

The following table provides interface descriptor values for High-Speed, Multi-TT operation.

**Note:** This is only available if Multi-TT is reported in the other Other-Speed Configuration Descriptor.

TABLE 7-13: INTERFACE DESCRIPTOR (HIGH-SPEED, MULTI-TT)

Offset	Field	Size	Value	Description
0	Length	1	09h	Size of this Descriptor
1	DescriptorType	1	04h	Interface Descriptor Type
2	InterfaceNumber	1	00h	Number of this interface
3	AlternateSetting	1	01h	Value used to select this alternate setting for the interface
4	NumEndpoints	1	01h	Number of endpoints used by this interface (not including endpoint 0)
5	InterfaceClass	1	09h	Hub class code
6	InterfaceSubclass	1	00h	Subclass code
7	InterfaceProtocol	1	02h	Protocol code
8	Interface	1	00h	Index of the string descriptor describing this interface (strings not supported)

# 7.3.10 ENDPOINT DESCRIPTOR (MULTI-TT)

The following table provides endpoint descriptor values for Multi-TT operation.

Note: This is only available if Multi-TT is reported in the Other-Speed Configuration Descriptor.

TABLE 7-14: ENDPOINT DESCRIPTOR (FOR STATUS CHANGE ENDPOINT, MULTI-TT)

Offset	Field	Size	Value	Description
0	Length	1	07h	Size of this Descriptor
1	DescriptorType	1	05h	Endpoint Descriptor Type
2	EndpointAddress	1	81h	The address of the endpoint on the USB device

TABLE 7-14: ENDPOINT DESCRIPTOR (FOR STATUS CHANGE ENDPOINT, MULTI-TT)

Offset	Field	Size	Value	Description
3	Attributes	1	03h	Describes the endpoint's attributes (interrupt only, no synchronization, data endpoint)
4	MaxPacketSize	2	0001h	Maximum packet size for this endpoint
6	Interval	1	0Ch	Interval for polling endpoint for data transfers (Maximum Possible)

# 7.4 Hub Attached as a High-Speed Device (Customer-Configured for Single-TT Support Only)

The following tables provide descriptor information for Customer-Configured Single-TT-Only Hubs attached for use with High-Speed devices.

#### 7.4.1 STANDARD DEVICE DESCRIPTOR

The following table provides device descriptor values for High-Speed operation.

**TABLE 7-15: DEVICE DESCRIPTOR** 

Offset	Field	Size	Value	Description
0	Length	1	12h	Size of this Descriptor
1	DescriptorType	1	01h	Device Descriptor Type
2	USB	2	0200h	USB Specification Release Number
4	DeviceClass	1	09h	Class code assigned by USB-IF for Hubs
5	DeviceSubClass	1	00h	Class code assigned by USB-IF for Hubs
6	DeviceProtocol	1	01h	Protocol Code
7	MaxPacketSize0	1	40h	64-byte packet size
8	Vendor	2	user/ default	Vendor ID, Customer value defined in ROM or serial port load
10	Product	2	user/ default	Product ID, Customer value defined in ROM or serial port load
12	Device	2	user/ default	Device ID, Customer value defined in ROM or serial port load
14	Manufacturer	1	xxh	If STRING_EN = 0, Optional string is not supported and xx = 00. If STRING_EN = 1, String support is enabled and xx = 01.
15	Product	1	yyh	If STRING_EN = 0, Optional string is not supported and yy = 00. If STRING_EN = 1, String support is enabled and yy = 02.
16	SerialNumber	1	zzh	If STRING_EN = 0, Optional string is not supported and zz = 00. If STRING_EN = 1, String support is enabled and zz = 03.
17	NumConfigurations	1	01h	Supports 1 configuration

#### 7.4.2 DEVICE QUALIFIER DESCRIPTOR

The following table provides device qualifier values for Full-Speed operation.

TABLE 7-16: DEVICE QUALIFIER (FULL-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	0Ah	Size of this Descriptor
1	DescriptorType	1	06h	Device Descriptor Type
2	USB	2	0200h	USB Specification Release Number
4	DeviceClass	1	09h	Class code assigned by USB-IF for Hubs

TABLE 7-16: DEVICE QUALIFIER (FULL-SPEED) (CONTINUED)

Offset	Field	Size	Value	Description
5	DeviceSubClass	1	00h	Class code assigned by USB-IF for Hubs
6	DeviceProtocol	1	00h	Protocol code
7	MaxPacketSize0	1	40h	64-byte packet size for the other speed
8	NumConfigurations	1	01h	Supports 1 other speed configuration
9	Reserved	1	00h	Reserved

#### 7.4.3 CONFIGURATION DESCRIPTOR

The following table provides configuration descriptor values for High-Speed, Single-TT-Only operation.

TABLE 7-17: CONFIGURATION DESCRIPTOR (HIGH-SPEED, SINGLE-TT ONLY)

Offset	Field	Size	Value	Description
0	Length	1	09h	Size of this Descriptor
1	DescriptorType	1	02h	Configuration Descriptor Type
2	TotalLength	2	yyyyh	Total combined length of all descriptors for this configuration (configuration, interface, endpoint, and class- or vendor-specific).  yyyyh = 0019h
4	NumInterfaces	1	01h	Number of interfaces supported by this configuration
5	ConfigurationValue	1	01H	Value to use as an argument to the SetConfiguration() request to select this configuration
6	Configuration	1	00h	Index of string descriptor describing this configuration (string not supported)
7	Attributes	1	user/ signal	Configuration characteristics: Communicates the capabilities of the hub regarding Remote Wake-up capability and reports the self-power status. In all cases, the value reported to the host always indicates that the hub supports Remote Wake-up.  The value reported to the host is dependent on the SELF_BUS_PWR bit (CONFIG_BYTE_1) = A0h for Bus-Powered (SELF_BUS_PWR = 0) = E0h for Self-Powered (SELF_BUS_PWR = 1) All other values are reserved.
8	MaxPower	1	user	Maximum Power Consumption of the Hub from VBUS when fully operational. This value includes all support circuitry associated with the hub (including an attached "embedded" peripheral if hub is part of a compound device) and is in 2-mA increments. The Hub supports Self-Powered and Bus-Powered operation. The SELF_BUS_PWR bit (CONFIGBYTE_1) is used to determine which of the values below are reported. The value reported to the host must coincide with the current operating mode and is determined by the following rules.  The value that is reported to the host is:  'MAX_PWR_BP' if SELF_BUS_PWR = '0'  'MAX_PWR_SP' if SELF_BUS_PWR = '1' In all cases, the reported value is sourced from the MAX POWER data field (for Self or Bus power) that is loaded by Internal Default or serial port configuration.

# 7.4.4 INTERFACE DESCRIPTOR (SINGLE-TT)

The following table provides interface descriptor values for High-Speed, Single-TT operation.

TABLE 7-18: INTERFACE DESCRIPTOR (HIGH-SPEED, SINGLE-TT)

Offset	Field	Size	Value	Description
0	Length	1	09h	Size of this Descriptor
1	DescriptorType	1	04h	Interface Descriptor Type
2	InterfaceNumber	1	00h	Number of this interface
3	AlternateSetting	1	00h	Value used to select this alternate setting for the interface
4	NumEndpoints	1	01h	Number of endpoints used by this interface (not including endpoint 0)
5	InterfaceClass	1	09h	Hub class code
6	InterfaceSubclass	1	00h	Subclass code
7	InterfaceProtocol	1	00h	Single-TT
8	Interface	1	00h	Index of the string descriptor describing this interface (strings not supported)

# 7.4.5 ENDPOINT DESCRIPTOR (SINGLE-TT)

The following table provides endpoint descriptor values for Single-TT operation.

TABLE 7-19: ENDPOINT DESCRIPTOR (FOR STATUS CHANGE ENDPOINT, SINGLE-TT)

Offset	Field	Size	Value	Description
0	Length	1	07h	Size of this Descriptor
1	DescriptorType	1	05h	Endpoint Descriptor Type
2	EndpointAddress	1	81h	The address of the endpoint on the USB device
3	Attributes	1	03h	Describes the endpoint's attributes (interrupt only, no synchronization, data endpoint)
4	MaxPacketSize	2	0001h	Maximum packet size for this endpoint
6	Interval	1	0Ch	Interval for polling endpoint for data transfers (Maximum Possible)

# 7.4.6 OTHER-SPEED CONFIGURATION DESCRIPTOR

The following table provides other-speed configuration descriptor values for Full-Speed operation.

TABLE 7-20: OTHER-SPEED CONFIGURATION DESCRIPTOR (FULL-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	09h	Size of this Descriptor
1	DescriptorType	1	07h	Other-Speed Configuration Descriptor Type
2	TotalLength	2	yyyyh	Total combined length of all descriptors for this configuration yyyyh = 0019h
4	NumInterfaces	1	01h	Number of Interfaces supported by this configuration
5	ConfigurationValue	1	01H	Value to use to select configuration
6	Configuration	1	00h	Index of String Descriptor describing this configuration (string not supported)
7	Attributes	1	user/ signal	Configuration characteristics: Communicates the capabilities of the hub regarding Remote Wake-up capability and reports the self-power status. In all cases, the value reported to the host always indicates that the hub supports Remote Wake-up.  The value reported to the host is dependent on the SELF_BUS_PWR bit (CONFIG_BYTE_1) = A0h for Bus-Powered (SELF_BUS_PWR = 0) = E0h for Self-Powered (SELF_BUS_PWR = 1) All other values are reserved.

TABLE 7-20: OTHER-SPEED CONFIGURATION DESCRIPTOR (FULL-SPEED) (CONTINUED)

Offset	Field	Size	Value	Description
8	MaxPower	1	user	Maximum Power Consumption of the Hub from VBUS when fully operational. This value includes all support circuitry associated with the hub (including an attached "embedded" peripheral if hub is part of a compound device) and is in 2-mA increments. The Hub supports Self-Powered and Bus-Powered operation. The SELF_BUS_PWR bit (CONFIGBYTE_1) are used to determine which of the values below are reported. The value reported to the host must coincide with the current operating mode and is determined by the following rules.  The value that is reported to the host is:  'MAX_PWR_BP' if SELF_BUS_PWR = '0'  'MAX_PWR_SP' if SELF_BUS_PWR = '1' In all cases, the reported value is sourced from the MAX POWER data field (for Self or Bus power) that is loaded by Internal Default or serial port configuration.

# 7.4.7 INTERFACE DESCRIPTOR (FULL-SPEED)

The following table provides interface description values for Full-Speed operation.

TABLE 7-21: INTERFACE DESCRIPTOR (FULL-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	09h	Size of this Descriptor
1	DescriptorType	1	04h	Interface Descriptor Type
2	InterfaceNumber	1	00h	Number of this interface
3	AlternateSetting	1	00h	Value used to select this alternate setting for the interface
4	NumEndpoints	1	01h	Number of endpoints used by this interface (not including endpoint 0)
5	InterfaceClass	1	09h	Hub class code
6	InterfaceSubclass	1	00h	Subclass code
7	InterfaceProtocol	1	00h	Protocol code
8	Interface	1	00h	Index of the string descriptor describing this interface (strings not supported)

# 7.4.8 ENDPOINT DESCRIPTOR (FULL-SPEED)

The following table provides endpoint descriptor values for Full-Speed operation.

TABLE 7-22: ENDPOINT DESCRIPTOR (FOR STATUS CHANGE ENDPOINT, FULL-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	07h	Size of this Descriptor
1	DescriptorType	1	05h	Endpoint Descriptor Type
2	EndpointAddress	1	81h	The address of the endpoint on the USB device
3	Attributes	1	03h	Describes the endpoint's attributes (interrupt only, no synchronization, data endpoint)
4	MaxPacketSize	2	0001h	Maximum packet size for this endpoint
6	Interval	1	FFh	Interval for polling endpoint for data transfers (Maximum Possible)

# 7.5 Hub Attached as a High-Speed Device (Customer-Configured as Multi-TT Capable)

The following tables provide descriptor information for Customer-Configured Multi-TT High-Speed devices.

#### 7.5.1 STANDARD DEVICE DESCRIPTOR

The following table provides device descriptor values for High-Speed operation.

TABLE 7-23: DEVICE DESCRIPTOR (HIGH-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	12	Size of this Descriptor
1	DescriptorType	1	01h	Device Descriptor Type
2	USB	2	0200h	USB Specification Release Number
4	DeviceClass	1	09h	Class code assigned by USB-IF for Hubs
5	DeviceSubClass	1	00h	Class code assigned by USB-IF for Hubs
6	DeviceProtocol	1	02h	Protocol code (Multi-TTs)
7	MaxPacketSize0	1	40h	64-byte packet size
8	Vendor	2	user	Vendor ID, Customer value defined in ROM or serial port load
10	Product	2	user	Product ID, Customer value defined in ROM or serial port load
12	Device	2	user	Device ID, Customer value defined in ROM or serial port load
14	Manufacturer	1	xxh	If STRING_EN = 0, Optional string is not supported and xx = 00.  If STRING_EN = 1, String support is enabled and xx = 01.
15	Product	1	yyh	If STRING_EN = 0, Optional string is not supported and yy = 00. If STRING_EN = 1, String support is enabled and yy = 02.
16	SerialNumber	1	zzh	If STRING_EN = 0, Optional string is not supported and zz = 00.  If STRING_EN = 1, String support is enabled and zz = 03.
17	NumConfigurations	1	01h	Supports 1 configuration

# 7.5.2 DEVICE QUALIFIER DESCRIPTOR

The following table provides device qualifier values for Full-Speed operation.

TABLE 7-24: DEVICE QUALIFIER (FULL-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	0Ah	Size of this Descriptor
1	DescriptorType	1	06h	Device Descriptor Type
2	USB	2	0200h	USB Specification Release Number
4	DeviceClass	1	09h	Class code assigned by USB-IF for Hubs
5	DeviceSubClass	1	00h	Class code assigned by USB-IF for Hubs
6	DeviceProtocol	1	00h	Protocol code
7	MaxPacketSize0	1	40h	64-byte packet size for the other speed
8	NumConfigurations	1	01h	Supports 1 other speed configuration
9	Reserved	1	00h	Reserved

# 7.5.3 CONFIGURATION DESCRIPTOR

The following table provides configuration descriptor values for High-Speed operation.

TABLE 7-25: CONFIGURATION DESCRIPTOR (HIGH-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	09h	Size of this Descriptor
1	DescriptorType	1	02h	Configuration Descriptor Type
2	TotalLength	2	yyyyh	Total combined length of all descriptors for this configuration (configuration, interface, endpoint, and class- or vendor-specific) yyyyh = 0029h
4	NumInterfaces	1	01h	Number of Interface supported by this configuration
5	ConfigurationValue	1	01H	Value to use as an argument to the SetConfiguration() request to select this configuration
6	Configuration	1	00h	Index of string descriptor describing this configuration (String not supported)
7	Attributes	1	user/ signal	Configuration characteristics: Communicates the capabilities of the hub regarding Remote Wake-up capability, and also reports the self-power status. In all cases, the value reported to the host always indicates that the hub supports Remote Wake-up.  The value reported to the host is dependent on the SELF_BUS_PWR bit (CONFIG_BYTE_1) = A0h for Bus-Powered (SELF_BUS_PWR = 0) = E0h for Self-Powered (SELF_BUS_PWR = 1) All other values are reserved.
8	MaxPower	1	user	Maximum Power Consumption of the Hub from VBUS when fully operational. This value includes all support circuitry associated with the hub (including an attached "embedded" peripheral if hub is part of a compound device) and is in 2-mA increments. The Hub supports Self-Powered and Bus-Powered operation. The SELF_BUS_PWR bit (CONFIGBYTE_1) is used to determine which of the values below are reported. The value reported to the host must coincide with the current operating mode and is determined by the following rules.  The value that is reported to the host is:  'MAX_PWR_BP' if SELF_BUS_PWR = '0'  'MAX_PWR_SP' if SELF_BUS_PWR = '1' In all cases, the reported value is sourced from the MAX POWER data field (for Self or Bus power) that is loaded by Internal Default or serial port configuration.

# 7.5.4 INTERFACE DESCRIPTOR (SINGLE-TT)

The following table provides interface descriptor values for High-Speed Single-TT operation.

TABLE 7-26: INTERFACE DESCRIPTOR (HIGH-SPEED, SINGLE-TT)

Offset	Field	Size	Value	Description
0	Length	1	09h	Size of this Descriptor
1	DescriptorType	1	04h	Interface Descriptor Type
2	InterfaceNumber	1	00h	Number of this interface
3	AlternateSetting	1	00h	Value used to select this alternate setting for the interface
4	NumEndpoints	1	01h	Number of endpoints used by this interface (not including endpoint 0)

TABLE 7-26: INTERFACE DESCRIPTOR (HIGH-SPEED, SINGLE-TT) (CONTINUED)

Offset	Field	Size	Value	Description
5	InterfaceClass	1	09h	Hub class code
6	InterfaceSubclass	1	00h	Subclass code
7	InterfaceProtocol	1	01h	Single-TT
8	Interface	1	00h	Index of the string descriptor describing this interface (strings not supported)

# 7.5.5 ENDPOINT DESCRIPTOR (SINGLE-TT)

The following table provides endpoint descriptor values for Single-TT operation.

TABLE 7-27: ENDPOINT DESCRIPTOR (FOR STATUS CHANGE ENDPOINT, SINGLE-TT)

Offset	Field	Size	Value	Description
0	Length	1	07h	Size of this Descriptor
1	DescriptorType	1	05h	Endpoint Descriptor Type
2	EndpointAddress	1	81h	The address of the endpoint on the USB device
3	Attributes	1	03h	Describes the endpoint's attributes (interrupt only, no synchronization, data endpoint)
4	MaxPacketSize	2	0001h	Maximum packet size for this endpoint
6	Interval	1	0Ch	Interval for polling endpoint for data transfers (Maximum Possible)

# 7.5.6 INTERFACE DESCRIPTOR (MULTI-TT)

The following table provides interface descriptor values for High-Speed Multi-TT operation.

TABLE 7-28: INTERFACE DESCRIPTOR (MULTI-TT, HIGH-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	09h	Size of this Descriptor
1	DescriptorType	1	04h	Interface Descriptor Type
2	InterfaceNumber	1	00h	Number of this interface
3	AlternateSetting	1	01h	Value used to select this alternate setting for the interface
4	NumEndpoints	1	01h	Number of endpoints used by this interface (not including endpoint 0)
5	InterfaceClass	1	09h	Hub class code
6	InterfaceSubclass	1	00h	Subclass code
7	InterfaceProtocol	1	02h	Multiple-TTs
8	Interface	1	00h	Index of the string descriptor describing this interface (strings not supported)

# 7.5.7 ENDPOINT DESCRIPTOR (MULTI-TT)

The following table provides endpoint descriptor values for Multi-TT operation.

TABLE 7-29: ENDPOINT DESCRIPTOR (FOR STATUS CHANGE ENDPOINT, MULTI-TT)

Offset	Field	Size	Value	Description
0	Length	1	07h	Size of this Descriptor
1	DescriptorType	1	05h	Endpoint Descriptor Type
2	EndpointAddress	1	81h	The address of the endpoint on the USB device
3	Attributes	1	03h	Describes the endpoint's attributes (interrupt only, no synchronization, data endpoint)
4	MaxPacketSize	2	0001h	Maximum packet size for this endpoint

TABLE 7-29: ENDPOINT DESCRIPTOR (FOR STATUS CHANGE ENDPOINT, MULTI-TT)

Offset	Field	Size	Value	Description
6	Interval	1	0Ch	Interval for polling endpoint for data transfers (Maximum Possible)

#### 7.5.8 OTHER-SPEED CONFIGURATION DESCRIPTOR

The following table provides other-speed configuration descriptor values for Full-Speed operation.

TABLE 7-30: OTHER-SPEED CONFIGURATION DESCRIPTOR (FULL-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	09h	Size of this Descriptor
1	DescriptorType	1	07h	Other-Speed Configuration Descriptor Type
2	TotalLength	2	yyyyh	Total combined length of all descriptors for this configuration yyyyh = 0019h
4	NumInterfaces	1	01h	Number of interfaced described by this configuration
5	ConfigurationValue	1	01h	Value to use to select configuration
6	Configuration	1	00h	Index of String Descriptor describing this configuration (string not supported)
7	Attributes	1	user/ signal	Configuration characteristics: Communicates the capabilities of the hub regarding Remote Wake-up capability, and also reports the self-power status. In all cases, the value reported to the host always indicates that the hub supports Remote Wake-up.  The value reported to the host is dependent on the SELF_BUS_PWR bit (CONFIG_BYTE_1) = A0h for Bus-Powered (SELF_BUS_PWR = 0) = E0h for Self-Powered (SELF_BUS_PWR = 1) All other values are reserved.
8	MaxPower	1	user	Maximum Power Consumption of the Hub from VBUS when fully operational. This value includes all support circuitry associated with the hub (including an attached "embedded" peripheral if hub is part of a compound device) and is in 2-mA increments. The Hub supports Self-Powered and Bus-Powered operation. The SELF_BUS_PWR bit (CONFIGBYTE_1) is used to determine which of the values below are reported. The value reported to the host must coincide with the current operating mode and is determined by the following rules.  The value that is reported to the host is:  'MAX_PWR_BP' if SELF_BUS_PWR = '0'  'MAX_PWR_SP' if SELF_BUS_PWR = '1' In all cases, the reported value is sourced from the MAX POWER data field (for Self or Bus power) that is loaded by Internal Default or serial port configuration.

# 7.5.9 INTERFACE DESCRIPTOR (FULL-SPEED)

The following table provides interface descriptor values for Full-Speed operation.

TABLE 7-31: INTERFACE DESCRIPTOR (FULL-SPEED)

Offset	Field	Size	Value	Description
0	Length	1	09h	Size of this Descriptor
1	DescriptorType	1	04h	Interface Descriptor Type
2	InterfaceNumber	1	00h	Number of this interface
3	AlternateSetting	1	00h	Value used to select this alternate setting for the interface

TABLE 7-31: INTERFACE DESCRIPTOR (FULL-SPEED) (CONTINUED)

Offset	Field	Size	Value	Description		
4	NumEndpoints	1	01h	Number of endpoints used by this interface (not including endpoint 0)		
5	InterfaceClass	1	09h	Hub class code		
6	InterfaceSubclass	1	00h	Subclass code		
7	InterfaceProtocol	1	00h	Protocol code		
8	Interface	1	00h	Index of the string descriptor describing this interface (strings not supported)		

# 7.5.10 ENDPOINT DESCRIPTOR (FULL-SPEED)

The following table provides endpoint descriptor values for Full-Speed operation.

TABLE 7-32: ENDPOINT DESCRIPTOR (FULL-SPEED)

Offset	Field	Size	Value	Description	
0	Length	1	07h	Size of this Descriptor	
1	DescriptorType	1	05h	Endpoint Descriptor Type	
2	EndpointAddress	1	81h	The address of the endpoint on the USB device	
3	Attributes	1	03h	Describes the endpoint's attributes (interrupt only, no synchronization, data endpoint)	
4	MaxPacketSize	2	0001h	Maximum packet size for this endpoint	
6	Interval	1	FFh	Interval for polling endpoint for data transfers (Maximum Possible)	

# 7.6 Class-Specific Hub Descriptor

The following table provides class-specific Hub descriptor values for Full-Speed and High-Speed operation.

**Note:** The Hub must respond to Hub Class Descriptor type 29h (the USB 1.1 and USB 2.0 value) and 00h (the USB 1.0 value).

TABLE 7-33: CLASS-SPECIFIC HUB DESCRIPTOR (FULL-SPEED & HIGH-SPEED)

Offset	Field	Size	Value	Description			
0	Length	1	09h	Size of this Descriptor			
1	DescriptorType	1	29h	Hub Descriptor Type			

TABLE 7-33: CLASS-SPECIFIC HUB DESCRIPTOR (FULL-SPEED & HIGH-SPEED) (CONTINUED)

Offset	Field	Size	Value	Description
2	NbrPorts	1	user	Number of downstream facing ports this Hub supports. See Section 11.23.2.1 of the USB Specification for additional details regarding the use of this field.  The value reported is implementation dependent and is derived from the value defined during Internal Default or serial port load. The PORT_DIS_SP field defines the ports that are permanently disabled when in Self-Powered operation, and the PORT_DIS_BP field defines the ports that are permanently disabled when in Bus-Powered operation, and the PORT_DIS_BP field defines the ports that are permanently disabled when in Bus-Powered operation.  Internal logic subtracts the number of ports that are disabled, from the total number available (which is 3), and reports the remainder as the number of ports supported. The value reported to the host must coincide with the current operating mode and is determined by the following rules.  The field used to determine the value that is reported to the host is:  'PORT_DIS_BP' if SELF_BUS_PWR = '0' 'PORT_DIS_SP' if SELF_BUS_PWR = '1'
3	HubCharacteristics	2	user	Defines the support for Logical power switching mode, Compound Device support, Over-current protection, TT Think Time, and Port Indicator support, See Section 11.23.2.1 in the USB Specification for additional details regarding the use of this field.  The values delivered to a host are all derived from values defined during Internal Default or serial port load, and are assigned as follows:  D1:0 = '00'b if PORT_PWR = '0' D1:0 = '01'b if PORT_PWR = '1'  D2 = 'COMPOUND'  D4:3 = 'CURRENT_SNS'  D6:5 = '00'b for 8FS (max) bit times of TT think time  D7 = hardcoded to '0' (no Port Indicator Support)  D15:8 = '000000000'b
5	PwrOn2PwrGood	1	user	Time (in 2-ms intervals) from the time the power-on sequence begins on a port until the power is good on that port. See Section 11.23.2.1 in the USB Specification.  The value contained in the 'POWER_ON_TIME' field is directly reported to the host and is determined by Internal Default or serial port load.

TABLE 7-33: CLASS-SPECIFIC HUB DESCRIPTOR (FULL-SPEED & HIGH-SPEED) (CONTINUED)

Offset	Field	Size	Value	Description	
6	HubContrCurrent	1	user	Maximum current requirements of the Hub Controller electronics in 1-mA increments. See Section 11.23.2.1 in the USB Specification for additional details on the use of this field.  This field reports the maximum current that only the hub co sumes from upstream VBUS when fully operational. This	
				value includes all support circuitry associated with the hub (but does not include the current consumption of any permanently attached peripherals if the hub is part of a compound device).	
				The Hub supports Self-Powered and Bus-Powered operation. The SELF_BUS_PWR bit (CONFIG_BYTE_1) defined in Section 5.3.7, "Register 06h: CONFIG_BYTE_1 - CFG1," on page 24 is used to determine which of the stored values are reported. The value reported to the host must coincide with the current operating mode and is determined by the following rules.	
				The value that is reported to the host is:  'HC_MAX_C_BP' if SELF_BUS_PWR = '0'  'HC_MAX_C_SP' if SELF_BUS_PWR = '1'	
				'HC_MAX_C_BP/SP' are defined in Section 5.3.15, and Section 5.3.16, "Register 0Fh: Hub Controller Max Current For Bus Powered Operation - HCMCB," on page 28. In all cases, the reported value is sourced from the Hub Controller Max Current data field (for Self or Bus power) that is determined by Internal Default or serial port load.	
7	DeviceRemovable	1	user	Indicates if port has a removable device attached. See Section 11.23.2.1 in the USB Specification. The value contained in the 'NR_DEVICE' field is directly reported to the host and is determined by Internal Default or serial port load.	
8	PortPwrCtrlMask	1	FFh	Field for backwards USB 1.0 compatibility	

# 7.7 String Descriptors

The USB3803 supports a 30 Character Manufacturer String Descriptor, a 30 Character Product String, and a 30 Character Serial String.

# 7.7.1 STRING DESCRIPTOR ZERO (SPECIFIES LANGUAGES SUPPORTED)

**TABLE 7-34: STRING DESCRIPTOR ZERO** 

Offset	Field	Size	Value	Description	
0	Length	1	04h	Size of this Descriptor	
1	DescriptorType	1	03h	String Descriptor Type	
2	LANGID	2	xxxxh	Language ID code from LANG_ID_H and LANG_ID_L reg ters	

# 7.7.2 STRING DESCRIPTOR 1 (MANUFACTURER STRING)

# TABLE 7-35: STRING DESCRIPTOR 1, MANUFACTURER STRING

Offset	Field	Size	Value	Description	
0	Length	1	yyh	Size of this Descriptor The yy value is created by taking the MFR_STR_LEN{byte: + 2{bytes}.	
1	DescriptorType	1	03h	String Descriptor Type.	
2	String	N	string	Manufacturer String The string is located in the MFR_STR register, and the siz (N) is held in the MFR_STR_LEN register.	

# 7.7.3 STRING DESCRIPTOR 2 (PRODUCT STRING)

# TABLE 7-36: STRING DESCRIPTOR 2, PRODUCT STRING

Offset	Field	Size	Value	Description	
0	Length	1	yyh	Size of this Descriptor The yy value is created by taking the PRD_STR_LEN{byte + 2{bytes}.	
1	DescriptorType	1	03h	String Descriptor Type	
2	String	N	string	Product String The string is located in the PROD_STR register, and the size (N) is held in the PRD_STR_LEN register.	

#### 7.7.4 STRING DESCRIPTOR 3 (SERIAL STRING)

# TABLE 7-37: STRING DESCRIPTOR 3, SERIAL STRING

Offset	Field	Size	Value	Description	
0	Length	1	yyh	Size of this Descriptor The yy value is created by taking the SER_STR_LEN{byte + 2{bytes}.	
1	DescriptorType	1	03h	String Descriptor Type	
2	String	N	string	Serial String The string is located in the SER_STR register, and the size (N) is held in the SER_STR_LEN register.	

#### 8.0 BATTERY CHARGING

#### 8.1 Upstream Battery Charger Detection

Battery Charger Detection is available on the upstream facing port. The detection sequence is intended to identify chargers which conform to the Chinese battery charger specification, chargers which conform to the USB-IF Battery Charger Specification 1.1.

DP and DM are high impedance when the charger detection block is disabled.

The device includes the circuitry required to implement battery charging detection using the Battery Charging Specification. The device automatically performs charger detection upon entering the Hub.ChgDet stage in Hub Mode. The device includes a state machine to provide the detection of the USB chargers listed in the table below. The type of charger detected is returned in the ChargerType bits in the Battery Charger Detection Register.

TABLE 8-1: CHARGERS COMPATIBLE WITH UPSTREAM DETECTION

USB ATTACH TYPE	DP/DM PROFILE	CHARGERTYPE
DCP (Dedicated Charging Port)	Shorted < 200ohm	001
CDP (Charging Downstream Port)	VDP reflected to VDM	010 (EnhancedChrgDet = 1)
SDP (Standard Downstream Port) USB Host or downstream hub port	15Kohm pull-down on DP and DM	011


The device automatically begins a charger detection when Hub.ChgDet stage in Hub Mode is entered. The device provides feedback to the system through the serial port registers and the INT Npin.

The following sections detail the sequence followed for battery charger detection.

# 8.1.1 CHARGER DETECTION CIRCUITRY

The charger detection circuitry shown in Figure 8-1 is used to detect the type charger attached to the upstream USB connector.


FIGURE 8-1: UPSTREAM BATTERY CHARGER DETECTION CIRCUITRY



#### 8.1.2 AUTOMATIC CHARGER DETECTION


The flowchart in Figure 8-2 details the charger detection sequence and the ability of the configuration settings to control it

FIGURE 8-2: FLOWCHART FOR BATTERY CHARGING DETECTION SEQUENCE



The diagram in Figure 8-3 illustrates automatic Battery Charging detection when enhanced battery charger detection is enabled. A USB Battery Charging 1.1 charger is discovered and the charger detection sequence continues to differentiate between a Dedicated Charging Port and a Charging Downstream Port.

FIGURE 8-3: ENHANCED CHARGER DETECTION TIMING - BC1.1



#### 8.1.3 BATTERY CHARGER TIMING

Table 8-2 specifies timing parameters for the battery charging sequence.

TABLE 8-2: BATTERY CHARGING TIMING PARAMETERS

Characteristic	Symbol	Min	Тур	Max	Units	Conditions
Charger Detection Start Time delay	T <sub>CDSTART</sub>	_	T <sub>hubinit</sub> + T <sub>hubconfig</sub>	_	mS	See Table 4-2
Data Contact Detect Time-out	T <sub>DCD_TOUT</sub>	199	200	204	mS	HUB.ChgDet stage on pll

TABLE 8-2: BATTERY CHARGING TIMING PARAMETERS (CONTINUED)


Characteristic	Symbol	Min	Тур	Max	Units	Conditions
Vdat_src and Idat_sink Enable Time	T <sub>VDPSRC_ON</sub>	79	80	84	mS	HUB.ChgDet stage on pll
Delay from Vdat_det to end of detection sequence	T <sub>VDPSRC_HICRNT</sub>	79	80	83	mS	HUB.ChgDet stage on pll
Charger Detection Exit time when dis- abled	T <sub>VLO_RELEASE</sub>	49	50	55	mS	HUB.ChgDet stage on pll

# 8.2 Downstream Port Battery Charging Support

The USB3803 can configure any of the downstream ports to support battery charger handshake.

The Hub's role in downstream battery charging is to provide an acknowledge to a device's query as to if the hub *system* supports USB battery charging. The hub *silicon* does not provide any current or power FETs or any such thing to actually charge the device. Those components would need to be provided as external components in the final Hub board design.

FIGURE 8-4: BATTERY CHARGING EXTERNAL POWER SUPPLY



If the final Hub board design provides an external supply capable of supplying current per the battery charging specification, the hub can be configured to indicate the presence of such a supply to the device. This indication is on a perport basis, that is, the board can configure two ports to support battery charging (through high current power FET's) and leave the other port as a standard USB port.

#### 8.2.1 USB BATTERY CHARGING

In the terminology of the USB battery charging specification, if the port is configured to support battery charging, the downstream port is a "Charging Host Port". All AC/DC characteristics comply with only this type. If the port is not configured to support battery charging, the port is a "Standard Host Port". AC/DC characteristics comply with the USB 2.0 specification.

A downstream port only behaves as a "Charging Host Port" or a "Standard Host Port". The port does not switch between "Charging Host Port" or Standard Host Port" at any time after initial power-up and configuration.

#### 8.2.2 SPECIAL BEHAVIOR OF PRTPWR REGISTER BITS

The USB Battery charging specification does not address system issues. It only defines a low level protocol for a device and host (or hub) to communicate a simple question and optional answer.

Device queries "Do you support battery charging?"

Host answers "Yes, I do support battery charging" or does not answer at all. There is no negative response. (A lack of response is taken as a negative response.)

When ports are configured for downstream battery charging, the corresponding PRTPWR setting is controlled by downstream battery charging logic instead of the normal hub logic.

# **USB3803**

PRTPWR setting asserts after initial hub customer configuration (Internal default/Serial register writes). PRTPWR remains asserted and under the control of the battery charge logic until one of two events.

- 1. An overcurrent is detected on the corresponding OCS\_N bit. In this case, PRTPWR setting negates. The only way to re-enable the PRTPWR bit from this state is to RESET the USB3803.
- 2. The hub enters Hub.Communication stage, connects on its upstream port, and is enumerated by a USB host. In this case, control over the PRTPWR setting reverts back to the hub logic inside the USB3803 and the normal USB behavior applies. That is, the host must enable PRTPWR.

Since the enumeration process for a hub sets the PORT\_POWER feature for all downstream ports, this information can be used to switch control over the PRTPWR register between the battery charge logic and the hub logic.

- When the Hub PORT POWER feature is '1', the hub logic controls the PRTPWR bits.
- · When the Hub PORT\_POWER feature is '0', the battery charging logic controls the PRTPWR bits.

No matter which controller is controlling the PRTPWR register bits, an overcurrent event always negates PRTPWR register bit.

#### 8.2.3 BATTERY CHARGING CONFIGURATION

Configuration of ports to support battery charging is done through serial port configuration load.

Register D0: Downstream Battery Charging Enable - BC\_EN is allocated for Battery Charging support. The register, starting from Bit 1, enables Battery charging for each downstream port when asserted. Bit 1 represents port 1 and so on. Each port with battery charging enabled asserts the corresponding PRTPWR register bit.

#### 9.0 INTEGRATED POWER REGULATORS

#### 9.1 Overview

The integrated power regulators are defined to provide significant flexibility to the system in providing power the device. Several different configurations are allowed to align the power structure to supplies available in the system.

#### 9.1.1 3.3V REGULATOR

The device has an integrated regulator to convert from VBAT to 3.3V.

#### 9.1.2 1.2V REGULATOR

The device has an integrated regulator to convert from a variable voltage input on VDD\_CORE\_REG to 1.2V. The 1.2V regulator shall be tolerant to the presence of low voltage (~0V) on the VDD\_CORE\_REG pin to support system power solutions where a 1.8V supply is not always present in low power states.

The 1.2V regulator shall support an input voltage range consistent with a 1.8V input to reduce power consumption in systems which provide multiple power supply levels. In addition, the 1.2V regulator shall support an input voltage up to 3.3V for systems which provide only a single power supply. The device supports operation where the 3.3V regulator output can drive the 1.2V regulator input such that VBAT is the only required supply.

#### 9.2 Power Configurations

The USB3803 support operation with no back current when power is connected in each of the following configurations.

#### 9.2.1 SINGLE SUPPLY CONFIGURATIONS

#### 9.2.1.1 VBAT Only

VBAT should be tied to the VBAT system supply. VDD33\_BYP regulator output and VDD\_CORE\_REG should be tied together on the board. In this configuration, the 3.3V regulator is active, and the 3.3V to 1.2V regulator is active.

#### 9.2.1.2 3.3V Only

VBAT should be tied to the 3.3V system supply. VDD33\_BYP and VDD\_CORE\_REG pins should be tied together on the board. In this configuration, the 3.3V regulator operates in dropout. The 1.2V regulator is active.

#### 9.2.2 DOUBLE SUPPLY CONFIGURATIONS

#### 9.2.2.1 VBAT + 1.8V

VBAT should be tied to the VBAT system supply. VDD33\_BYP regulator output requires external capacitor. VDD\_CORE\_REG should be tied to the 1.8V system supply. In this configuration, the 3.3V regulator and the 1.2V regulator are active.

#### 9.2.2.2 3.3V + 1.8V

VBAT should be tied to the 3.3V system supply. VDD33\_BYP should be connected to the 3.3V external capacitor. VDD\_CORE\_REG should be tied to the 1.8V system supply. In this configuration, the 3.3V regulator operates in dropout. The 1.2V regulator is active.

#### 9.3 Regulator Control Signals

The regulators are controlled by the **RESET\_N** and **BYPASS\_N** signals. When **RESET\_N** is brought high, the VDD33 regulator turns on. When **RESET\_N** is brought low, the VDD33 regulator turns off. When **BYPASS\_N** is brought high, the VDD12 regulator turns on. When **BYPASS\_N** is brought low, the VDD12 regulator turns off.

BYPASS\_N should not be driven high if RESET\_N is driven low.

#### 10.0 SPECIFICATIONS

# 10.1 Absolute Maximum Ratings

TABLE 10-1: ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Min	Max	Units
VBAT	$V_{BAT}$	_	-0.5	5.5	V
VDD_CORE_REG	V <sub>DD_CORE_REG</sub>	_	-0.5	4.6	V
VDD33	V <sub>DD33_BYP</sub>	_	-0.5	4.6	V
Maximum IO Voltage to Ground	$V_{IO}$	_	-0.5	4.6	V
REFCLK Voltage	V <sub>MAX_REFCLK</sub>	_	-0.5	3.6	٧
Voltage on USB+ and USB- pins	V <sub>MAX_USB</sub>	_	-0.5	5.5	V
Operating Temperature	$T_{MAX\_OP}$	Commercial	0	70	С
Operating Temperature	T <sub>MAX_OP</sub>	Industrial	-40	85	С
Storage Temperature	T <sub>MAX_STG</sub>	_	-55	150	С
Junction Temperature	$T_JMAX$	_	_	125	С

**Note:** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This is a stress rating only and functional operation of the device at any other condition above those indicated in the operation sections of this specification is not implied.

When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when the AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. When this possibility exists, it is suggested that a clamp circuit be used.

# 10.2 Recommended Operating Conditions

TABLE 10-2: RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions	Min	Тур	Max	Units
VBAT	$V_{BAT}$	_	2.9	_	5.5	V
VDD_CORE_REG	V <sub>DD_CORE_REG</sub>	Note 1	1.6	1.8	2.0	V
VDD_CORE_REG	V <sub>DD_CORE_REG</sub>	Note 2	3.0	3.3	3.6	V
Input Voltage on I/O Pins	$V_{I}$	_	-0.3	1.8	3.6	V
Input Voltage (DP, DM)	$V_{IUSB}$	_	-0.3	_	5.5	V
Voltage on <b>REFCLK</b>	V <sub>REFCLK</sub>	_	-0.3	_	3.6	V
Ambient Temperature	T <sub>A</sub>	Commercial	0	_	70	С
Ambient Temperature	$T_A$	Industrial	-40	_	85	С

Note 1: Applicable only when VDD\_CORE\_REG is supplied from external power supply.

2: Applicable only when VDD\_CORE\_REG is tied to VDD33\_BYP.

TABLE 10-3: 25-BALL WLCSP PACKAGE THERMAL PARAMETERS

Parameter	Symbol	Value	Units	Comments
		37.3	°C/W	Measured in still air
Thermal Resistance Junction to Ambient	$\Theta_{JA}$	34.9	°C/W	Airflow 1 m/s
		33.9	°C/W	Airflow 2.5 m/s
Thermal Resistance Junction to Bottom of Case	$\Psi_{JT}$	0.4	°C/W	Measured in still air
Thermal Resistance Junction to Top of Case	$\Theta_{\sf JC}$	25.7	°C/W	-

# 10.3 Operating Current

The following conditions are assumed unless otherwise specified:

 $V_{BAT}$  = 3.0 to 5.5V;  $V_{DD\_CORE}$  = 1.6 to 2.0V;  $V_{SS}$  = 0V;

 $T_A = 0C$  to +70C (Commercial), -40C to +85C (Industrial)

TABLE 10-4: OPERATING CURRENT (DUAL SUPPLY)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
High Speed USB Operation	I <sub>VBAT(HS)</sub>	Active USB Transfer	67	69	72	mA
	I <sub>CORE(HS)</sub>	RESET_N = 1 BYPASS_N = 1 3 Downstream Ports Active	29	31	35	mA
High Speed USB Operation	I <sub>VBAT(HS)</sub>	Active USB Transfer	46	49	50	mA
	I <sub>CORE(HS)</sub>	RESET_N = 1 BYPASS_N = 1 2 Downstream Ports Active, 1 Port Disabled	26	28	31	mA
High Speed USB Operation	I <sub>VBAT(HS)</sub>	Active USB Transfer	24	25	28	mA
	I <sub>CORE(HS)</sub>	RESET_N = 1 BYPASS_N = 1 1Downstream Ports Active, 2 Ports Disabled	22	24	28	mA
High Speed USB Operation	I <sub>VBAT(HS)</sub>	High Speed Idle	24	25	27	mA
	I <sub>CORE(HS)</sub>	RESET_N = 1 BYPASS_N = 1 3 Downstream Ports Enabled, No USB Data Transfer (Idle)	24	25	28	mA
Unconfigured	I <sub>VBAT(UNCONF)</sub>	RESET_N = 1	12	13	14	mA
(High Speed)	I <sub>CORE(UNCONF)</sub>	BYPASS_N= 1	17	18	22	mA
Hub Bypass	I <sub>VBAT(BYP)</sub>	RESET_N = 1	26	36	60	uA
	I <sub>CORE(BYP)</sub>	BYPASS_N = 0 Commercial Temp	0	0	3	uA
STANDBY Mode	I <sub>VBAT(STDBY)</sub>	RESET_N = 0 Commercial Temp	0	0.4	3.5	μΑ
	I <sub>CORE(STDBY)</sub>		0	0	2	μΑ
Hub Bypass	I <sub>VBAT(BYP)</sub>	RESET_N = 1	26	36	60	uA
	I <sub>CORE(BYP)</sub>	BYPASS_N = 0 Industrial Temp	0	0	10	uA

TABLE 10-4: OPERATING CURRENT (DUAL SUPPLY) (CONTINUED)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
STANDBY Mode	I <sub>VBAT(STDBY)</sub>	RESET_N = 0	0	0.4	3.5	μΑ
	I <sub>CORE(STDBY)</sub>	Industrial Temp	0	0	9	μΑ
SUSPEND Mode	I <sub>VBAT(SPND)</sub>	USB Suspend	205	230	290	μΑ
	I <sub>CORE(SPND)</sub>		35	65	385	μΑ

The following conditions are assumed unless otherwise specified:

TABLE 10-5: OPERATING CURRENT (SINGLE SUPPLY)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
High Speed USB Operation	I <sub>VBAT(HS)</sub>	Active USB Transfer  RESET_N = 1  BYPASS_N = 1  3 Downstream Ports  Active	95	102	105	mA
High Speed USB Operation	I <sub>VBAT(HS)</sub>	Active USB Transfer RESET_N = 1 BYPASS_N = 1 2 Downstream Ports Active, 1 Port Disabled	73	77	82	mA
High Speed USB Operation	I <sub>VBAT(HS)</sub>	Active USB Transfer  RESET_N = 1  BYPASS_N = 1  1 Downstream Port Active, 2 Ports Disabled	47	50	53	mA
High Speed USB Operation	I <sub>VBAT(HS)</sub>	High Speed Idle  RESET_N = 1  BYPASS_N = 1  3 Downstream Ports  Enabled, No USB Data  Transfer (Idle)	49	52	55	mA
Unconfigured (High Speed)	I <sub>VBAT(UNCONF)</sub>	RESET_N = 1 BYPASS_N= 1	32	34	37	mA
Hub Bypass	I <sub>VBAT(BYP)</sub>	RESET_N = 1 BYPASS_N = 0 Commercial Temp	26	28	68	uA
STANDBY Mode	I <sub>VBAT(STDBY)</sub>	RESET_N = 0 Commercial Temp	0	0.6	2.4	μА
Hub Bypass	I <sub>VBAT(BYP)</sub>	RESET_N = 1 BYPASS_N = 0 Industrial Temp	25	28	75	uA
STANDBY Mode	I <sub>VBAT(STDBY)</sub>	RESET_N = 0 Industrial Temp	0	0.6	4.1	μА
SUSPEND Mode	I <sub>VBAT(SPND)</sub>	USB Suspend	220	300	600	μА

 $V_{BAT}$  = 3.0 to 5.5V;  $V_{SS}$  = 0V;  $T_A$  = 0C to +70C (Commercial), -40C to +85C (Industrial)

10.4 DC Characteristics: Digital I/O Pins

**Note:**  $T_A = -40^{\circ}C \text{ to } 85^{\circ}C$ 

TABLE 10-6: DIGITAL I/O CHARACTERISTICS

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Low-Level Input Voltage	V <sub>IL</sub>	Note 3	-0.3	_	0.42	V
Low-Level Input Voltage	V <sub>IL</sub>	Note 4	-0.3	_	0.34	V
High-Level Input Voltage	V <sub>IH</sub>	_	1.25	_	VDD33_BYP + 0.3V	V
Low-Level Input Voltage REFCLK	$V_{IL_REF}$	_	-0.3	_	0.5	V
High-Level Input Voltage REFCLK	V <sub>IH_REF</sub>	_	1.4	_	_	V
Clock Input Capacitance REFCLK	C <sub>IN</sub>	_	_	_	2	pF
Low-Level Output Voltage	V <sub>OL</sub>	@ I <sub>OL</sub> =12mA sink current	_	_	0.4	V
Pin Capacitance	Cpin	_	_	2	20	pF
Output Current Capability	I <sub>O</sub>	_	12	20	24	mA

### Note:

**3:** For I<sup>2</sup>C interface using pull-ups to less than 2.1V.

**4:** For I<sup>2</sup>C interface using pull-ups to greater than 2.1V.

# 10.5 DC Characteristics: Analog I/O Pins

TABLE 10-7: DC CHARACTERISTICS: ANALOG I/O PINS (DP/DM)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
LS/FS FUNCTIONALITY						
Input Levels						
Differential Receiver Input Sensitivity	V <sub>DIFS</sub>	V(DP) - V(DM)	0.2	_	_	\ \
Differential Receiver Common-Mode Voltage	V <sub>CMFS</sub>	_	0.8	_	2.5	V
Single-Ended Receiver Low Level Input Voltage	V <sub>ILSE</sub>	_	_	_	0.8	V
Single-Ended Receiver High Level Input Voltage	V <sub>IHSE</sub>	_	2.0	_	_	V
Single-Ended Receiver Hysteresis	V <sub>HYSSE</sub>	_	0.050	_	0.150	V
Output Levels						
Low Level Output Voltage	V <sub>FSOL</sub>	Pull-up resistor on DP; R <sub>L</sub> = 1.5kΩ to $V_{DD33\_BYP}$	_	_	0.3	V
High Level Output Voltage	V <sub>FSOH</sub>	Pull-down resistor on DP, DM; $R_L = 15k\Omega$ to GND	2.8	_	3.6	V
Termination						
Driver Output Impedance for HS	Z <sub>HSDRV</sub>	Steady state drive	40.5	45	49.5	Ω
Input Impedance	Z <sub>INP</sub>	RX, RPU, RPD disabled	1.0	_	_	ΜΩ
Pull-up Resistor Impedance	R <sub>PU</sub>	Bus Idle, Note 5	0.900	1.24	1.575	kΩ

TABLE 10-7: DC CHARACTERISTICS: ANALOG I/O PINS (DP/DM) (CONTINUED)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Pull-up Resistor Impedance	R <sub>PU</sub>	Device Receiving, Note 5	1.425	2.26	3.09	kΩ
Pull-dn Resistor Impedance	R <sub>PD</sub>	Note 5	14.25	16.9	20	kΩ
HS FUNCTIONALITY						
Input levels						
HS Differential Input Sensitivity	V <sub>DIHS</sub>	V(DP) - V(DM)	100	_	_	mV
HS Data Signaling Common Mode Voltage Range	V <sub>CMHS</sub>	_	-50	_	500	mV
HS Squelch Detection Threshold (Differential)	V <sub>HSSQ</sub>	_	100	_	150	mV
HS Disconnect Threshold	V <sub>HSDSC</sub>	_	525	_	625	mV
Output Levels						
High Speed Low Level Output Voltage (DP/DM referenced to GND)	V <sub>HSOL</sub>	45Ω load	-10	_	10	mV
High Speed High Level Output Voltage (DP/DM referenced to GND)	V <sub>HSOH</sub>	45Ω load	360	_	440	mV
High Speed IDLE Level Output Voltage (DP/DM referenced to GND)	V <sub>OLHS</sub>	45Ω load	-10	_	10	mV
Chirp-J Output Voltage (Differential)	V <sub>CHIRPJ</sub>	HS termination resistor dis- abled, pull-up resistor con- nected. 45Ω load.	700	_	1100	mV
Chirp-K Output Voltage (Differential)	V <sub>CHIRPK</sub>	HS termination resistor disabled, pull-up resistor connected. 45Ω load.	-900	_	-500	mV
Leakage Current						
OFF-State Leakage Current	$I_{LZ}$	_	_	_	±10	μА
Port Capacitance						
Transceiver Input Capacitance	C <sub>IN</sub>	Pin to GND	_	5	10	pF

### Note:

# 10.6 Dynamic Characteristics: Digital I/O Pins

TABLE 10-8: DYNAMIC CHARACTERISTICS: DIGITAL I/O PINS (RESET\_N)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Minimum Active Low Pulse on RESET N	T <sub>RESET</sub>	<b>RESET_N</b> = '0'	1	_	_	ms

<sup>5:</sup> The resistor value follows the 27% Resistor ECN published by the USB-IF.

# 10.7 Dynamic Characteristics: Analog I/O Pins

TABLE 10-9: DYNAMIC CHARACTERISTICS: ANALOG I/O PINS (DP/DM)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
FS Output Driver Timing	l	1				
FS Rise Time	T <sub>FR</sub>	$C_L = 50pF; 10 \text{ to } 90\% \text{ of }  V_{OH} - V_{OL} $	4	_	20	ns
FS Fall Time	T <sub>FF</sub>	$C_L = 50pF; 10 to 90\% of  V_{OH} - V_{OL} $	4	_	20	ns
Output Signal Crossover Voltage	V <sub>CRS</sub>	Excluding the first transition from IDLE state	1.3	_	2.0	V
Differential Rise/Fall Time Matching	T <sub>FRFM</sub>	Excluding the first transition from IDLE state	90	_	111.1	%
LS Output Driver Timing						
LS Rise Time	T <sub>LR</sub>	C <sub>L</sub> = 50-600pF; 10 to 90% of  V <sub>OH</sub> - V <sub>OL</sub>	75	_	300	ns
LS Fall Time	T <sub>LF</sub>	C <sub>L</sub> = 50-600pF; 10 to 90% of  V <sub>OH</sub> - V <sub>OL</sub>	75	_	300	ns
Differential Rise/Fall Time Matching	T <sub>LRFM</sub>	Excluding the first transition from IDLE state	80	_	125	%
HS Output Driver Timing						•
Differential Rise Time	T <sub>HSR</sub>	_	500	_	_	ps
Differential Fall Time	T <sub>HSF</sub>	_	500	_	_	ps
Driver Waveform Require- ments	_	Eye pattern of Template 1 in USB 2.0 specification	_	_	_	_
High Speed Mode Timing						
Receiver Waveform Requirements	_	Eye pattern of Template 4 in USB 2.0 specification		_	_	_
Data Source Jitter and Receiver Jitter Tolerance	_	Eye pattern of Template 4 in USB 2.0 specification	_	_	_	_

# 10.8 USB Bypass Switch Characteristics

### **TABLE 10-10: ANALOG SWITCH CHARACTERISTICS**

Parameter	Symbol	Conditions	Min	Тур	Max	Units
"ON" Resistance	R <sub>ON</sub>	0 < V <sub>switch</sub> < V <sub>DD33_BYP</sub> ,	4	5	12	Ω
		BYPASS_N = '0', RESET_N='1'				
"OFF" Resistance	R <sub>OFF</sub>	0 < V <sub>switch</sub> < V <sub>DD33_BYP</sub>	5	6	8	ΜΩ
		BYPASS_N='1', RESET_N='1'				
Standby Resistance	R <sub>STDBY</sub>	0 < V <sub>switch</sub> < V <sub>DD33_BYP</sub>	0	_	8	ΜΩ
		RESET_N='0'				

### 10.9 USB Charger Detection Characteristics

**TABLE 10-11: USB CHARGER DETECTION CHARACTERISTICS** 

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Data Source Voltage	V <sub>DAT_SRC</sub>	I <sub>DAT_SRC</sub> < 250uA	0.5	_	0.7	V
Data Detect Voltage	$V_{DAT\_REF}$	ı	0.25		0.4	V
Data Source Current	I <sub>DAT_SRC</sub>		250	_	_	μΑ
Data Sink Current	I <sub>DAT_SINK</sub>		50		150	μΑ
Data Connect Current	I <sub>DP_SRC</sub>	_	7	_	13	μΑ
DP/DM Pull Down Resistors for upstream battery charging	R <sub>PD</sub>	_	14.25	16.9	20	kΩ

## 10.10 Regulator Output Voltages and Capacitor Requirement

TABLE 10-12: REGULATOR OUTPUT VOLTAGES AND CAPACITOR REQUIREMENT

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Regulator Output Voltage	$V_{DD33}$	5.5V > <b>VBAT</b> > 2.9V	2.8	3.3	3.6	V
Regulator Capacitor	C <sub>BYP33</sub>	_	4.7	_	_	μF
Capacitor ESR	C <sub>ESR33</sub>		_	1	1	Ω
Regulator Output Voltage	$V_{DD12}$	3.6V > <b>VDD33</b> > 2.8V	_	1.2	_	V
Regulator Capacitor	C <sub>BYP12</sub>	_	1.0	_	_	μF
Capacitor ESR	C <sub>ESR12</sub>	_	_	_	1	Ω

### 10.11 ESD and Latch-Up Performance

TABLE 10-13: ESD AND LATCH-UP PERFORMANCE

Parameter	Conditions	Min	Тур	Max	Units	Comments
ESD Performar	nce					
	Human Body Model	_	_	±5	kV	Device
System	EN/IEC 61000-4-2 Contact Discharge	_	_	±15	kV	Third party system test
System	EN/IEC 61000-4-2 Air-gap Discharge	_	_	±15	kV	Third party system test
Latch-Up Perfo	rmance					
All Pins	EIA/JESD 78, Class II	_	150	_	mA	_

#### 10.12 ESD Performance

The USB3803 is protected from ESD strikes. By eliminating the requirement for external ESD protection devices, board space is conserved, and the board manufacturer is enabled to reduce cost. The advanced ESD structures integrated into the USB3803 protect the device whether or not it is powered up.

### 10.12.1 HUMAN BODY MODEL (HBM) PERFORMANCE

HBM testing verifies the ability to withstand the ESD strikes like those that occur during handling and manufacturing, and is done without power applied to the IC. To pass the test, the device must have no change in operation or performance due to the event. All pins on the USB3803 provide ±5 kV HBM protection, as shown in Table 10-13.

#### 10.12.2 EN 61000-4-2 PERFORMANCE

The EN 61000-4-2 ESD specification is an international standard that addresses system-level immunity to ESD strikes while the end equipment is operational. In contrast, the HBM ESD tests are performed at the device level with the device powered down.

Microchip contracts with Independent laboratories to test the USB3803 to EN 61000-4-2 in a working system. Reports are available upon request. Please contact your Microchip representative and request information on third party ESD test results. The reports show that systems designed with the USB3803 can safely provide the ESD performance shown in Table 10-13 without additional board level protection.

In addition to defining the ESD tests, EN 61000-4-2 also categorizes the impact to equipment operation when the strike occurs (ESD Result Classification). The USB3803 maintains an ESD Result Classification 1 or 2 when subjected to an EN 61000-4-2 (level 4) ESD strike.

Both air discharge and contact discharge test techniques for applying stress conditions are defined by the EN 61000-4-2 ESD document.

#### 10.12.3 AIR DISCHARGE

To perform this test, a charged electrode is moved close to the system being tested until a spark is generated. This test is difficult to reproduce because the discharge is influenced by such factors as humidity, the speed of approach of the electrode, and construction of the test equipment.

#### 10.12.4 CONTACT DISCHARGE

The uncharged electrode first contacts the pin to prepare this test, and then the probe tip is energized. This yields more repeatable results, and is the preferred test method. The independent test laboratories contracted by Microchip provide test results for both types of discharge methods.

### 10.13 AC Specifications

#### 10.13.1 REFCLK

External Clock:50% duty cycle ± 10%, ± 350ppm, Jitter < 100ps rms.

### 10.13.2 SERIAL INTERFACE

The Microchip Hub conforms to AC specifications as set forth in the I<sup>2</sup>C Specification for Slave-Only devices.

#### 10.13.3 USB 2.0

The Microchip Hub conforms to all voltage, power, and timing characteristics and specifications as set forth in the USB 2.0 Specification. Please refer to the USB 2.0 Specification that is available from the www.usb.org web site.

### 11.0 APPLICATION REFERENCE

# 11.1 Application Diagram

The USB3803 requires several external components to function and ensure compliance with the USB 2.0 Specification.

TABLE 11-1: COMPONENT VALUES IN APPLICATION DIAGRAMS

Reference Designator	Value	Description	Notes
C <sub>VDD12BYP</sub>	1.0 μF	Capacitor to ground for regulator stability	Place as close to the USB3803 as possible
C <sub>VDD33BYP</sub>	4.7 μF	Capacitor to ground for regulator stability	Place as close to the USB3803 as possible
C <sub>OUT</sub>	0.1 μF	Bypass capacitor to ground	Place as close to the USB3803 as possible
R <sub>BIAS</sub>	12.0k	Series resistor to establish reference voltage used by analog circuits	Place as close to the USB3803 as possible
R <sub>PU1</sub>	10k or 1k	Pull-up for I <sup>2</sup> C bus. 10k for 100 kHz or 400 kHz operation, 1k for 1 MHz operation	_
R <sub>PU2</sub>	10k (or greater)	Pull-up for open-drain outputs	_

### TABLE 11-2: CAPACITANCE VALUES AT VBUS OF USB CONNECTOR

Port	MIN Value	MAX Value
Downstream	120 μF	_
Upstream	1 μF	10 μF





FIGURE 11-1: INTERNAL CHIP-TO-CHIP INTERFACE

FIGURE 11-2: DUAL USB DEVICE AND HOST APPLICATION



**Note:** While RESET\_N is driven low, all other inputs from Applications Processor should also be driven low to minimize current draw.

To disable a downstream port, tie DP and DM to VDD33\_BYP pin of the USB3803.




FIGURE 11-3: APPLICATION WITH USB PORT ACCESS TO THREE INTERNAL DEVICES

# 12.0 PACKAGE OUTLINES, TAPE & REEL DRAWINGS, PACKAGE MARKING

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

## FIGURE 12-1: 25WLCSP, 1.95X1.95MM BODY, 0.4MM PITCH

A		Č		ž	<u> </u>   w	REV		DES	DESCRIPTION	REVISION HISTORY	DATE	REL. BY
		SE	SEE DETAIL "B"	,		A INIT	INITIAL RELEASE	ASE			10/24/07	S.K.ILIEV
4/Q <del> </del>	BALL A1 CORNER		e L	4 3 2 1		B PCE	PCB LAND PATTERN UPDATED	<b>ATTERN</b>	UPDATE	D.	4/20/09	S.K.ILIEV
INDEX AREA	REA		•	0000		C D/E	D/E from 1.94 - 1.97 to 1.97±0.03mm	- 1.97 to	1.97±0.0	13mm	11/16/09	S.K.ILIEV
E/4		_	# <b>Q</b> Q			D A fre	A from NOM & SD and SE	& MAX to	range M	A from NOM & MAX to range MIN - MAX. ADDED SD and SE	MAR2010	S.K.ILIEV
				<b>□</b>		E UPC	ATED b'	to be 0.20	MIN &	UPDATED b' to be 0.20 MIN & 0.23 NOM	SEP 2010	SKI
		v)	] S S	/ + le +								
TOP VIEW			ROTTOM VIEW	M VIEW				COMM	ON DIV	COMMON DIMENSIONS		
					SYMBOL	Z Z	MOM	MAX	NOTE	REMARK	ARK	
					٧	0.52	0.56	0.62	5	OVERALL PACKAGE HEIGHT	KAGE HEIGH	П
SEE DETAIL "A" —					A1	0.16	0.20	0.24		STANDOFF	JOFF	
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		V			A2	'	ī	0.38	9	PACKAGE 1	PACKAGE THICKNESS	
		5		4	D/E	1.94	1.97	2.00		X/Y DIE SIZE	E SIZE	
			9	0111110	D1/E1		1.60 BSC	3		X/Y END BALLS DISTANCE	S DISTANCE	
<u>)</u>					q	0.20	0.25	0.30	2	BALL DIAMETER	METER	
SIDE VIEW			3-D VIEWS	EWS	Θ		0.40 BSC	3		BALL PITCH	чтсн	
				<	SD/SE		00.00			CENTER BALL POSITION (OUTER ROW)	SITION (OUTE	ROW)
01010				<\[_	222	0		0.05	4	COPLANARITY	MARITY	
25x	<b>⊘</b>	$\bigcup_{i} \mathcal{G}_{i}$		25x Øb	NOTES:  1. ALL DIMENSIONS ARE IN MILLIMETERS. 2. DIMENSION "6" IS MEASURED AT THE MEDIAN DEPMACE OF THE MEDIAN OF	DTES: ALL DIMENSIONS ARI DIMENSION "b" IS ME	S ARE IN S MEASU	MILLIME RED AT	TERS. THE MA	NOTES: 1. ALL DIMENSIONS ARE IN MILLIMETERS. 2. DIMENSION" "B. MESURED AT THE MAXIMUM BALL DIAMETER, PARALLEL TO POINTAND DAY DAY." M. S. P.	ER, PARALL	EL 70
SEATING PLANE	- <b>4</b>		<u>,</u>		3. THE BAL	PRIMARY DATOM C. THE BALL "A1" CORNER M TOP PACKAGE STIRFACE	ORNER N	AUST BE	DENT	PRIMARY DATION C. 3. THE BALL "A1" CORNER MUST BE IDENTIFIED IN THE INDICATED AREA OF THE TOP PACKAGE SIREACE	ED AREA OF	HE.
DETAIL A			DETAIL	8	4. PRIMAR CROWN.	PRIMARY DATUM "C" AND SEATING PLANE A CROWNS OF THE CONTACT SOLDER BALLS.	A "C" AND	SEATIN CT SOLE	G PLAN	4. PRIMARY DATUM "C" AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE CONTACT SOLDER BALLS.	'HE SPHERIO	SAL
				1	5. DIMENSI HEAT SI	DIMENSION "A" DOES NOT INCLUD HEAT SINK OR CHIP CAPACITORS.	ODES NO	T INCLUI	DE ATT	DIMENSION "A" DOES NOT INCLUDE ATTACHED EXTERNAL FEATURES, SUCH AS HEAT SINK OR CHIP CAPACITORS.	EATURES, SU	JCH AS
	LAND P.	ATTERN	LAND PATTERN DIMENSIONS	SIONS		DIMENSION A(MAA) IS GIVE PACKAGE PROFILE HEIGHT.	ILE HEIG	HAT.	7 H	DINCINSION A(MAX) IS GIVEN FOR THE EXTREMELY THIN VARIATION OF THE PACKAGE PROFILE HEIGHT.	KIA I ON OF	별
<u>+</u>	SYMBOL	Z	MOM	MAX	o. DIMENS	NOIN AZ	INCLUDE	ES A DIE	COALIN	DIMENSION AZ INCLUDES A DIE COATING TRICKNESS.		
BALL A1	D1/E1		1.60	1	UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN MILLIMETERS	SPECIFIED	THIRD ANG	THIRD ANGLE PROJECTION		Note: For the most current package drawings,	ent package	drawings,
+ • • • + · · · · · · · · · · · · · · ·	p,	0.20	0.23	1	AND TOLERANCES DECIMAL	S ARE: ANGULAR	4	4	see	see the Microchip Packaging Specification at	aging Specif	cation at
	-e		0.40	1	XX ±0.1 XXX ±0.05 XXXX ±0.025	÷1	<del>)</del>		tt t	http://www.microchip.com/packaging	m/packaging	_
-  -	THE USER MAY MODIFY THE PCB LAND	IAY MODI	IFY THE P	CB LAND	INTERPRET DIM AND TOL PER ASME Y14.5M - 1994	D TOL PER 1994	NAME	DATE	Ħ	PACKAGE OUTLINE	OUTLINE	:
_ - -	ATTERN DI XPERIENCI	MENSION E AND/OF	VS, BASEL	PATTERN DIMENSIONS, BASED ON THEIR EXPERIENCE AND/OR PROCESS CAPABILITY	MATERIAL N/A		DRAWN	7/14/07		25 ball USe1, 0.40mm Pitch, e1=SAC Ball Matenal DSe1 = Die Size Package, or WLCSP	ch, e1=SACT	sall Matena .CSP
PCB LAN	PCB LAND PATTERN	<b>⊸</b> ,			FINISH N/A		CHECKED S.K.ILIEV	V 10/23/07	DWG NUMBER	мвек 25DSe1-2x2B-0.4P	.0.4P	REV E
					PRINT WITH "SCALE TO FIT" DO NOT SCALE DRAWING	E TO FITT	APPROVED S.K.ILIEV	V 10/24/07	SCALE 07 1:1	STD COMPLIANCE 1 MO-211	11	SHEET 1 OF 1




FIGURE 12-2: 25WLCSP, 1.95X1.95 TAPE AND REEL

FIGURE 12-3: 25WLCSP, 1.95X1.95 REEL DIMENSIONS




FIGURE 12-4: 25WLCSP, 1.95X1.95 TAPE SECTIONS




FIGURE 12-5: REFLOW PROFILE AND CRITICAL PARAMETERS FOR ROHS COMPLIANT SOLDER





FIGURE 12-6: PACKAGE MARKING



Note: The Family/Device Number for the USB3803 is "03".

# APPENDIX A: REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction
DS00001691D (02-17-20)	Table 10-1, "Absolute Maximum Ratings," on page 70	Added junction temperature information.
	Table 10-3, "25-BALL WLCSP PACKAGE THERMAL PARAMETERS," on page 71	Added package thermal parameters table.
DS00001691C (01-08-18)	Section 4.4.7, "Hub Mode Timing Diagram," on page 19	Updated the section with timing diagram and parameters included in the previous revision.
	All	Removed references to USB3803B and USB3803Bi revisions. Removed mentions of "(USB3803C Only)" in texts and graphics. Other minor text changes throughout.
DS00001691B (03-16-15)	Figure 12-1, "25WLCSP, 1.95x1.95mm Body, 0.4mm Pitch"	Package diagram updated.
	Section 10.6, "Dynamic Characteristics: Digital I/O Pins," on page 74	Changed RESET_N minimum active low pulse from 100μs to 1ms.
	FIGURE 12-6: Package marking on page 86	Added note under figure: "Note: The Family/Device Number for the USB3803 is "03"."
	Cover	Updated ESD bullet for consistency.
	Section 1.0, "General Description," on page 4	Added new section detailing differences between USB3803 family members, including functional revision B and C information.
	All	Simplified part number throughout document: "USB3803C" -> "USB3803" Added "(USB3803C Only)" caveats throughout document in sections specific to Bypass Mode.
DS00001691A replaces the previous SMSC version, Revision 1.1		

### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at <a href="www.microchip.com">www.microchip.com</a>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:


- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, for example, on pricing or delivery, refer to the factory or the listed sales office.



### Examples:

a) USB3803Ci-1-GL-TR
 Functional Revision C (Bypass Mode)
 Industrial temperature,
 25-Ball WLCSP
 Tape & Reel

Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. Reel size is 3,000.



NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
  knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
  Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2014-2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 9781522456278

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# Worldwide Sales and Service

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423

Fax: 972-818-2924 **Detroit** 

Novi, MI Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

**China - Nanjing** Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

**China - Shenyang** Tel: 86-24-2334-2829

**China - Shenzhen** Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

**China - Xian** Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301 **Korea - Seoul** Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

**Poland - Warsaw** Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **Sweden - Gothenberg** 

Tel: 46-31-704-60-40

Sweden - Stockholm

Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Microchip:

USB3803C-1-GL-TR USB3803CI-1-GL-TR