High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

General Description

In the Darwin family, the MAX32670/MAX32671 are ultralow-power, cost-effective, high-reliability 32-bit microcontrollers enabling designs with complex sensor processing without compromising battery life. They combine a flexible and versatile power management unit with the powerful Arm[®] Cortex[®]-M4 processor with a floating point unit (FPU). The MAX32670/MAX32671 also offer legacy designs an easy and cost optimal upgrade path from 8- or 16-bit microcontrollers.

The devices integrate up to 384KB of flash and 160KB of SRAM to accommodate application and sensor code. Error correction coding (ECC), capable of single error correction and double error detection (SEC-DED), is implemented over the entire flash, RAM, and cache to ensure ultra-reliable code execution for demanding applications. Additional features such as the two windowed watchdog timers with fully flexible and independent clocking have been added to further enhance reliable operation. Brownout detection ensures proper operation during powerdown/power-up events and unexpected supply transients.

Multiple high-speed peripherals such as 3.4MHz I²C, 50MHz SPI, and 4MBd UARTs are included to maximize communication bandwidth. In addition, a low-power UART is available for operation in the lowest power sleep modes to facilitate wakeup on activity without any loss of data. A total of six timers with I/O capability are provided, including two low-power timers to enable pulse counting, capture/ compare, and PWM generation even in the lowest power sleep modes. All of this capability is packaged in a tiny form factor: 5mm x 5mm, 40-pin TQFN-EP.

Applications

- Smart Sensor Controller
- Industrial Sensors
- Optical Communication Modules
- Secure Radio Modem Controller
- Battery-Powered Medical Devices
- System Housekeeping Controller
- Algorithm Coprocessor

Ordering Information appears at end of data sheet.

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

CoreMark is a registered trademark of EEMBC.

Motorola is a registered trademark of Motorola Trademark Holdings, LLC.


Benefits and Features

- High-Efficiency Microcontroller for Low-Power, High-Reliability Devices
 - Arm Cortex-M4 Core with FPU up to 100MHz
 - 384KB Flash Memory with Error Correction
 - 160KB SRAM (128KB with ECC Enabled), Optionally Preserved in Lowest Power Modes
 - 16KB Unified Cache with ECC
 - UART Bootloader
 - Dual- or Single-Supply Operation
 - Ultra-Low 0.9V to 1.1V V_{CORE} Supply Voltage
 - Internal LDO Operation from 1.7V to 3.6V Single Supply
 - Wide Operating Temperature: -40°C to +105°C
- Flexible Clocking Schemes
 - · Internal High-Speed 100MHz Oscillator
 - Internal Low-Power 7.3728MHz and Ultra-Low-Power 80kHz Oscillators
 - 16MHz to 32MHz Oscillator (External Crystal Required)
 - 32.768kHz Oscillator (External Crystal Required)
 - External Clock Input for the Core
 - External Clock Input for the LPUART and LPTMR
- Power Management Maximizes Uptime for Battery Applications
 - 44µA/MHz Active at 0.9V up to 12MHz
 - 50µA/MHz Active at 1.1V up to 100MHz
 - 2.6µA Full Memory Retention Power in BACKUP Mode at V_{DD} = 1.8V
 - 350nA Ultra-Low-Power RTC at V_{DD} = 1.8V
 - Wake from LPUART or LPTMR
- Optimal Peripheral Mix Provides Platform Scalability
 - Up to 31 General-Purpose I/O Pins
 - Up to Three SPI Master/Slave (up to 50MHz)
 - Up to Three 4-Wire UART (up to 4MBd)
 - One Low-Power UART (LPUART)
 - Up to Three I²C Master/Slave 3.4Mbps High Speed
 - 8-Channel Standard DMA Controller
 - Up to Four 32-Bit Timers (TMR)
 - Up to Two Low-Power 32-Bit Timers (LPTMR)
 - Two Windowed Watchdog Timers
 - One I²S Slave for Digital Audio Interface
- Security and Integrity
 - Available Secure Boot
 - AES 128/192/256 Hardware Acceleration Engine
 - TRNG Compliant to SP800-90B
 - 32-Bit CRC Acceleration Engine



High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Simplified Block Diagram



High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

TABLE OF CONTENTS

General Description
Applications
Benefits and Features
Simplified Block Diagram
Absolute Maximum Ratings
Package Information
40 TQFN-EP
Electrical Characteristics
Electrical Characteristics—SPI
Electrical Characteristics—I ² C
Electrical Characteristics—I ² S Slave
Pin Configuration
40 TQFN
Pin Description
Detailed Description
MAX32670/MAX32671
Arm Cortex-M4 Processor with FPU Engine
Memory
Internal Flash Memory
Internal SRAM
Clocking Scheme
General-Purpose I/O and Special Function Pins
Standard DMA Controller
Power Management
Power Management Unit
ACTIVE Mode
SLEEP Mode
DEEPSLEEP Mode
BACKUP Mode
STORAGE Mode
Real-Time Clock
Windowed Watchdog Timer (WWDT)
32-Bit Timer/Counter/PWM (TMR, LPTMR)
Serial Peripherals
I ² C Interface (I2C)
Serial Peripheral Interface (SPI)
I ² S Interface (I2S)
UART (UART, LPUART)

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

TABLE OF CONTENTS (CONTINUED)

Security	42
AES	42
True Random Number Generator (TRNG)	42
CRC Module	42
Bootloader	42
Secure Boot.	43
Debug and Development Interface (SWD)	43
Applications Information	44
Bypass Capacitors	
Bootloader Activation	
Ordering Information	
Revision History	45

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

LIST OF FIGURES

Figure 1. Power-Supply Operational Modes	. 28
Figure 2. SPI Master Mode Timing Diagram	. 29
Figure 3. SPI Slave Mode Timing Diagram	. 29
Figure 4. I ² C Timing Diagram	. 30
Figure 5. I ² S Timing Diagram	. 30
Figure 6. Clocking Scheme	. 36

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

LIST OF TABLES

Table 1. BACKUP Mode RAM Retention	38
Table 2. Timer Configuration Options	39
Table 3. SPI Configuration Options	41
Table 4. UART Configuration Options.	42
Table 5. Bootloader Activation Summary	44

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Absolute Maximum Ratings

(All voltages with respect to VSS, unless oth	erwise noted.)
V _{CORE}	0.3V to +1.21V
V _{DD}	
32KIN, 32KOUT, HFXIN, HFXOUT	-0.3V to V _{DD} + 0.3V
RSTN, GPIO	
Total Current into All GPIO Combined (sink)	100mA
V _{SS}	100mA
Output Current (sink) by Any GPIO Pin	25mA

	Output Current (source) by Any GPIO Pin										
Continuous Package Power Dissipation 40 TQFN-EP (multilayer											
board) $T_A = +70^{\circ}C$ (derate 35.7mW/°C above											
+70°C)						7.10mW					
Operating	+70°C)2857.10mW Operating Temperature Range40°C to +105°C										
Storage 7	Tempe	erature	e Range		65°C to	+150°C					
Soldering	Temp	peratu	ire (reflow)		+260°C					

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

40 TQFN-EP

Package Code	T4055+1
Outline Number	21-0140
Land Pattern Number	<u>90-0016</u>
Thermal Resistance, Single-Layer Board:	
Junction to Ambient (θ_{JA})	45°C/W
Junction to Case (θ_{JC})	2°C/W
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ_{JA})	28°C/W
Junction to Case (θ_{JC})	2°C/W

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

Electrical Characteristics

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
POWER / BOTH SINGLE	-SUPPLY OPER	ATION AND DUAL	-SUPPLY OPERATION	•			
Supply Voltage	V _{DD}			1.71	1.8	3.63	V
Supply Voltage, Core			OVR = [00]	0.855	0.9	0.945	
		Dual-supply operation E	OVR = [01]	0.95	1.0	1.05	V
	V _{CORE}		Default OVR = [10]	1.045	1.1	1.155	
			No power supply connection for single supply operation		_		
Power-Fail Reset Voltage		Monitors V _{DD}	Monitors V _{DD}			1.71	
	V _{RST}	Monitors V _{CORE} operation	during dual-supply	0.77		0.845	V

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		Monitors V _{DD}		1.4		
Power-on Reset Voltage	V _{POR}	Monitors V _{CORE} during dual-supply operation	0.65		V	

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
POWER / SINGLE-SUPP	LY OPERATION	I (V _{DD} ONLY)					
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 100MHz		64.5		
V _{DD} Current ACTIVE Mode		pin, V _{DD} = 3.3V, CPU in ACTIVE mode, executing CoreMark [®] , ECC disabled, inputs	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		62.5		
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		59.5		
	DD_DACTS Mode, executing CoreMark, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA Dynamic, IPO enabled, total	enabled, total	OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 100MHz		64.2		
		pin, V _{DD} = 1.8V, CPU in ACTIVE mode, executing CoreMark, ECC	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		62.1		μA/MHz
		outputs source/sink	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		59.1		
			OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 100MHz		49.4		
		pin, V _{DD} = 3.3V, CPU in ACTIVE mode, executing While(1), ECC disabled, inputs	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		47		
	disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		44.1			

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS			
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 100MHz		49.3					
		pin, V _{DD} = 1.8V, CPU in ACTIVE mode, executing While(1), ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		46.7		-			
			OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		44.1					
		Fixed, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V		796					
		pin, V_{DD} = 3.3V, CPU in ACTIVE mode 0MHz	CPU in ACTIVE mode 0MHz	CPU in ACTIVE mode 0MHz	CPU in ACTIVE mode 0MHz	OVR = [01], internal regulator set to 1.0V		647		
			execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V		475				
	IDD_FACTS	Fixed, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V		762		μA			
		pin, V_{DD} = 1.8V, CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	CPU in ACTIVE mode 0MHz	OVR = [01], internal regulator set to 1.0V		620				
			OVR = [00], internal regulator set to 0.9V		450					

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
		Dynamic, IPO enabled, total	OVR = [10], internal regulator set to 1.1V		39.2		
V _{DD} Current SLEEP Mode IDD_DSLPS		current into V_{DD} pin, V_{DD} = 3.3V, CPU in SLEEP mode, ECC disabled, standard DMA with two	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		37.5		
		channels active, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		36.1		μA/MHz
		Dynamic, IPO enabled, total current into V_{DD} pin, $V_{DD} = 1.8V$, CPU in SLEEP mode, ECC disabled, standard DMA with two channels active, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA Dynamic, IPO enabled, total current into V_{DD} pin, $V_{DD} = 3.3V$, CPU in SLEEP mode, ECC disabled, DMA disabled, inputs	OVR = [10], internal regulator set to 1.1V, f _{SYS_CLK(MAX)} = 100MHz		39.2		
	IDD_DSLPS		OVR = [01], internal regulator set to 1.0V, f _{SYS_CLK(MAX)} = 50MHz		37.5		
			OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		36.4		
			OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 100MHz		21.1		
			OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		19		-
	tied to V _{SS} or V _{DD}	outputs source/sink	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		17.2		

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS		
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 100MHz		21.2				
		CPU in SLEEP mode, ECC disabled, DMA disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		19.1		-		
			OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		17.3		-		
		Fixed, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V		796				
		pin, V _{DD} = 3.3V, CPU in SLEEP mode, ECC	CPU in SLEEP mode, ECC	CPU in SLEEP	OVR = [01], internal regulator set to 1.0V		647		
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V		475				
	IDD_FSLPS	Fixed, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V		762		Aμ		
		pin, V _{DD} = 1.8V, CPU in SLEEP mode, ECC displad inputs	OVR = [01], internal regulator set to 1.0V		620				
		outputs source/sink inte	OVR = [00], internal regulator set to 0.9V		450				
		Standby state with	V _{DD} = 3.3V	4.0					
V _{DD} Fixed Current, DEEPSLEEP Mode	IDD_FDSLS	full data retention	V _{DD} = 1.8V		3.6		μA		

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
			0KB SRAM retained, retention regulator disabled		0.32		
			20KB SRAM retained		1.04		
		V _{DD} = 3.3V, RTC disabled	40KB SRAM retained		1.37		
			80KB SRAM retained		1.90		
V _{DD} Fixed Current,			160KB SRAM retained		2.84		
BACKUP Mode	IDD_FBKUS	V _{DD} = 1.8V, RTC disabled	0KB SRAM retained, retention regulator disabled		0.11		μΑ
			20KB SRAM retained		0.77		
			40KB SRAM retained		1.14		
			80KB SRAM retained		1.68		
			160KB SRAM retained		2.64		
V _{DD} Fixed Current,	I	V _{DD} = 3.3V			0.362		
STORAGE Mode	IDD_FSTOS	V _{DD} = 1.8V			0.075		μA
SLEEP Mode Resume Time	tSLP_ONS				2.1		μs
DEEPSLEEP Mode	t	fast_wk_en = 1			89		
Resume Time	^t DSL_ONS	 fast_wk_en = 0			129		μs
BACKUP Mode Resume Time	^t BKU_ONS	Includes system init execution time	ialization and ROM		1.25		ms
STORAGE Mode Resume Time	^t STO_ONS	Includes system init execution time	ialization and ROM		1.5		ms

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
POWER / DUAL-SUPPLY	OPERATION (/ _{DD} AND V _{CORE})	·				
I _{CORE}		Dynamic, IPO enabled, total current into V _{CORE}	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 100MHz		63.7		
		pin, CPU in ACTIVE mode, executing CoreMark, ECC disabled inputs	OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 50MHz		61.9 59.4		
		tied to V_{SS} or V_{DD} , C outputs source/sink = 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 12MHz			μΑ/MHz	
	e c p A e E iii c	Dynamic, IPO enabled, total current into V _{CORE} pin, CPU in ACTIVE mode, executing While(1), ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 100MHz		48.9		
V _{CORE} Current, ACTIVE Mode			OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 50MHz		46.6		
			OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 12MHz		44.5		
		Fixed, IPO enabled, total	OVR = [10], V _{CORE} = 1.1V		362		
		current into V _{CORE} pin, CPU in	OVR = [01], V _{CORE} = 1.0V		217		
	ICORE_FACTD	ACTIVE mode OMHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V		109		μΑ

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], f _{SYS_CLK(MAX)} = 100MHz		0.51		
		pin, V _{DD} = 3.3V, CPU in ACTIVE mode, executing CoreMark, ECC	OVR = [01], f _{SYS_CLK(MAX)} = 50MHz		0.51		
		disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], f _{SYS_CLK(MAX)} = 12MHz		0.51		
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], f _{SYS_CLK(MAX)} = 100MHz		0.23		
V _{DD} Current, ACTIVE	pin, V _{DD} = 1.8V, CPU in ACTIVE mode, executing CoreMark, ECC	OVR = [01], fsys_clk(MAX) = 50MHz		0.23			
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], fsys_clk(max) = 12MHz		0.23		- µA/MHz
Mode	IDD_DACTD	Dynamic, IPO enabled, total current into V_{DD} pin, V_{DD} = 3.3V, CPU in ACTIVE mode, executing	OVR = [10], f _{SYS_CLK(MAX)} = 100MHz		0.51		μ ^ν υ τι 12
			CPU in ACTIVE	OVR = [01], f _{SYS_CLK(MAX)} = 50MHz		0.51	
		disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink OmA	OVR = [00], ^f SYS_CLK(MAX) = 12MHz		0.51		
	Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], f _{SYS_CLK(MAX)} = 100MHz		0.23			
		pin, V_{DD} = 1.8V, CPU in ACTIVE mode, executing	OVR = [01], f _{SYS_CLK(MAX)} = 50MHz		0.23		
		While(1), ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	While(1), ECC – disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink	OVR = [00], ^f SYS_CLK(MAX) = 12MHz		0.23	

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS		
		IDD_FACTD enabled, total = CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs 0mA tied to V _{SS} or V _{DD} , Fixed, IPO 0 enabled, total = CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs 0mA fixed, IPO CPU in ACTIVE mode 0MHz execution, V _{DD} = 1.8V, = CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs	OVR = [10], V _{CORE} = 1.1V		367				
			OVR = [01], V _{CORE} = 1.0V		367				
			TD $\begin{array}{c} \mbox{mode 0MHz} \\ \mbox{execution, ECC} \\ \mbox{disabled, inputs} \\ \mbox{tied to V}_{SS} \mbox{ or V}_{DD,} \\ \mbox{outputs source/sink} \\ \mbox{OmA} \\ \hline \mbox{Fixed, IPO} \\ \mbox{enabled, total} \\ \mbox{current into V}_{DD} \\ \mbox{pin, V}_{DD} = 1.8V, \\ \end{array}$	mode 0MHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink	OVR = [00], V _{CORE} = 0.9V		307		
	IDD_FACTD			OVR = [10], V _{CORE} = 1.1V		350		μA	
				pin, V _{DD} = 1.8V,	pin, $V_{DD} = 1.8V$, = 1	OVR = [01], V _{CORE} = 1.0V		350	
			OVR = [00], V _{CORE} = 0.9V		290				

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
V _{CORE} Current, SLEEP		Dynamic, IPO enabled, total current into V _{CORE}	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 100MHz		39.2		
		pin, CPU in SLEEP mode, ECC disabled, standard DMA with two channels active,	OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 50MHz		37.5		
		inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 12MHz		37		
		Dynamic, IPO enabled, total current into V _{CORE} pin, CPU in SLEEP mode, ECC disabled, DMA disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 100MHz		21.1	μΑ/MHz	
Mode			OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 50MHz		19.2		
			OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 12MHz		17.9		
		Fixed, IPO enabled, total	OVR [10], V _{CORE} = 1.1V		362		
	ICORE_FSLPD	current into V _{CORE} pin, CPU in SLEEP	OVR [01], V _{CORE} = 1.0V		217		
		mode, ECC disabled, inputs tied to V _{SS} or V _{DD} ,	OVR [00], V _{CORE} = 0.9V		109		- μΑ

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN TYP	MAX	UNITS
		Dynamic, IPO enabled, total current into V _{DD} pin, V _{DD} = 3.3V,	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 100MHz	0.001		
V _{DD} Current, SLEEP Mode		CPU in SLEEP mode, ECC disabled, standard DMA with two	OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 50MHz	0.001		
		channels active, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 12MHz	0.001		
	IDD_DSLPD	Dynamic, IPO enabled, total current into V _{DD} pin, V _{DD} = 1.8V,	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 100MHz	0.001		– μA/MHz
	CPU in SLEEP mode, ECC disabled, standard DMA with two channels active, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 50MHz	0.001	1		
		inputs tied to V_{SS} or V_{DD} , outputs	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 12MHz	0.001		
		enabled, total = 1. current into V_{DD} OVF	OVR = [10], V _{CORE} = 1.1V	367		
			OVR = [01], V _{CORE} = 1.0V	367		
IDD_FSLI		mode, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V	307		
	'DD_FSLPD	Fixed, IPO enabled, total	OVR = [10], V _{CORE} = 1.1V	350		- μΑ
		current into V_{DD} pin, V_{DD} = 1.8V, CPU in SLEEP	OVR = [01], V _{CORE} = 1.0V	350		
		CPU in SLEEP mode, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA		290		

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
		V _{DD} = 3.3V, V _{CORE} = 1.1V				
V _{CORE} Fixed Current,	ICORE FDSLP	V _{DD} = 3.3V, V _{CORE} = 0.855V	3.8			
DEEPSLEEP Mode	D	V _{DD} = 1.8V, V _{CORE} = 1.1V		10		μA
		V _{DD} = 1.8V, V _{CORE} = 0.855V		3.8		
		V _{DD} = 3.3V, V _{CORE} = 1.1V		0.34		
V _{DD} Fixed Current,		V _{DD} = 3.3V, V _{CORE} = 0.855V 0.34				
DEEPSLEEP Mode	IDD_FDSLPD	V _{DD} = 1.8V, V _{CORE} = 1.1V 0.08			μA	
		V _{DD} = 1.8V, V _{CORE} = 0.855V		0.08		

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS						
			V _{DD} = 3.3V, V _{CORE} = 1.1V		0.225								
		0KB SRAM retained, RTC	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.13								
		disabled, retention regulator disabled	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.23								
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.14								
			V _{DD} = 3.3V, V _{CORE} = 1.1V		1.256								
		20KB SRAM	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.507								
		retained with RTC disabled	V _{DD} = 1.8V, V _{CORE} = 1.1V		1.256								
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.507		-						
		40KB SRAM retained with RTC disabled	V _{DD} = 3.3V, V _{CORE} = 1.1V		2.243								
CORE Fixed Current,			V _{DD} = 3.3V, V _{CORE} = 0.855V		0.877								
ACKUP Mode	CORE_FBKUD								V _{DD} = 1.8V, V _{CORE} = 1.1V		2.243		- μΑ
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.877								
			V _{DD} = 3.3V, V _{CORE} = 1.1V		3.97								
		80KB SRAM	V _{DD} = 3.3V, V _{CORE} = 0.855V		1.49								
		retained with RTC disabled	V _{DD} = 1.8V, V _{CORE} = 1.1V		3.97								
			V _{DD} = 1.8V, V _{CORE} = 0.855V		1.49								
			V _{DD} = 3.3V, V _{CORE} = 1.1V		7.22								
		160KB SRAM	V _{DD} = 3.3V, V _{CORE} = 0.855V		2.61								
		disabled	disabled	disabled	retained with RTC		disabled	disabled with RTC	V _{DD} = 1.8V, V _{CORE} = 1.1V		7.22		
			V _{DD} = 1.8V, V _{CORE} = 0.855V		2.61								

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS					
			V _{DD} = 3.3V, V _{CORE} = 1.1V		0.34							
		0KB SRAM retained with RTC	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.34							
		disabled, retention regulator disabled	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.12							
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.12							
			V _{DD} = 3.3V, V _{CORE} = 1.1V		0.32							
		20KB SRAM	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.32							
		retained with RTC disabled	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.108							
		V _{DD} = 1.8V, V _{CORE} = 0.855V		0.108								
		V _{DD} = 3.3V, V _{CORE} = 1.1V		0.32								
V _{DD} Fixed Current,		40KB SRAM retained with RTC disabled	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.108							
BACKUP Mode	IDD_FBKUD							V _{DD} = 1.8V, V _{CORE} = 1.1V		0.108		- μΑ
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.108							
			V _{DD} = 3.3V, V _{CORE} = 1.1V		0.32							
		80KB SRAM retained with RTC	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.32							
		disabled	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.108							
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.108							
		V _{DD} = 3.3V, V _{CORE} = 1.1V		0.32								
	160KB SRAM	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.32								
	retained with RTC disabled	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.108								
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.108							

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
		V _{DD} = 3.3V, V _{CORE} = 1.1V		0.226			
V _{CORE} Fixed Current,		V _{DD} = 3.3V, V _{CORE} = 0.855V		0.112		1 .	
STORAGE Mode	ICORE_FSTOD	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.226		- μΑ	
		V _{DD} = 1.8V, V _{CORE} = 0.855V		0.112		1	
		V _{DD} = 3.3V; V _{CORE} = 1.1V		0.335			
V _{DD} Fixed Current,		V _{DD} = 3.3V; V _{CORE} = 0.855V		0.335		1 .	
STORAGE Mode	IDD_FSTOD	V _{DD} = 1.8V; V _{CORE} = 1.1V		0.085		- μΑ	
		V _{DD} = 1.8V; V _{CORE} = 0.855V		0.085]	
SLEEP Mode Resume Time	^t SLP_OND			2.1		μs	
DEEPSLEEP Mode		fast_wk_en = 1		81			
Resume Time	^t DSL_OND	fast_wk_en = 0		129		- µs	
BACKUP Mode Resume Time	^t BKU_OND	Includes system initialization and ROM execution time		1.25		ms	
STORAGE Mode Resume Time	^t STO_OND	Includes system initialization and ROM execution time		1.5		ms	
GENERAL-PURPOSE I/C)	·				•	
Input Low Voltage for All GPIO, RSTN	V _{IL_GPIO}	Pin configured as GPIO			0.3 × V _{DD}	V	
Input High Voltage for All GPIO, RSTN	VIH_GPIO	Pin configured as GPIO	0.7 × V _{DD}			V	
		V _{DD} = 1.71V, I _{OL} = 1mA, DS[1:0] = 00 (Note 1)		0.2	0.4		
Output Low Voltage for All GPIO Except P0.6,		V _{DD} = 1.71V, I _{OL} = 2mA, DS[1:0] = 10 (Note 1)		0.2	0.4		
P0.7, P0.12, P0.13, P0.18, and P0.19	VOL_GPIO	V _{DD} = 1.71V, I _{OL} = 4mA, DS[1:0] = 01 (Note 1)		0.2	0.4		
		V _{DD} = 1.71V, I _{OL} = 6mA, DS[1:0] = 11 (Note 1)		0.2	0.4	-	
Output Low Voltage for		V _{DD} = 1.71V, I _{OL} = 2mA, DS = 0 (Note 1)		0.2	0.4		
GPIO P0.6, P0.7, P0.12, P0.13, P0.18, and P0.19	V _{OL_I2C}	V _{DD} = 1.71V, I _{OL} = 10mA, DS = 1 (Note 1)		0.2	0.4	V	
		V _{DD} = 1.71V, I _{OH} = 1mA, DS[1:0] = 00 (Note 1)	V _{DD} - 0.4				
Output High Voltage for All GPIO Except P0.6, P0.7, P0.12, P0.13, P0.18, and P0.19		V _{DD} = 1.71V, I _{OH} = 2mA, DS[1:0] = 10 (Note 1)	V _{DD} - 0.4				
	Voh_gpio	V _{DD} = 1.71V, I _{OH} = 4mA, DS[1:0] = 01 (Note 1)	V _{DD} - 0.4				
		V _{DD} = 1.71V, I _{OH} = 6mA, DS[1:0] = 11 (Note 1)	V _{DD} - 0.4			1	

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage for GPIO P0.6, P0.7, P0.12,	Managar	V _{DD} = 1.71V, I _{OH} = 2mA, DS = 0 (Note 1)	V _{DD} - 0.4			v
P0.13, P0.18, and P0.19	V _{OH_I2C}	V _{DD} = 1.71V, I _{OH} = 10mA, DS = 1 (Note 1)	V _{DD} - 0.4			
Combined I _{OL} , All GPIO	IOL_TOTAL				100	mA
Combined I _{OH} , All GPIO	IOH_TOTAL		-100			mA
Input Hysteresis (Schmitt)	V _{IHYS}			300		mV
Input/Output Pin Capacitance for All Pins	C _{IO}			4		pF
Input Leakage Current Low	IIL	V _{IN} = 0V, internal pullup disabled	-500		+500	nA
Input Leakage Current High	Iн	V _{IN} = 3.6V, internal pulldown disabled	-500		+500	nA
Input Pullup Resistor to	D	Pullup to V_{DD} = V_{RST} , RSTN at V_{IH}		18.7		kΩ
RSTN	R _{PU_VDD}	Pullup to V_{DD} = 3.63V, RSTN at V_{IH}		10.0		K12
Input Pullup Resistor for	Devi	Device pin configured as GPIO, pullup to V_{DD} = V_{RST} , device pin at V_{IH}		18.7		kΩ
All GPIO	R _{PU}	Device pin configured as GPIO, pullup to V_{DD} = 3.63V, device pin at V_{IH}		10.0		
Input Pulldown Resistor	D	Device pin configured as GPIO, pulldown to V_{SS} , V_{DD} = V_{RST} , device pin at V_{IL}		17.6	17.6	kΩ
for All GPIO	R _{PD}	Device pin configured as GPIO, pulldown to V_{SS} , V_{DD} = 3.63V, device pin at V_{IL}		8.8		K12
CLOCKS						
System Clock Frequency	fsys_clk				100	MHz
System Clock Period	^t SYS_CLK			1/ ^f sys_cl K		μs
Internal Primary Oscillator (IPO)	f _{IPO}	Default OVR = [10]		100		MHz
External RF Oscillator (XRFO)	fxrfo	Required crystal characteristics: C _L = $12pF$, ESR $\leq 50\Omega$, C ₀ $\leq 7pF$, temperature stability ±20ppm, initial tolerance ±20ppm	16		32	MHz
Internal Baud Rate Oscillator (IBRO)	fibro			7.3728		MHz
Internal Nano-Ring Oscillator (INRO)	finro	Measured at V _{DD} = 1.8V		70		kHz
External RTC Oscillator (XRTCO)	^f XRTCO	32.768kHz watch crystal, C _L = 6pF, ESR < 90k Ω , C ₀ < 2pF		32.768		kHz
RTC Operating Current	I _{RTC}	All power modes, RTC enabled		0.35		μA

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics (continued)

(Limits are 100% tested at $T_A = +25^{\circ}$ C and $T_A = +105^{\circ}$ C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
RTC Power-Up Time	tRTC_ON			250		ms		
External Clock Input	f	EXT_CLK1 selected			50	MHz		
Frequency	fext_clk	EXT_CLK2 selected			1			
FLASH MEMORY								
Flash Erase Time	t _{M_ERASE}	Mass erase		30		ms		
	^t P_ERASE	Page erase		30		1115		
Flash Programming Time per Word	t _{PROG}	32-bit programming mode, f _{FLC_CLK} = 1MHz		42		μs		
Flash Endurance			10			kcycles		
Data Retention	t _{RET}	T _A = +125°C	10			years		

Electrical Characteristics—SPI

(Timing specifications are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MASTER MODE			I			•
SPI Master Operating Frequency	fмск	f _{SYS_CLK} = 100MHz, f _{MCK(MAX)} = f _{SYS_CLK} /2			50	MHz
SPI Master SCK Period	t _{MCK}			1/f _{MCK}		ns
SCK Output Pulse- Width High/Low	t _{MCH} , t _{MCL}		t _{MCK} /2			ns
MOSI Output Hold Time After SCK Sample Edge	^t мон		t _{MCK} /2			ns
MOSI Output Valid to Sample Edge	t _{MOV}		t _{MCK} /2			ns
MOSI Output Hold Time After SCK Low Idle	t _{MLH}			t _{MCK} /2		ns
MISO Input Valid to SCK Sample Edge Setup	t _{MIS}			5		ns
MISO Input to SCK Sample Edge Hold	t _{МІН}			t _{MCK} /2		ns
SLAVE MODE						
SPI Slave Operating Frequency	fsck				50	MHz
SPI Slave SCK Period	t _{SCK}			1/f _{SCK}		ns
SCK Input Pulse-Width High/Low	t _{SCH} , t _{SCL}			t _{SCK} /2		ns
SSx Active to First Shift Edge	tSSE			10		ns

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics—SPI (continued)

(Timing specifications are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MOSI Input to SCK Sample Edge Rise/Fall Setup	tsis			5		ns
MOSI Input from SCK Sample Edge Transition Hold	tsiн			1		ns
MISO Output Valid After SCLK Shift Edge Transition	tsov			5		ns
SCK Inactive to SSx Inactive	tssd			10		ns
SSx Inactive Time	t _{SSH}			1/f _{SCK}		μs
MISO Hold Time After SSx Deassertion	^t SLH			10		ns

Electrical Characteristics—I²C

(Timing specifications are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STANDARD MODE			I			
Output Fall Time	tOF	Standard mode, from $V_{IH(MIN)}$ to $V_{IL(MAX)}$		150		ns
SCL Clock Frequency	f _{SCL}		0		100	kHz
Low Period SCL Clock	t _{LOW}		4.7			μs
High Time SCL Clock	thigh		4.0			μs
Setup Time for Repeated Start Condition	^t SU;STA		4.7			μs
Hold Time for Repeated Start Condition	^t HD;STA		4.0			μs
Data Setup Time	t _{SU;DAT}			300		ns
Data Hold Time	t _{HD;DAT}			10		ns
Rise Time for SDA and SCL	t _R			800		ns
Fall Time for SDA and SCL	t _F			200		ns
Setup Time for a Stop Condition	^t su;sto		4.0			μs
Bus Free Time Between a Stop and Start Condition	tBUS		4.7			μs
Data Valid Time	t _{VD;DAT}		3.45			μs
Data Valid Acknowledge Time	t _{VD;ACK}		3.45			μs

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics—I²C (continued)

(Timing specifications are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
FAST MODE		-	L.			
Output Fall Time	t _{OF}	From V _{IH(MIN)} to V _{IL(MAX)}		150		ns
Pulse Width Suppressed by Input Filter	t _{SP}			75		ns
SCL Clock Frequency	f _{SCL}		0		400	kHz
Low Period SCL Clock	t _{LOW}		1.3			μs
High Time SCL Clock	thigh		0.6			μs
Setup Time for Repeated Start Condition	t _{SU;STA}		0.6			μs
Hold Time for Repeated Start Condition	t _{HD;STA}		0.6			μs
Data Setup Time	t _{SU;DAT}			125		ns
Data Hold Time	thd;dat			10		ns
Rise Time for SDA and SCL	t _R			30		ns
Fall Time for SDA and SCL	t _F			30		ns
Setup Time for a Stop Condition	t _{SU;STO}		0.6			μs
Bus Free Time Between a Stop and Start Condition	t _{BUS}		1.3			μs
Data Valid Time	t _{VD;DAT}		0.9			μs
Data Valid Acknowledge Time	t _{VD;ACK}		0.9			μs
FAST MODE PLUS						
Output Fall Time	t _{OF}	From V _{IH(MIN)} to V _{IL(MAX)}		80		ns
Pulse Width Suppressed by Input Filter	t _{SP}			75		ns
SCL Clock Frequency	f _{SCL}		0		1000	kHz
Low Period SCL Clock	t _{LOW}		0.5			μs
High Time SCL Clock	thigh		0.26			μs
Setup Time for Repeated Start Condition	^t SU;STA		0.26			μs
Hold Time for Repeated Start Condition	t _{HD;STA}		0.26			μs
Data Setup Time	^t SU;DAT			50		ns
Data Hold Time	t _{HD;DAT}			10		ns
Rise Time for SDA and SCL	t _R			50		ns

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics—I²C (continued)

(Timing specifications are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Fall Time for SDA and SCL	t _F			30		ns
Setup Time for a Stop Condition	tsu;sto		0.26			μs
Bus Free Time Between a Stop and Start Condition	t _{BUS}		0.5			μs
Data Valid Time	t _{VD;DAT}		0.45			μs
Data Valid Acknowledge Time	t _{VD;ACK}		0.45			μs

Electrical Characteristics—I²S Slave

(Timing specifications are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Bit Clock Frequency	f BCLK	96kHz LRCLK frequency			3.072	MHz
BCLK High Time	twbclkh			0.5		1/f _{BCLK}
BCLK Low Time				0.5		1/f _{BCLK}
LRCLK Setup Time	^t LRCLK_BLCK			25		ns
Delay Time, BCLK to SD (Output) Valid	^t BCLK_SDO			12		ns
Setup Time for SD (Input)	tsu_sdi			6		ns
Hold Time SD (Input)	^t HD_SDI			3		ns

GPIO Drive Srength: Note 1: When using a GPIO bias voltage of 2.97V, the drive current capability of the GPIO is 2x that of its drive strength when using a GPIO bias voltage of 1.71V.

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT




Figure 1. Power-Supply Operational Modes

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT




Figure 2. SPI Master Mode Timing Diagram




Figure 3. SPI Slave Mode Timing Diagram

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT




Figure 4. I²C Timing Diagram





Figure 5. I²S Timing Diagram

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Pin Configuration

40 TQFN



Pin Description

			Fl		DE					
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION			
POWE	POWER (See the <u>Applications Information</u> section for bypass capacitor recommendations.)									
40	V _{CORE}	_	_	_	_	_	Digital Power-Supply Input. Bypass with 100nF to V _{SS} and 1 μ F with 10m Ω to 150m Ω ESR to V _{SS} .			
32	V _{REG1}	_	_	_	_	_	Bypass with 4.7nF to V _{SS} . Do not connect this device pin to any other external circuitry.			
37	V _{DD}	_	_	_	_	_	Power-Supply Input. Bypass with 100nF to V_{SS} and 1µF with 10m Ω to 150m Ω ESR to V_{SS} .			
36	V _{SS}	—	—	—	—	—	Digital Ground			

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

40 TQFN

			F	UNCTION MOI	DE		
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
RESE	T AND CONT	ROL					
35	RSTN		_				Active-Low, External System Reset Input. The device remains in reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a POR reset (resetting all logic on all supplies except for real-time clock circuitry) and begins execution. This pin has an internal pullup to the V _{DD} supply.
CLOCI	ĸ		1				
38	32KOUT	_	_	_	_	_	32kHz Crystal Oscillator Output. Refer to the <u>MAX32670/MAX32671</u> <u>User Guide</u> for determination of the required external stability capacitors.
39	32KIN	_	_	_	_	_	32kHz Crystal Oscillator Input. Connect a 32kHz crystal between 32KIN and 32KOUT for RTC operation. Refer to the <u>MAX32670/</u> <u>MAX32671 User Guide</u> for determination of the required external stability capacitors. Optionally, this pin can be configured as the input for an external CMOS- level clock source.
33	HFXIN	_	_	_	_		RF Crystal Oscillator Input. Connect the crystal between HFXIN and HFXOUT. Optionally, this pin can be configured as the input for an external square-wave source. See the <u>Electrical Characteristics</u> table for details of the crystal requirements.
34	HFXOUT	_	_	_	_	_	RF Crystal Oscillator Output. Connect the crystal between HFXIN and HFXOUT. See the <u>Electrical</u> <u>Characteristics</u> table for details of the crystal requirements.
GPIO A	AND ALTER	NATE FUNCT	ION (See the A	Applications In	nformation sec	tion for GPIC	and Alternate Function Matrices.)
4	P0.0	P0.0	SWDIO	_	TMR0C_IA	_	Single-Wire Debug I/0; Timer 0 Port Map C Input. This device pin also controls the behavior of the device when exiting a reset event. See <u>Applications Information</u> for details.
5	P0.1	P0.1	SWDCLK	_	TMR0C_O	—	Single-Wire Debug Clock; Timer 0 Port Map C Output

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

40 TQFN

			Fl				
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
6	P0.2	P0.2	SPI0_MISO	UART1B_R X	TMR1C_IA	_	SPI0 Master In Slave Out; UART 1 Port Map B Rx; Timer 1 Port Map C Input
7	P0.3	P0.3	SPI0_MOSI	UART1B_T X	TMR1C_OA	_	SPI0 Master Out Slave In; UART 1 Port Map B Tx; Timer 1 Port Map C Output
8	P0.4	P0.4	SPI0_SCK	UART1B_C TS	TMR2C_IA	_	SPI0 Serial Clock; UART 1 Port Map B CTS; Timer 2 Port Map C Input
9	P0.5	P0.5	SPI0_SS0	UART1B_R TS	TMR2C_OA	DIV_CLK_ OUTA	SP0 Slave Select 0; UART 1 Port Map B RTS; Timer 2 Port Map C Output; Divided Clock Output Port Map A
10	P0.6	P0.6	I2C0_SCL	LPTMR0B_I A	TMR3C_IA	_	I2C0 Serial Clock; Low-Power Timer 0 Port Map B Input; Timer 3 Port Map C Input
11	P0.7	P0.7	I2C0_SDA	LPTMR0B_ OA	TMR3C_OA		I2C0 Serial Data; Low-Power Timer 0 Port Map B Output; Timer 3 Port Map C Output
20	P0.8	P0.8	UART0A_R X	12S0_SDO	TMR0C_IA	_	UART 0 Port Map A Rx; I2S0 Serial Data Output; Timer 0 Port Map C Input. This device pin also controls the behavior of the device when exiting a reset event. See <u>Applications Information</u> for details.
21	P0.9	P0.9	UART0A_T X	I2S0_LRCL K	TMR0C_OA	_	UART 0 Port Map A Tx; I2S0 Left/ Right Clock; Timer 0 Port Map C Output
22	P0.10	P0.10	UARTOA_C TS	I2S0_BCLK	TMR1C_IA	DIV_CLK_ OUTB	UART 0 Port Map A CTS; I2S0 Bit Clock; Timer 1 Port Map C Input; Divided Clock Output Port Map B
23	P0.11	P0.11	UARTOA_R TS	I2S0_SDI	TMR1C_OA		UART 0 Port Map A RTS; I2S0 Serial Data Input; Timer 1 Port Map C Output
24	P0.12	P0.12	I2C1_SCL	EXT_CLK2	TMR2C_IA	EXT_CLK1	I2C1 Serial Clock; Low-Power External Clock Input; Timer 2 Port Map C Input; External Clock Input
25	P0.13	P0.13	I2C1_SDA	32KCAL	TMR2C_OA	SPI1_SS0	I2C1 Serial Data; 32.768kHz Calibration Output; Timer 2 Port Map C Output; SPI1 Slave Select 0
26	P0.14	P0.14	SPI1_MISO	UART2B_R X	TMR3C_IA	_	SPI1 Master In Slave Out; UART 2 Port Map B Rx; Timer 3 Port Map C Input
27	P0.15	P0.15	SPI1_MOSI	UART2B_T X	TMR3C_OA		SPI1 Master Out Slave In; UART 2 Port Map B Tx; Timer 3 Port Map C Output

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

40 TQFN

			Fl	JNCTION MOI			
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
28	P0.16	P0.16	SPI1_SCK	UART2B_C TS	TMR0C_IA	_	SPI1 Serial Clock; UART 2 Port Map B CTS; Timer 0 Port Map C Input
29	P0.17	P0.17	SPI1_SS0	UART2B_R TS	TMR0C_OA	_	SPI1 Slave Select 0; UART 2 Port Map B RTS; Timer 0 Port Map C Output
30	P0.18	P0.18	I2C2_SCL		TMR1C_IA		I2C2 Serial Clock; Timer 1 Port Map C Input
31	P0.19	P0.19	I2C2_SDA	_	TMR1C_OA	_	I2C2 Serial Data; Timer 1 Port Map C Output
1	P0.20	P0.20	CM4_RX	_	TMR2C_IA	SWDCLKB	CM4 Rx Event Input; Timer 2 Port Map C Input; Single-Wire Debug Clock Port Map B
2	P0.21	P0.21	CM4_TX	_	TMR2C_OA		CM4 Tx Event Output; Timer 2 Port Map C Output
3	P0.22	P0.22	LPTMR1A_I A	_	TMR3C_IA	SWDIOB	Low-Power Timer 1 Port Map A Input; Timer 3 Port Map C Input; Single-Wire Debug Port Map B I/O
12	P0.23	P0.23	LPTMR1A_ OA	_	TMR3C_OA	_	Low-Power Timer 1 Port Map A Output; Timer 3 Port Map C Output
13	P0.24	P0.24	LPUART0_ CTS	UART0B_R X	TMR0C_IA	_	Low-Power UART 0 CTS; UART0 Port Map B Rx; Timer 0 Port Map C Input
14	P0.25	P0.25	LPUART0_ RTS	UARTOB_T X	TMR0C_OA	_	Low-Power UART 0 RTS; UART 0 Port Map B Tx; Timer 0 Port Map C Output
15	P0.26	P0.26	LPUART0_ RX	UART0B_C TS	TMR1C_IA	_	Low-Power UART 0 Rx; UART 0 Port Map B CTS; Timer 1 Port Map C Input
16	P0.27	P0.27	LPUART0_ TX	UART0B_R TS	TMR1C_OA	_	Low-Power UART 0 Tx; UART 0 Port Map B RTS; Timer 1 Port Map C Output
17	P0.28	P0.28	UART1A_R X	_	TMR2C_IA	_	UART 1 Port Map A Rx; Timer 2 Port Map C Input
18	P0.29	P0.29	UART1A_T X	_	TMR2C_OA	_	UART 1 Port Map A Tx; Timer 2 Port Map C Output
19	P0.30	P0.30	UART1A_C TS	_	TMR3C_IA	_	UART 1 Port Map A CTS; Timer 3 Port Map C Input

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Detailed Description

MAX32670/MAX32671

The MAX32670/MAX32671 are ultra-low-power, cost-effective, high-reliability 32-bit microcontrollers enabling designs with complex sensor processing without compromising battery life. They combine a flexible and versatile power management unit with the powerful Arm Cortex-M4 processor with FPU. They also offer legacy designs an easy and cost optimal upgrade path from 8- or 16-bit microcontrollers. ECC (capable of SEC-DED) for both flash and SRAM provides extremely reliable code execution. The devices integrate up to 384KB of flash memory and 160KB (128KB with ECC) of SRAM to accommodate application and sensor code.

The devices feature five powerful and flexible power modes. They can operate from a single-supply battery or a dualsupply typically provided by a PMIC. The I²C ports support standard, fast, fast-plus, and high-speed modes, operating up to 3400kbps. The SPI ports can run up to 50MHz in both master and slave mode, and three UARTs can run up to 4000kBd. One low-power UART can run up to 1000kBd. Four general-purpose 32-bit timers, two low-power 32-bit timers, two windowed watchdog timers, and a real-time clock (RTC) are also provided. An I²S interface provides digital audio streaming to a codec.

Arm Cortex-M4 Processor with FPU Engine

The Arm Cortex-M4 processor with FPU combines high-efficiency signal processing functionality with low power, low cost, and ease of use.

The Arm Cortex-M4 processor with FPU supports single instruction multiple data (SIMD) path DSP extensions, providing:

- Four parallel 8-bit add/sub
- Floating point single precision
- Two parallel 16-bit add/sub
- Two parallel MACs
- 32- or 64-bit accumulate
- Signed, unsigned, data with or without saturation

Memory

Internal Flash Memory

384KB of internal flash memory with error correction provides nonvolatile storage of program and data memory.

Internal SRAM


The internal 160KB SRAM provides low-power retention of application information in all power modes except STORAGE. For enhanced system reliability, the SRAM can be configured as 128KB with ECC SEC-DED. The SRAM can be divided into granular banks that create a flexible SRAM retention architecture. This data-retention feature is optional, and is configurable. This granularity allows the application to minimize its power consumption by only retaining the most essential data.

Clocking Scheme

Multiple clock sources can be selected as the system clock:

- Internal primary oscillator (IPO) at a nominal frequency of 100MHz
- Internal nanoring oscillator at 80kHz
- External RTC oscillator at 32.768kHz (ERTCO) (external crystal required)
- Internal baud rate oscillator at 7.3728MHz (IBRO)
- External RF oscillator at 16MHz to 32MHz (ERFO) (external crystal required)
- External square-wave clock up to 50MHz
- External square-wave clock up to 1MHz for LPTMR0, LPTMR1, and LPUART

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT



An external 32.768kHz time base is required when using the RTC.

Figure 6. Clocking Scheme

General-Purpose I/O and Special Function Pins

Most general-purpose I/O (GPIO) pins share both a firmware-controlled I/O function and one or more special function signals associated with peripheral modules. Pins can be individually enabled for GPIO or peripheral special function use. Configuring a pin as a special function usually supersedes its use as a firmware-controlled I/O. Though this multiplexing between peripheral and GPIO functions is usually static, it can also be done dynamically. The electrical characteristics of a GPIO pin are identical whether the pin is configured as an I/O or special function, except where explicitly noted in the

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Electrical Characteristics tables.

In GPIO mode, each pin of a port has an interrupt function that can be independently enabled and configured as a levelor edge-sensitive interrupt. All GPIOs share the same interrupt vector. Some packages do not have all of the GPIOs available.

When configured as GPIOs, the following features are provided. These features can be independently enabled or disabled on a per-pin basis.

- Configurable as input, output, bidirectional, or high-impedance
- Optional internal pullup resistor or internal pulldown resistor when configured as input
- Exit from low-power modes on rising or falling edge
- Selectable standard- or high-drive modes

The MAX32670/MAX32671 provide up to 31 GPIOs for the 40-pin TQFN.

Standard DMA Controller

The standard direct memory access (DMA) controller provides a means to offload the CPU for memory/peripheral data transfer leading to a more power-efficient system. It allows automatic one-way data transfer between two entities. These entities can be either memories or peripherals. The transfers are done without using CPU resources. The following transfer modes are supported:

- 8 channel
- Peripheral to data memory
- Data memory to peripheral
- Data memory to data memory
- Event support

All DMA transactions consist of an AHB burst read into the DMA FIFO followed immediately by an AHB burst write from the FIFO.

Power Management

Power Management Unit

The power management unit (PMU) provides the optimal mix of high-performance and low-power consumption. It exercises intelligent, precise control of power distribution to the CPU and peripheral circuitry.

The PMU provides the following features:

- User-configurable system clock
- Automatic enabling and disabling of crystal oscillators based on power mode
- Multiple clock domains
- · Fast wakeup of powered-down peripherals when activity detected

ACTIVE Mode

In this mode, the CPU is executing application code and all digital and analog peripherals are available on demand. Dynamic clocking disables local clocks in peripherals not in use. This mode corresponds to the Arm Cortex-M4 processor with FPU Active mode.

SLEEP Mode

This mode allows for lower power consumption operation than ACTIVE mode. The CPU is asleep, peripherals are on, and the standard DMA block is available. The GPIO or any active peripheral can be configured to interrupt and cause transition to the ACTIVE mode. This mode corresponds to the Arm Cortex-M4 processor with FPU Sleep mode.

DEEPSLEEP Mode

In this mode, CPU and critical peripheral configuration settings and all volatile memory are preserved.

The device status is a follows:

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

- The CPU is powered down. The system state and all SRAM is retained.
- The GPIO pins retain their state.
- The transition from DEEPSLEEP to ACTIVE mode is faster than the transition from BACKUP mode because system initialization is not required.
- The system oscillators are all disabled to provide additional power savings over SLEEP mode.
- LPUART0 and LPTMR0/1 can be active and are optional wake-up sources.

This mode corresponds to the Arm Cortex-M4 with FPU DeepSleep mode.

BACKUP Mode

This mode places the CPU in a static, low-power state. BACKUP mode supports the same wake-up sources as DEEPSLEEP mode.

The device status is as follows:

- The CPU is powered down.
- SRAM retention as per <u>Table 1</u>. Each of the RAM blocks can be retained.
- LPUART0 and LPTMR0/1 can be active and are optional wake-up sources.

Table 1. BACKUP Mode RAM Retention

RAM BLOCK	RAM SIZE WITHOUT ECC (KB)	RAM SIZE WITH ECC (KB)
SYSRAM0	20	16
SYSRAM1	20	16
SYSRAM2	40	32
SYSRAM3	80	64

STORAGE Mode

The device status is as follows:

- The CPU is powered off.
- All peripherals are powered off.
- Wake-up from GPIO interrupt.
- RTC can be enabled.
- No SRAM retention.

Real-Time Clock

A real-time clock (RTC) keeps the time of day in absolute seconds. The 32-bit seconds register can count up to approximately 136 years and be translated to calendar format by application software.

The RTC provides a time-of-day alarm that can be programmed to any future value between 1 second and 12 days. When configured for long intervals, the time-of-day alarm can be used as a power-saving timer, allowing the device to remain in an extremely low-power mode, but still awaken periodically to perform assigned tasks. A second independent 32-bit 1/4096 subsecond alarm can be programmed between 244µs and 12 days. Both can be configured as recurring alarms. When enabled, either alarm can cause an interrupt or wake the device from most low-power modes.

The time base is generated by a 32.768kHz crystal or an external clock source that must meet the electrical/timing requirements in the *Electrical Characteristics* table.

An RTC calibration feature provides the ability for user-software to compensate for minor variations in the RTC oscillator, crystal, temperature, and board layout. Enabling the 32KCAL alternate function outputs a timing signal derived from the RTC. External hardware can measure the frequency and adjust the RTC frequency in increments of ±127ppm with 1ppm resolution. Under most circumstances, the oscillator does not require any calibration.

Windowed Watchdog Timer (WWDT)

Microcontrollers are often used in harsh environments where electrical noise and electromagnetic interference (EMI) are

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

abundant. Without proper safeguards, these hazards can disturb device operation and corrupt program execution. One of the most effective countermeasures is the windowed watchdog timer (WWDT), which detects runaway code or system unresponsiveness.

The WWDT is a 32-bit, free-running counter with a configurable prescaler. When enabled, the WWDT must be periodically reset by the application software. Failure to reset the WWDT within the user-configurable timeout period indicates that the application software is not operating correctly and results in a WWDT timeout. A WWDT timeout can trigger an interrupt, system reset, or both. Either response forces the instruction pointer to a known good location before resuming instruction execution. The windowed timeout period feature provides more detailed monitoring of system operation, requiring the WWDT to be reset within a specific window of time.

The WWDT supports multiple clock option:

- 100MHz IPO
- 16MHz to 32MHz ERFO (external crystal required)
- 7.3728MHz IBRO
- 80kHz INRO
- 32.768kHz ERTCO (external crystal required)
- External square-wave clock up to 50MHz
- PCLK

The MAX32670/MAX32671 provide two instances of the windowed watchdog timer (WWDT0, WWDT1).

32-Bit Timer/Counter/PWM (TMR, LPTMR)

General-purpose, 32-bit timers provide timing, capture/compare, or generation of pulse-width modulated (PWM) signals with minimal software interaction.

The timer provides the following features:

- 32-bit up/down autoreload
- Programmable prescaler
- PWM output generation
- Capture, compare, and capture/compare capability
- · External pin multiplexed with GPIO for timer input, clock gating or capture
- Timer output pin
- TMR0–TMR3 can be configured as 2 × 16-bit general-purpose timers
- Timer interrupt

The MAX32670/MAX32671 provide six 32-bit timers (TMR0, TMR1, TMR2, TMR3, LPTMR0, LPTMR1). LPTMR0 and LPTMR1 are capable of operation in the low-power SLEEP, DEEPSLEEP, and BACKUP modes.

I/O functionality is supported for all of the timers. Note that the function of a port can be multiplexed with other functions on the GPIO pins, so it might not be possible to use all the ports depending on the device configuration. See <u>Table 2</u> for individual timer features.

Table 2. Timer Configuration Options

INSTANCE	SINGLE	DUAL	POWER	CLOCK SOURCE								
	32 BIT	16 BIT	MODE	AOD_PCLK	PCLK	IBRO	ERFO	INRO	ERTCO	EXT_CLK1	EXT_CLK2	
TMR0	YES	YES	ACTIVE SLEEP	NO	YES	YES	YES	NO	NO	YES	NO	
TMR1	YES	YES	ACTIVE SLEEP	NO	YES	YES	YES	NO	NO	YES	NO	
TMR2	YES	YES	ACTIVE SLEEP	NO	YES	YES	YES	NO	NO	YES	NO	
TMR3	YES	YES	ACTIVE SLEEP	NO	YES	YES	YES	NO	NO	YES	NO	

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

		•		•		· · ·					
LPTMR0	YES	NO	ACTIVE SLEEP	YES	NO	NO	NO	YES	YES	NO	YES
			DEEPSLEEP BACKUP	NO							
LPTMR1	VES	YES NO	ACTIVE SLEEP	YES	NO	NO	NO	YES	YES	NO	YES
	YES		DEEPSLEEP BACKUP	NO							

Table 2. Timer Configuration Options (continued)

Serial Peripherals

I²C Interface (I2C)

The I²C interface is a bidirectional, two-wire serial bus that provides a medium-speed communications network. It can operate as a one-to-one, one-to-many or many-to-many communications medium. These engines support standard-mode, fast-mode, fast-mode plus and high-speed mode I²C speeds. It provides the following features:

- Master or slave mode operation
- Supports up to four different slave addresses in slave mode
- Supports standard 7-bit addressing or 10-bit addressing
- RESTART condition
- Interactive receive mode
- Tx FIFO preloading
- Support for clock stretching to allow slower slave devices to operate on higher speed busses
- Multiple transfer rates
 - Standard mode: 100kbps
 - · Fast mode: 400kbps
 - Fast mode plus: 1000kbps
 - · High-speed mode: 3400kbps
- Internal filter to reject noise spikes
- Receiver FIFO depth of 8 bytes
- Transmitter FIFO depth of 8 bytes

The MAX32670/MAX32671 provide three instances of the I²C peripheral (I2C0, I2C1, I2C2).

Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) is a highly configurable, flexible, and efficient synchronous interface among multiple SPI devices on a single bus. The bus uses a single clock signal and multiple data signals, and one or more slave select lines to address only the intended target device. The SPI operates independently and requires minimal processor overhead.

The provided SPI peripherals can operate in either slave or master mode and provide the following features:

- SPI modes 0, 1, 2, 3 for single-bit communication
- 3- or 4-wire mode for single-bit slave device communication
- Full-duplex operation in single-bit, 4-wire mode
- Multimaster mode fault detection
- Programmable interface timing
- Programmable SCK frequency and duty cycle
- 32-byte transmit and receive FIFOs
- Slave select assertion and deassertion timing with respect to leading/trailing SCK edge

The MAX32670/MAX32671 provide three instances of the SPI peripheral (SPI0, SPI1, SPI2). See <u>Table 3</u> for configuration options.

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

SLAVE SELECT MAXIMUM FREQUENCY MASTER MAXIMUM FREQUENCY SLAVE INSTANCE DATA LINES MODE (MHz) MODE (MHz) **40 TQFN** 3 SPI0 wire, 1 50 50 4 wire 3 SPI1 1 50 50 wire, 4 wire 3 SPI2 50 50 wire. 1 4 wire

Table 3. SPI Configuration Options

I²S Interface (I2S)

The I²S interface is a bidirectional, four-wire serial bus that provides serial communications for codecs and audio amplifiers compliant with the I²S Bus Specification, June 5, 1996. It provides the following features:

- Master and slave mode operation
- Support for 4 channels
- 8-, 16-, 24-, and 32-bit frames
- Receive and transmit DMA support
- Wakeup on FIFO status (full/empty/threshold)
- Pulse density modulation support for receive channel
- Word select polarity control
- First bit position selection
- Interrupts generated for FIFO status
- Receiver FIFO depth of 32 bytes
- Transmitter FIFO depth of 32 bytes

The MAX32670/MAX32671 provide one instance of the I²S peripheral (I2S0).

UART (UART, LPUART)

The universal asynchronous receiver-transmitter (UART, LPUART) interface supports full-duplex asynchronous communication with optional hardware flow control (HFC) modes to prevent data overruns. If HFC mode is enabled on a given port, the system uses two extra pins to implement the industry-standard request to send (RTS) and clear to send (CTS) flow control signaling. Each instance is individually programmable.

- 2-wire interface or 4-wire interface with flow control
- 8-byte send/receive FIFO
- Full-duplex operation for asynchronous data transfers
- Interrupts available for frame error, parity error, CTS, Rx FIFO overrun, and FIFO full/partially full conditions
- Automatic parity and frame error detection
- Independent baud-rate generator
- Programmable 9th-bit parity support
- Multidrop support
- Start/stop bit support
- Hardware flow control using RTS/CTS
- 4000kBd for UART maximum baud rate
- 1000kBd for LPUART maximum baud rate
- Two DMA channels can be connected (read and write FIFOs)
- Programmable word size (5 bits to 8 bits)

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

The MAX32670/MAX32671 provide four instances of the UART peripheral (UART0, UART1, UART2, LPUART0). LPUART0 is capable of operation in the low-power SLEEP, DEEPSLEEP, and BACKUP modes. See <u>Table 4</u> for configuration options.

Table 4. UART Configuration Options

INSTANCE	POWER MODE	CLOCK SOURCE								
	FOWER MODE	AOD_PCLK	PCLK	IBRO	ERFO	INRO	ERTCO	EXT_CLK1	EXT_CLK2	
UART0	ACTIVE	NO	YES	YES	YES	NO	NO	YES	NO	
UART1	ACTIVE	NO	YES	YES	YES	NO	NO	YES	NO	
UART2	ACTIVE	NO	YES	YES	YES	NO	NO	YES	NO	
LPUART0	ACTIVE/SLEEP	YES	NO	NO	NO	YES	YES	NO	YES	
	DEEPSLEEP/BACKUP	NO								

Security

AES

The dedicated hardware-based AES engine supports the following algorithms:

- AES-128
- AES-192
- AES-256

The AES keys are automatically generated by the engine and stored in dedicated flash to protect against tampering. Key generation and storage is transparent to the user.

True Random Number Generator (TRNG)

Random numbers are a vital part of a secure application, providing random numbers that can be used for cryptographic seeds or strong encryption keys to ensure data privacy.

Software can use random numbers to trigger asynchronous events that result in nondeterministic behavior. This is helpful in thwarting replay attacks or key search approaches. An effective true random number generator (TRNG) must be continuously updated by a high-entropy source.

The provided TRNG is continuously driven by a physically-unpredictable entropy source. It generates a 128-bit true random number in 128 system clock cycles.

The TRNG can support the system-level validation of many security standards such as FIPS 140-2, PCI-PED, and Common Criteria. Contact Maxim for details of compliance with specific standards.

CRC Module

A cyclic redundancy check (CRC) hardware module provides fast calculations and data integrity checks by application software. The CRC module supports the following polynomials:

- CRC-16-CCITT
- CRC-32 (X³² + X²⁶ + X²³ + X²² + X¹⁶ + X¹² + X¹¹ + X¹⁰ + X⁸ + X⁷ + X⁵ + X⁴ + X² + X + 1)

Bootloader

The bootloader allows loading and verification of program memory through a serial interface. Features include:

- Bootloader interface through UART
- Program loading of Motorola[®] SREC format files
- Permanent lock state prevents altering or erasing program memory
- Access to the USN for device or customer application identification
- Disable SWD interface to block debug access port functionality

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Secure Boot

The optional secure boot feature ensures software integrity by automatically comparing program memory against a stored HMAC SHA-256 hash value after every reset. Programs that fail the integrity check indicate corrupted or modified program memory and are prevented from executing any instructions.

Devices with the secure boot feature also provide an optional challenge/response that authenticates before executing bootloader commands.

Debug and Development Interface (SWD)

The serial wire debug interface is used for code loading and in-circuit emulation (ICE) debug activities. All devices in mass production have the debugging/development interface enabled.

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Applications Information

Bypass Capacitors

The proper use of bypass capacitors reduces noise generated by the IC into the ground plane. The <u>Pin Descriptions</u> table indicates which pins should be connected to bypass capacitors, and the appropriate ground plane.

It is recommended that one instance of a bypass capacitor should be connected to each pin/ball of the IC package. For example, if the <u>Pin Descriptions</u> table shows four device pins associated with voltage supply A, a separate capacitor should be connected to each pin for a total of four capacitors.

Capacitors should be placed as close as possible to their corresponding device pins. Pins which recommend more than one value of capacitor per pin should place them in parallel with the lowest value capacitor first, closest to the pin.

Bootloader Activation

Activation of the device bootloader is accomplished by cycling the RSTN device pin while applying a logic low to the device pins as indicated in <u>Table 5</u>.

Table 5. Bootloader Activation Summary

PART	ACTIVATION PINS				
FARI	UARTO_RX SW P0.8 F P0.8 F P0.8 F P0.8 F	SWDCLK			
MAX32670GTL+	P0.8	P0.0			
MAX32670GTL+T	P0.8	P0.0			
MAX32671GTL+	P0.8	P0.0			
MAX32671GTL+T	P0.8	P0.0			

Ordering Information

PART	FLASH (KB)	SRAM (KB)	BOOTLOADER	SECURE BOOT	PIN-PACKAGE
MAX32670GTL+	384	160	YES	NO	40 TQFN
MAX32670GTL+T	384	160	YES	NO	40 TQFN
MAX32671GTL+*	384	160	YES	YES	40 TQFN
MAX32671GTL+T*	384	160	YES	YES	40 TQFN

T = *Tape and reel. Full reel.*

*Future product—contact factory for availability.

High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/20	Initial release	—
1	5/20	Added MAX32671 and updated Pin Description	1–44
2	5/21	Updated <u>Pin Descriptions</u> . Updated <u>Simplified Block Diagram</u> . Added Bootloader and Secure Boot descriptions. Added new Bootloader Activation description in <u>Applications Information</u> . Added ERTCO stability capacitor requirements. Updated the <u>Clocking Scheme</u> . Changed the ERFO frequency range.	1, 2, 23, 32–35, 36, 39, 42–44

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated: MAX32670GTL+