# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

#### **General Description**

Maxim's Rainier family of isolated power devices enable cooler, smaller, and simpler power-supply solutions. The MAX17692A/B is a high efficiency no-opto integrated nMOSFET flyback converter that uses fixed frequency peak current mode control. The device senses the isolated output voltage directly from the primary-side flyback waveform during the secondary-side rectifier conduction. No secondary-side error amplifier and optocoupler are required to provide an accurate, isolated, regulated output voltage, saving up to 20% of PCB space normally required for a traditional flyback converter.

The MAX17692A/B features a low R<sub>DSON</sub>, 76V, 205m $\Omega$  integrated nMOSFET primary switch and is designed to operate over a wide supply range from 4.2V to 60V. The switching frequency of the device is programmable from 100kHz to 350kHz. An EN/UVLO feature allows the user to turn ON/OFF the power converter precisely at the desired input voltage. Input overvoltage protection can be implemented using the OVI pin (MAX17692A only). Softstart limits inrush current at startup. The MAX17692A/B supports external clock synchronization to avoid low-frequency "beats" on the input bus in systems with multiple converters. The device also has programmable frequency dithering for low-EMI, spread-spectrum operation.

The MAX17692A/B allows temperature compensation for variations in the output rectifier diode forward voltage drop. The MAX17692A is internally compensated for loop stability, while the MAX17692B offers external loop compensation flexibility. The MAX17692A/B has robust hic-cup-protection and thermal protection schemes, and is available in a space-saving 12-pin, 3mm x 3mm TDFN package with a temperature range from -40°C to +125°C.

#### **Applications**

- Isolated Power Supplies
- PLC I/O Modules
- IGBT Gate Drive Supplies
- Industrial and Telecom Applications

#### **Benefits and Features**


- Reduces External Components and Total Cost
  Eliminates the Optocoupler and Secondary-Side Error Amplifier
  - Up to 20% Space Savings
  - 76V, Low R<sub>DSON</sub> Integrated nMOSFET
  - Internal Loop Compensation (MAX17692A)
  - Built-In Soft-Start
- Reduces Power Dissipation
  - · Delivers up to 3.5W Output Power
  - Frequency Fold-Back Enables Enhanced Light-Load Efficiency
  - 2.5µA Shutdown Current
- Supports Key System-Level Design Requirements
  - Frequency Dithering Supports Low-EMI, Spread-Spectrum Operation
  - Switching Frequency Synchronization to External Clock
- Operates Reliably in Adverse Environments
  - Output Diode Forward Voltage Temperature Compensation
  - Hiccup Current-Limit Protection
  - Programmable EN/UVLO Threshold
  - Input Overvoltage (OVI) Protection (MAX17692A)
  - Overtemperature Protection
  - High Industrial -40°C to +125°C Ambient Operating Temperature Range/ -40°C to +150°C Junction Temperature Range

Ordering Information appears at end of data sheet.



# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

# **Typical Application Circuit**



## 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

### **Absolute Maximum Ratings**

VIN, EN/UVLO to GND	0.3V to +70V
LX to GND	0.3V to +80V
V <sub>IN</sub> to FB	0.3V to +0.3V
V <sub>CC</sub> to GND	
OVI (MAX17692A)	
COMP (MAX17692B)	
RT, SYNC/DITHER, SS, SET, and TC/	
LX RMS Current	+1.72A

Note 1: Junction temperature greater than +125°C degrades operating lifetimes.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Package Information

#### 12 TDFN

Package Code	TD1233+1C			
Outline Number	<u>21-0664</u>			
Land Pattern Number	<u>90-0397</u>			
THERMAL RESISTANCE, SINGLE-LAYER BOARD				
Junction-to-Ambient (θ <sub>JA</sub> )	63°C/W			
Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )	8.5°C/W			
THERMAL RESISTANCE, FOUR-LAYER BOARD				
Junction-to-Ambient (θ <sub>JA</sub> )	41°C/W			
Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )	8.5°C/W			

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/</u> <u>thermal-tutorial</u>.

#### **Electrical Characteristics**

 $(V_{IN} = V_{FB} = V_{EN/UVLO} = 24V, V_{OVI} = 0V (MAX17692A), COMP = OPEN (MAX17692B), C_{VCC} = 2.2\mu F to GND; V_{GND} = V_{TC/VCM} = V_{SYNC/DITHER} = 0V, RT, LX, SS = OPEN, R_{SET} = 10k\Omega, T_A = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at T\_A = +25°C. All voltages are referenced to GND, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
INPUT	INPUT					
Input-Voltage Range	V <sub>IN</sub>		4.2		60	V
Input-Supply Shutdown Current	IN_SHDN	EN/UVLO = GND		2.5		μA
Input-Supply Current	l <sub>Q</sub>	No Load		0.95		mA

# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

### **Electrical Characteristics (continued)**

 $(V_{IN} = V_{FB} = V_{EN/UVLO} = 24V, V_{OVI} = 0V (MAX17692A), COMP = OPEN (MAX17692B), C_{VCC} = 2.2\mu F to GND; V_{GND} = V_{TC/VCM} = V_{SYNC/DITHER} = 0V, RT, LX, SS = OPEN, R_{SET} = 10k\Omega, T_A = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at T\_A = +25°C. All voltages are referenced to GND, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
EN/UVLO			1			1
	V <sub>ENR</sub>	V <sub>EN</sub> Rising	1.19	1.215	1.24	
EN/UVLO Threshold	V <sub>ENF</sub>	V <sub>EN</sub> Falling	1.07	1.1	1.12	
True Shutdown EN/ UVLO Threshold	VENSHDN			0.8		v
EN/UVLO Input Leakage Current	I <sub>ENLKG</sub>	V <sub>EN</sub> = 2V, T <sub>A</sub> = T <sub>J</sub> = +25°C	-100		+100	nA
V <sub>CC</sub>			1			
	N/	V <sub>IN</sub> = 7V, 100µA ≤ I <sub>VCC</sub> ≤ 5mA	5.56	5.77	5.9	
V <sub>CC</sub> Regulation Voltage	V <sub>CC</sub>	$7V \le V_{IN} \le 60V$ , $I_{VCC} = 100\mu A$	5.56	5.77	5.9	
V <sub>CC</sub> Current Limit	IVCC_MAX	V <sub>IN</sub> = 7V, V <sub>VCC</sub> = 4.3V	9.5	15	30	mA
V <sub>CC</sub> Dropout	V <sub>DO</sub>	V <sub>IN</sub> = 4.5V, I <sub>VCC</sub> = 3.5mA		120	260	mV
	V <sub>VCC-UVR</sub>	Rising	3.9	4.0	4.1	v
V <sub>CC</sub> UVLO	V <sub>VCC-UVF</sub>	Falling	3.7	3.8	3.9	
OVI (MAX17692A)			·			
OVI Threshold	V <sub>OVI_R</sub>	OVI Rising	1.19	1.215	1.24	v
OVI IIIleshold	V <sub>OVI_F</sub>	OVI Falling	1.07	1.1	1.12	
OVI Response Time		V <sub>OVI</sub> step from 1V to 1.245V (30mV Overdrive)		2		μs
OVI Input-Leakage Current	I <sub>OVI</sub>	V <sub>OVI</sub> = 2V, T <sub>A</sub> = T <sub>J</sub> = 25°C	-100		+100	nA
RT						•
Switching-Frequency Range	fswrt		100		350	kHz
Switching-Frequency Accuracy		f <sub>SWRT</sub> = 100kHz to 350kHz	-6		+6	%
Default Switching Frequency		RT = OPEN		200		kHz
SYNC/DITHER						•
Synchronization Logic- High Input	V <sub>IH</sub>		2.1			V
Synchronization Logic- Low Input	V <sub>IL</sub>				0.8	V
Synchronization Pulse- Width			100			ns
Dithering Ramp Charging Current				21		μΑ
Dithering Ramp Discharging Current				21		μΑ

# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

### **Electrical Characteristics (continued)**

 $(V_{IN} = V_{FB} = V_{EN/UVLO} = 24V, V_{OVI} = 0V (MAX17692A), COMP = OPEN (MAX17692B), C_{VCC} = 2.2\mu F to GND; V_{GND} = V_{TC/VCM} = V_{SYNC/DITHER} = 0V, RT, LX, SS = OPEN, R_{SET} = 10k\Omega, T_A = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at T\_A = +25°C. All voltages are referenced to GND, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Dithering Ramp–High Trip Point				2		V
Dithering Ramp–Low Trip Point				0.4		V
SS	•					
Soft-Start Charging Current	I <sub>SS</sub>		4.75	5	5.25	μA
Default Soft-Start Time	t <sub>SS</sub>		3.8	5.0	6.5	ms
LX	•					
Maximum Duty Cycle	D <sub>MAXOSC</sub>	(Note 3)	65	68	71	%
Minimum LX On-Time	ton min		150	180	210	ns
Minimum LX Off-Time To Sample Output Voltage	<sup>t</sup> OFF_MIN		300	340	380	ns
Internal nMOSFET On Resistance	R <sub>DSON</sub>	I <sub>LX</sub> = 300mA		205	360	mΩ
CURRENT LIMIT (ILIM)	1	1	L			1
Peak Current Limit	ILX-PEAK-MAX	MAX17692A/B	1.11	1.2	1.29	A
Runaway Current Limit	ILX-RUNAWAY	MAX17692A/B	1.35	1.44	1.55	A
Overcurrent Hiccup Timeout				16384		CYCLE
Minimum Peak Current	ILX-PEAK-MIN	MAX17692A/B	0.17	0.2	0.242	A
SET	•					•
SET Regulation Voltage	V <sub>SET</sub>		0.988	1	1.012	V
TC/V <sub>CM</sub>	•					
TC/V <sub>CM</sub> Pin Bias Voltage	V <sub>TC-BIAS</sub>	$T_{A} = T_{J} = 25^{\circ}C$		0.55		V
Temperature Compensation Coefficient	$\frac{\frac{\partial V_{\text{TC/VCM}}}{\partial T}}{\frac{\partial T}{\partial T}}$			+1.85		mV/ºC
COMP (MAX17692B)						
Error Amplifier Transconductance	Gm			660		μS
COMP Source Current	ICOMP_SOUR CE	V <sub>COMP</sub> = 2V, V <sub>SET</sub> = 0.8V	33	55	90	μA
COMP Sink Current	ICOMP_SINK	V <sub>COMP</sub> = 2V, V <sub>SET</sub> = 1.2V	33	55	90	μA
THERMAL SHUTDOWN						
Thermal Shutdown THreshold	T <sub>SH</sub>			160		°C

# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

### **Electrical Characteristics (continued)**

 $(V_{IN} = V_{FB} = V_{EN/UVLO} = 24V, V_{OVI} = 0V (MAX17692A), COMP = OPEN (MAX17692B), C_{VCC} = 2.2\mu F to GND; V_{GND} = V_{TC/VCM} = V_{SYNC/DITHER} = 0V, RT, LX, SS = OPEN, R_{SET} = 10k\Omega, T_A = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C. All voltages are referenced to GND, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Thermal Shutdown Hysteresis				10		°C


Note 2: Electrical specifications are production tested at T<sub>A</sub> = +25°C. Specifications over the entire operating temperature range are guaranteed by design and characterization.

Note 3: Maximum duty cycle (D<sub>MAXOSC</sub>) is not valid when an external clock is applied to the SYNC/DITHER pin. During external clock synchronization the minimum off-time on LX is decided by the internal oscillator frequency, which is set by R<sub>RT</sub>. Refer to the External Clock Synchronization and Switching Frequency Dithering (SYNC/DITHER) section for more details.

# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

### **Typical Operating Characteristics**

 $(V_{IN} = V_{EN/UVLO} = 24V, V_{OVI} = V_{GND} = 0V, C_{IN} = 4.7\mu$ F,  $C_{VCC} = 2.2\mu$ F,  $T_A = +25^{\circ}$ C unless otherwise noted.)



# 4.2V-60V No-Opto Isolated Flyback Converter with Integrated FET

#### $(V_{IN} = V_{EN/UVLO} = 24V, V_{OVI} = V_{GND} = 0V, C_{IN} = 4.7\mu$ F, $C_{VCC} = 2.2\mu$ F, $T_A = +25^{\circ}$ C unless otherwise noted.) MAX17692B, STEADY-STATE SWITCHING WAVEFORMS MAX17692A MAX17692B 5V OUTPUT, 0.65A LOAD CURRENT, FIGURE 11 CIRCUIT OUTPUT VOLTAGE RIPPLE OUTPUT VOLTAGE RIPPLE FIGURE 10 CIRCUIT FIGURE 11 CIRCUIT toc12 V<sub>OUT</sub> V<sub>OU</sub> 0V/div V<sub>D</sub> ) DmV/div 0mV/div AC AC V<sub>OUT</sub> = 5V I<sub>OUT</sub> = 0.65A 15 V<sub>OUT</sub> = 5V I<sub>OUT</sub> = 0.65A .5A/div 4µs/div 4µs/div 2µs/div MAX17692A MAX17692B MAX17692A OUTPUT VOLTAGE RIPPLE FIGURE 10 CIRCUIT OUTPUT VOLTAGE RIPPLE FIGURE 10 CIRCUIT OUTPUT VOLTAGE RIPPLE FIGURE 11 CIRCUIT toc13 toc14 VOUT V<sub>OUT</sub> V<sub>OUT</sub> 0mV/div 10mV/div 10mV/div AC AC AC V<sub>OUT</sub> = 5V I<sub>OUT</sub> = 7mA V<sub>OUT</sub> = 5V I<sub>OUT</sub> = 0.5mA V<sub>OUT</sub> = 5V I<sub>OUT</sub> = 7mA 20µs/div 20µs/div 100µs/div MAX17692A, LOAD TRANSIENT RESPONSE MAX17692B MAX17692B. LOAD TRANSIENT RESPONSE LOAD CURRENT STEPPED FROM 0.325A TO 0.65A LOAD CURRENT STEPPED FROM 0.325A TO 0.65A OUTPUT VOLTAGE RIPPLE FIGURE 11 CIRCUIT FIGURE 10 CIRCUIT FIGURE 11 CIRCUIT toc18 Vout VOUT 100mV/div 100mV/div AC AC V<sub>OUT</sub> 0mV/div AC V<sub>OUT</sub> = 5V I<sub>OUT</sub> = 0.5mA 200mA/div 200mA/div I<sub>OUT</sub> loui

1ms/div

### **Typical Operating Characteristics (continued)**

www.maximintegrated.com


100µs/div

1ms/div

# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

### **Typical Operating Characteristics (continued)**


 $(V_{IN} = V_{EN/UVLO} = 24V, V_{OVI} = V_{GND} = 0V, C_{IN} = 4.7\mu\text{F}, C_{VCC} = 2.2\mu\text{F}, T_A = +25^{\circ}\text{C} \text{ unless otherwise noted.})$ 



# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

### **Pin Configuration**

#### MAX17692A/MAX17692B



### **Pin Description**

PIN	NAME	FUNCTION
1	V <sub>IN</sub>	Input-Supply Voltage Pin. The input-supply voltage range is 4.2V to 60V. This pin acts as a reference pin for the feedback resistor connected to the FB pin. Connect a minimum of $1\mu$ F ceramic capacitor between the V <sub>IN</sub> pin and GND.
2	GND	Ground Pin. Connect GND to the primary-side ground plane. See the MAX17692A/MAX17692B EV kit for a sample PCB layout.
3	V <sub>CC</sub>	Linear Regulator Output Pin. Connect a 2.2 $\mu$ F (min) bypass capacitor from the V <sub>CC</sub> pin to GND and place as close as possible to the MAX17692A/MAX17692B.
4	SYNC/ DITHER	Frequency Dithering or External Clock Synchronization Pin. For spread-spectrum frequency dithering from this pin, connect a capacitor to GND and a resistor to RT. Connect SYNC/DITHER to an external clock source for synchronization. When the SYNC/DITHER function is not used, this pin should be connected to ground for proper operation. See the <i>External Clock Synchronization and Switching Frequency Dithering(SYNC/DITHER)</i> section for more details.

# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET


# **Pin Description (continued)**

PIN	NAME	FUNCTION
5	RT	Switching Frequency Programming Pin. Connect a resistor $R_{RT}$ from the RT pin to GND to set the converter switching frequency. Leave this pin open to select 200kHz as a default switching frequency. See the <u>Switching Frequency</u> section for appropriate $R_{RT}$ resistor selection.
6	TC/V <sub>CM</sub>	Dual Function Pin. The TC/V <sub>CM</sub> pin is used for programming the output-diode forward-voltage temperature compensation and selecting an appropriate common-mode voltage setting. See the <u>Selection of Temperature Compensation Resistor (<math>R_{TCVCM}</math>)</u> section to select an appropriate resistor for this pin.
7	SS	Soft-Start Pin. Connect a capacitor $C_{SS}$ from the SS pin to GND to program the soft-start time above 5ms. Leave the SS pin open for a 5ms default soft-start time.
8	SET	SET Pin. Connect a $10k\Omega$ resistor with 1% or better tolerance from this pin to GND and place as close as possible to MAX17692A/B.
9	OVI MAX17692A	Input Overvoltage Protection Pin. Connect a resistor-divider between the input supply, OVI, and GND to set the input overvoltage threshold. The MAX17692A stops switching when the voltage at the OVI pin exceeds 1.215V and resumes switching when the voltage at the OVI pin falls below 1.1V.
9	COMP MAX17692B	Error Amplifier Output Pin. Connect a frequency compensation network between the COMP pin and GND. See the <u>Loop Compensation (MAX17692B only)</u> section for more details.
10	EN/UVLO	Enable/Undervoltage Lockout Pin. Connect a resistor-divider between the input supply, EN/UVLO, and GND to set the input turn-on threshold. The MAX17692A/B starts switching when the voltage at the EN/UVLO pin exceeds 1.215V and stops switching when the voltage at the EN/UVLO pin falls below 1.1V
11	FB	Feedback Input Pin. The FB pin is used for sensing the reflected output voltage during a flyback period. A resistor connected between this pin and the LX node is used to program the output voltage. See the <u>Selection of SET and FB Resistors</u> section for more details.
12	LX	Switching Node. This node is connected to the drain of the integrated nMOSFET. Connect LX to the primary-side switching node of the flyback transformer.
_	EP	Exposed Pad. Connect EP to the primary side GND plane with thermal vias. Refer to the MAX17692A and MAX17692B EV kits for an example layout.

# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

### **Functional Diagrams**

#### MAX17692A/MAX17692B



# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

### **Detailed Description**

For low- and medium-power applications, the flyback converter is the preferred choice due to its simplicity and low cost. However, in isolated applications, the use of an optocoupler with secondary-side error amplifiers or auxiliary winding for voltage feedback across the isolation boundary increases the number of components and design complexity. The MAX17692A/MAX17692B eliminates these components and implements an innovative algorithm to sample and regulate the output voltage by primary-side sensing. During the flyback period, the reflected voltage across the primary winding is proportional to the sum of the output voltage, diode forward voltage, and the drop across transformer parasitic elements. By sampling and regulating this reflected voltage when the secondary current is close to zero, the algorithm minimizes the effect of transformer parasitic elements and the diode forward voltage on the output voltage regulation. The MAX17692A/ MAX17692B also integrates the nMOSFET, further simplifying the converter design and layout.

#### **Supply Voltage**

The MAX17692A/MAX17692B supports a wide operating input-voltage range from 4.2V to 60V. Using an internal amplifier, the MAX17692A/B maintains the FB pin voltage close to the  $V_{IN}$  pin voltage of the IC such that the current through R<sub>FB</sub> is proportional to the reflected secondary winding voltage during the flyback period. Therefore, the  $V_{IN}$  pin should be directly connected to the power-supply connection of the primary winding.

#### LDO Output (V<sub>CC</sub>)

The regulated output of the internal LDO is available at the V<sub>CC</sub> pin. The LDO output voltage is 5.77V (typ). Connect a 2.2 $\mu$ F (min) ceramic capacitor between the V<sub>CC</sub> and GND pins for stable operation over the full temperature range. Ceramic capacitors have a DC-bias derating effect that should be considered. The derated capacitance should be higher than 1 $\mu$ F over temperature. Place this capacitor as close as possible to the IC.

In case of high input voltage applications, overall system efficiency can be improved by overdriving V<sub>CC</sub> using an additional auxiliary winding on the power transformer. While the converter is enabled, the winding output voltage on C<sub>VCC</sub> should be higher than maximum V<sub>CC</sub> regulation voltage (5.9V) to disable the internal LDO. Also, to avoid the conduction of the internal LDO body diode between V<sub>IN</sub> and V<sub>CC</sub>, the overdrive voltage on C<sub>VCC</sub> should be less than the input-supply voltage. Typically, the auxiliary winding should be designed to output a voltage between 6.5V and 14V to ensure that the internal LDO turns off and the IC is supplied from the auxiliary winding output. The typical circuit for overdriving the V<sub>CC</sub> is shown in Figure 1.




Figure 1. V<sub>CC</sub> Pin Overdrive Configuration

# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

#### Enable/Undervoltage Lockout (EN/UVLO) and Overvoltage Protection (OVI)

The EN/UVLO pin serves as an enable/disable input, as well as an accurate programmable input under-voltage lockout threshold (UVLO) pin. The MAX17692A/B do not commence switching operation until the EN/UVLO pin voltage exceeds 1.215V (typ). The MAX17692A/B turns off if the EN/UVLO pin voltage falls below 1.1V (typ). A resistor-divider from  $V_{IN}$  to GND can be used to divide and apply a fraction of the input voltage ( $V_{IN}$ ) to the EN/UVLO pin as shown in Figure 2. The values of the resistor-divider can be selected such that the EN/UVLO pin voltage exceeds the EN/UVLO turn-on threshold at the desired input-supply voltage.

For the MAX17692B, choose  $R_{EN1}$  to be 3.3M $\Omega$  (max) and then calculate  $R_{EN2}$  as follows:

$$R_{\rm EN2} = \frac{1.215 \times R_{\rm EN1}}{V_{\rm START} - 1.215}$$

where,

V<sub>START</sub> = Minimum input voltage at which the device is required to turn on.

R<sub>EN1</sub> = Top resistor of EV/UVLO voltage divider.

R<sub>EN2</sub> = Bottom resistor of EV/UVLO voltage divider.

For the MAX17692A, the resistor-divider is modified with an additional resistor ( $R_{OVI}$ ) to implement input overvoltage protection in addition to EN/UVLO function as shown in <u>Figure 3</u>. When the voltage at the OVI pin exceeds 1.215V (typ), the device stops switching. The device resumes switching only if the voltage at the OVI pin falls below 1.1V (typ). For given values of minimum input voltage for startup ( $V_{START}$ ) and input overvoltage protection voltage ( $V_{OVI}$ ) in MAX17692A, choose  $R_{OVI}$  to be 10k $\Omega$  and then calculate  $R_{ENB}$  and  $R_{ENU}$  using these equations:

$$R_{\text{ENB}} = R_{\text{OVI}} \times \left[\frac{V_{\text{OVI}}}{V_{\text{START}}} - 1\right]$$
$$R_{\text{ENU}} = \left[R_{\text{OVI}} + R_{\text{ENB}}\right] \times \left[\frac{V_{\text{START}}}{1.215} - 1\right]$$

where, V<sub>OVI</sub> is the maximum input voltage at which the device is required to turn-off.

If the OVI feature is not used, R<sub>ENB</sub> and R<sub>ENU</sub> should be calculated using a procedure similar to that outlined in the MAX17692B equation above, and OVI should be connected to GND.




Figure 2. Programming EN/UVLO in MAX17692B




Figure 3. Programming EN/UVLO and OVI in MAX17692A

## 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

#### Soft-Start Time

The soft-start feature reduces input inrush current during startup. During the soft-start time, the soft-start ramp on the reference input of the error amplifier increases the output voltage at the desired rate and limits current into the output capacitor. With SS open, the MAX17692A/B offers a default 5ms (typ) soft-start time. The soft-start time can also be programmed to more than 5ms by placing a capacitor  $C_{SS}$  from SS to GND.

C<sub>SS</sub> can be calculated using following equation.

 $C_{\rm SS} = 5 \times t_{\rm SS}$ 

where,

C<sub>SS</sub> = Soft-start capacitor in nF.

t<sub>SS</sub> = Soft-start time in ms.

#### **Switching Frequency**

The switching frequency of the MAX17692A/B is programmable between 100kHz to 350kHz using a resistor  $R_{RT}$  connected between RT and GND. Also, the MAX17692A/B offers a default 200kHz switching frequency when the RT pin is left open.

Use the following equation to determine the appropriate value of R<sub>RT</sub> needed to generate the desired switching frequency (f<sub>SWRT</sub>):

$$R_{\rm RT} = \frac{10^7}{f_{\rm SWRT}}$$

where,  $R_{RT}$  is the RT pin resistor in k $\Omega$ .

#### External Clock Synchronization and Switching Frequency Dithering (SYNC/DITHER)

The SYNC/DITHER pin of the MAX17692A/B can be used for either external clock synchronization or switching frequency dithering. Connect a resistor,  $R_{DITHER}$  from the RT pin to SYNC/DITHER, and a capacitor  $C_{DITHER}$  from SYNC/DITHER to GND as shown in Figure 4 for switching frequency dithering.

When the dithering function is not used, an external clock can be directly connected to the SYNC/DITHER pin as shown in <u>Figure 5</u> to synchronize the internal oscillator frequency to an external clock frequency. When both external clock synchronization and switching frequency dithering is not used, SYNC/DITHER should be connected to GND for proper converter operation.

Frequency dithering spreads the energy at the switching frequency and its harmonics over a wider frequency band; thus, reducing their peaks and helping to meet stringent EMI goals. The MAX17692A/B offers spread-spectrum frequency dithering in the range of  $\pm 4\%$  to  $\pm 12\%$  of the switching frequency. A  $21\mu$ A current source from V<sub>CC</sub> charges the C<sub>DITHER</sub> capacitor to 2V (typ). Upon reaching 2V, a sink current of  $21\mu$ A to GND discharges C<sub>DITHER</sub> to 0.4V (typ). The charging and discharging of the C<sub>DITHER</sub> capacitor generates a triangular waveform of frequency (f<sub>TRI</sub>) on the SYNC/DITHER pin with magnitude levels at 2V and 0.4V, respectively. Since the RT pin is regulated to 1.215V (typ) internally, a resistor R<sub>DITHER</sub> connected from SYNC/DITHER to RT linearly modulates the nominal switching frequency due to the triangular waveform generated on the SYNC/DITHER pin.

For the desired dithering, calculate the appropriate values for C<sub>DITHER</sub> and R<sub>DITHER</sub> using this procedure.

$$C_{\text{DITHER}} = \frac{21 \times 10^{-6}}{3.2 \times f_{\text{TRI}}}$$

where,  $f_{TRI}$  is the frequency of the triangular waveform on the SYNC/DITHER pin. The programmable range for  $f_{TRI}$  is 100Hz to 1kHz.

$$R_{\text{DITHER}} = \frac{66 \times R_{\text{RT}}}{\% \text{ DITHER}}$$

where,

R<sub>RT</sub> = Switching frequency programmable resistor.

%DITHER = Amount of dither expressed as a percentage of nominal switching frequency.

## 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

For example, setting R<sub>DITHER</sub> to 10 times of R<sub>RT</sub> generates ±6.6% dithering.

The internal oscillator can be synchronized to an external  $clock(f_{SYNC})$  by applying the external clock to the SYNC/ DITHER pin directly. The external clock is detected at the rising edge of the 9th consecutive clock cycle. Depending on the timing of 9th pulse rising edge during one time period of the internal oscillator, the switching is synchronized to the external clock frequency either on the 10th or 11th pulse of the external clock. Refer to the <u>Electrical Characteristics</u> table for recommended magnitude and pulse-width of the external clock.

The allowable external clock frequency range is from 1.10 x  $f_{SWRT}$  to 1.32 x  $f_{SWRT}$ . Note that any tolerance on the external clock should be included while complying with the given SYNC frequency range.

With external clock synchronization, the minimum off-time on LX is decided by the internal oscillator frequency, set by  $R_{RT}$ . Hence, during synchronization, the allowable maximum duty cycle ( $D_{MAXSYNC}$ ) that can be used in an application is reduced and is given by:

$$D_{\text{MAXSYNC}} = 1 - \frac{f_{\text{SYNC}}(\text{max})}{f_{\text{SWRT}}} \times (1 - D_{\text{MAXOSC}})$$

where,

D<sub>MAXOSC</sub> = Oscillator maximum duty cycle.

f<sub>SYNC</sub>(max) = Maximum external clock frequency.




Figure 4. Switching Frequency Dithering Configuration




Figure 5. External Clock Synchronization Configuration

#### Theory of No-Opto Flyback Operation (SET and FB)

The MAX17692A/B senses the LX pin voltage while the secondary diode ( $D_{OUT}$ ) is conducting. During this sensing period, the LX voltage is the sum of input voltage and reflected secondary winding voltage. Using an internal differential amplifier, the MAX17692A/B generates a current ( $I_{RFB}$ ) in the feedback resistor ( $R_{FB}$ ), which is proportional to secondary winding voltage. This current through the  $R_{FB}$  resistor also flows through the  $R_{SET}$  resistor placed between SET and GND and produces a ground referenced feedback voltage on the SET pin as shown in Figure 6.

The MAX17692A/B uses a built-in algorithm to sample the SET pin voltage when the secondary winding current is close to zero; hence, the resistive drops in the voltage across the secondary winding can be neglected. The sampled voltage on the SET pin is proportional to the sum of output voltage and secondary diode forward voltage drop. This sampled voltage feeds the inverting input of the internal error amplifier, whereas the internal reference voltage feeds the non-inverting

## 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

input of the error amplifier. The control loop regulates the sampled SET pin voltage to the internal reference voltage. The above description applies to a case where the TC/V<sub>CM</sub> pin is programmed for no temperature compensation. This operation can be expressed mathematically:

$$\frac{V_{\text{OUT}} + V_D}{K} \times \frac{R_{\text{SET}}}{R_{\text{FB}}} = V_{\text{SET}}$$

where,

V<sub>OUT</sub> = Output voltage.

V<sub>D</sub> = Output diode forward voltage drop.

K = Transformer secondary-to-primary turns-ratio (N<sub>S</sub>/N<sub>P</sub>).

 $V_{SET}$  = SET regulation voltage.




Figure 6. Simplified diagram of No-Opto Flyback Operation

#### Temperature Compensation and Common-Mode Voltage Setting (TC/V<sub>CM</sub>)

TC/V<sub>CM</sub> is a dual function pin. This pin is used to select an appropriate common-mode voltage range for proper operation of internal blocks based on the operating conditions of the converter as well as to implement temperature compensation for the output diode. The setting on the TC/V<sub>CM</sub> pin is detected during power-up and latched. The TC/V<sub>CM</sub> pin can be used to implement any one of two common-mode voltage settings (K<sub>VCM</sub>), with or without temperature compensation (Figure 7). The temperature compensation for the output diode can be programmed in the range of -1mV/°C to -2mV/°C. The TC/V<sub>CM</sub> pin voltage (V<sub>TC/VCM</sub>) is regulated at 0.55V at room temperature and has a +1.85mV/°C positive temperature coefficient. A current (I<sub>PTAT</sub>) that depends on the resistor (R<sub>TC/VCM</sub>) connected to the TC/V<sub>CM</sub> pin is applied at the SET pin to provide temperature compensation for changes in the MAX17692A/B junction temperature. This scheme assumes that the output diode temperature change tracks the MAX17692A/B junction temperature. Resistor values outside of those indicated in Figure 7 are not allowed on the TC/V<sub>CM</sub> Pin.

The above operation can be expressed mathematically as:

$$\left[\frac{(V_{OUT} + V_D)}{K} \times \frac{1}{R_{FB}} + I_{PTAT}\right] \times R_{SET} = V_{SET}$$

Based on required temperature compensation, the  $I_{PTAT}$  current can be programmed by selecting an appropriate  $R_{TC/VCM}$  resistor. The <u>Selection of Temperature Compensation Resistor (R<sub>TC/VCM</sub>)</u> section details the design procedure for the K<sub>VCM</sub> and R<sub>TC/VCM</sub> resistor selection.

# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET




Figure 7. TC/V<sub>CM</sub> Pin Configuration

#### **Overcurrent Protection/Hiccup Mode**

The MAX17692A/B provides a robust overcurrent protection scheme that protects the device in overload and output short-circuit conditions. A cycle-by-cycle current limit turns the power nMOSFET off whenever the LX current exceeds an internal peak current limit. Either one occurrence of the runaway current limit event or 16 consecutive peak current limit events triggers a hiccup mode that protects the converter by immediately suspending switching for a period of 16,384 clock cycles. Once the hiccup time-out expires, soft-start is attempted again. Refer to the *Electrical Characteristics* table for peak current and runaway current-limit values of MAX17692A/B.

# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

### **Applications Information**

#### **Transformer Design Considerations**

The MAX17692A/B is optimized for implementing discontinuous mode (DCM) flyback converters. The transformer design involves selecting a proper magnetizing inductance and transformer turns ratio along with the target switching frequency to meet the internal sampling algorithm requirements of the MAX17692A/B. Consider a design specification of minimum input voltage ( $V_{INMIN}$ ), typical input voltage ( $V_{INTYP}$ ), maximum input voltage ( $V_{INMAX}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ). The transformer design procedure described in this section ensures the DCM operation for an input voltage of  $V_{INMIN}$  and above while delivering the full-load output power ( $V_{OUT} \times I_{OUT}$ ). Based on design requirements, either the minimum operating input voltage or part start-up voltage ( $V_{START}$ ) set by the EN/UVLO divider can be selected as  $V_{INMIN}$ .

The first step in the transformer design is to arrive at the secondary to primary turns ratio K (N<sub>S</sub>/N<sub>P</sub>). The minimum turns ratio K<sub>MIN</sub> is constrained by the maximum operating voltage rating of the integrated nMOSFET (76V). The maximum voltage stress is experienced at the LX node (drain of integrated nMOSFET) when the integrated nMOSFET turns-off and energy is transferred to the output. The voltage stress at LX is the sum of the maximum operating input voltage (V<sub>INMAX</sub>), the reflected output voltage and the voltage spike due to energy stored in the leakage inductance (V<sub>LKG</sub>) of the transformer, given by the following equation:

$$V_{\text{LX}} = V_{\text{INMAX}} + \frac{(V_{\text{OUT}} + V_{D})}{\kappa} + V_{\text{LKG}}$$

where, V<sub>D</sub> is the output diode forward voltage at full load.

The leakage inductance voltage spike is limited using an external clamp circuit. Choosing a small value of clamp voltage for the  $V_{LKG}$  spike results in a higher power loss in the clamp circuit. Typically,  $V_{LKG}$  is clamped to a factor (K<sub>S</sub>), 1x to 1.5x of the reflected output voltage to limit the clamp circuit loss. Refer to the <u>Voltage Clamp Design</u> section for an appropriate clamp design.

$$V_{\text{LXMAX}} = V_{\text{INMAX}} + \frac{\left(V_{\text{OUT}} + V_D\right)}{\kappa_{\text{MIN}}} + \frac{\kappa_{\text{S}} \times \left(V_{\text{OUT}} + V_D\right)}{\kappa_{\text{MIN}}} \le 76V$$
$$\kappa_{\text{MIN}} = \frac{\left(1 + \kappa_{\text{S}}\right) \times \left(V_{\text{OUT}} + V_D\right)}{76 - V_{\text{INMAX}}}$$

The maximum duty cycle of a flyback converter to maintain DCM operation at minimum input voltage is given by,

$$D_{\text{MAX}} = \frac{V_{\text{OUT}} + V_D}{V_{\text{OUT}} + V_D + (K_{\text{MIN}} \times V_{\text{INMIN}})}$$

For the MAX17692A/B, the maximum duty cycle should be limited to  $D_{MAXOSC}$  = 0.65. If the calculated  $D_{MAX}$  for  $K_{MIN}$  in the above equation is less than the maximum duty-cycle limit ( $D_{MAXOSC}$ ), then  $K = K_{MIN}$ .

If the calculated  $D_{MAX}$  for  $K_{MIN}$  in the above equation exceeds the maximum duty-cycle limit ( $D_{MAXOSC}$ ), then the turns ratio should be recalculated using  $D_{MAXOSC}$  = 0.65 in the following equation:

$$K = \frac{(V_{OUT} + V_D) \times (1 - D_{MAXOSC})}{D_{MAXOSC} \times V_{INMIN}} = \frac{(V_{OUT} + V_D) \times 0.538}{V_{INMIN}}$$

Note that when an external clock synchronization is used,  $D_{MAXOSC}$  should be replaced with  $D_{MAXSYNC}$  while calculating the turns ratio K.

Once the turns ratio K is determined, the maximum operating duty cycle of the converter D<sub>VINMIN</sub> is given by:

$$D_{\text{VINMIN}} = \frac{V_{\text{OUT}} + V_D}{V_{\text{OUT}} + V_D + (K \times V_{\text{INMIN}})}$$

The next step is to calculate the required primary magnetizing inductance ( $L_{MAG}$ ) of the transformer. The MAX17692A/ B obtains output voltage information from the reflected output voltage on the LX node during the secondary rectifier

## 4.2V-60V No-Opto Isolated Flyback Converter with Integrated FET

conduction period. To ensure proper sampling, the secondary winding needs to conduct current for the minimum off-time (tOFF MIN, 380ns) specified in the Electrical Characteristics table. The following equation gives the minimum required magnetizing inductance that satisfies the minimum off-time with additional 100ns of design margin.

$$L_{\text{MAG_TOFF}} = 480 \times 10^{-9} \times \frac{(V_{\text{OUT}} + V_D)}{0.17 \times K}$$

where, LMAG TOFF is the minimum magnetizing inductance that satisfies the minimum off-time requirements of sampling.

The MAX17692A/B implements a minimum on time (t<sub>ON MIN</sub>) of 210ns (max) to blank the leading-edge current spike that occurs when the integrated nMOSFET turns on. The following equation gives the minimum required magnetizing inductance that satisfies the minimum on-time.

$$L_{\text{MAG}_{\text{TON}}} = \frac{210 \times 10^{-9}}{0.242} \times V_{\text{INMAX}}$$

where, L<sub>MAG TON</sub> is the minimum magnetizing inductance that satisfies the minimum on-time requirements.

The selected magnetizing inductance (L<sub>MAGSEL</sub>) should be higher than both L<sub>MAG TOFF</sub> and L<sub>MAG TON</sub>. The manufacturer tolerance for the magnetizing inductance can be in the range of  $\pm 10\%$  to  $\pm \overline{2}0\%$ . This variation should be considered in the following equation to specify the proper nominal magnetizing inductance to ensure correct outputvoltage sampling.

$$L_{\text{MAG}} = \frac{L_{\text{MAGSEL}}}{(1 - \text{TOL})}$$

where, TOL is 0.1 for 10% tolerance and 0.2 for 20% tolerance in the magnetizing inductance.

Leakage inductance should be specified and minimized to within 1% to 2% of the primary magnetizing inductance of the transformer and the transformer turns-ratio ( $N_S/N_P$ ) tolerance should be specified as ±1%.

In a DCM flyback converter, the energy stored in the primary inductance of the flyback transformer is delivered entirely to the output. The maximum switching frequency for which the converter remains in DCM (f<sub>SWDCM</sub>) at all operating conditions can be calculated as:

$$f_{\text{SWDCM}} = \frac{\left(D_{\text{VINMIN}} \times V_{\text{INMIN}}\right)^2 \times \eta}{2 \times V_{\text{OUT}} \times (I_{\text{OUT}} + I_{\text{COUT}} SS) \times L_{\text{MAG}} \times (1 + \text{TOL})}$$

where.

 $\eta$  = Converter target efficiency assumed to be in the range of 0.8 to 0.9.

ICOUT-SS = Output capacitor charging current during soft-start and, is typically 5% to 10% of the IOUT.

When SYNC/DITHER functions are not used, the nominal switching frequency (fSWRT) programmed by RRT should be

 $\frac{f_{\text{SWDCM}}}{4.00}$  or less to ensure DCM operation while delivering full load power.

When an external clock synchronization is used, the f<sub>SYNC</sub>(max) should be less than f<sub>SWDCM</sub> to ensure DCM operation. For selecting appropriate f<sub>SWRT</sub> during SYNC operation, refer to the External Clock Synchronization and Switching Frequency Dithering (SYNC/DITHER) section.

When dither function is used, the programmed  $f_{SWRT}$  should be  $\frac{f_{SWDCM}}{1.06 \times (1 + \% \text{ DITHER})}$  or less.

Note that the minimum programmable switching frequency is 100kHz (typ).

The above selection of K, LMAG, and fSWRT ensures the DCM operation at the full-load (VOUT x IOUT) of the converter down to minimum operating input voltage. With this LMAG, the converter enters continuous conduction mode (CCM) when delivering an output power greater than the full-load power (VOUT x IOUT). As the load power is further increased, the converter continues to regulate the average output voltage before hitting the primary peak current limit. When the part hits either 16 consecutive peak current limits or one runaway current limit, the MAX17692A/B enters hiccup mode operation.

## 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

When the part is operating in CCM, the output regulation degrades marginally due to errors caused by the secondary diode forward drop and transformer secondary DC-resistance drop in the primary-side sensing algorithm.

The primary winding peak current during full-load soft-start (I<sub>PEAKDCM-SS</sub>) can be calculated using this equation:

$$I_{\text{PEAKDCM}-SS} = \sqrt{\frac{2 \times V_{\text{OUT}} \times (I_{\text{OUT}} + I_{\text{COUT}-SS})}{0.94 \times f_{\text{SWRT}} \times L_{\text{MAG}} \times (1 - \text{TOL}) \times \eta}}$$

To deliver the required full-load power, the  $I_{PEAKDCM-SS}$  should be lower than the minimum value of the peak current limit ( $I_{LX-PEAK-MAX}$ ) set in the part, which is 1.11A.

When delivering full-load power, worst-case steady-state currents in the transformer windings can be calculated using these equations:

The primary winding peak current (IPEAKDCM) is given by:

$$I_{\text{PEAKDCM}} = \sqrt{\frac{2 \times V_{\text{OUT}} \times I_{\text{OUT}}}{0.94 \times f_{\text{SWRT}} \times L_{\text{MAG}} \times (1 - \text{TOL}) \times \eta}}$$

The primary RMS current (IPRIRMS) is given by:

$$I_{\text{PRIRMS}} = I_{\text{PEAKDCM}} \times \sqrt{\frac{0.94 \times f_{\text{SWRT}} \times I_{\text{PEAKDCM}} \times L_{\text{MAG}} \times (1 - \text{TOL})}{3 \times V_{\text{INMIN}}}}$$

The secondary RMS current (ISECRMS) is given by:

$$I_{\text{SECRMS}} = \frac{I_{\text{PEAKDCM}}}{K} \times \sqrt{\frac{0.94 \times f_{\text{SWRT}} \times K \times I_{\text{PEAKDCM}} \times L_{\text{MAG}} \times (1 - \text{TOL})}{3 \times (V_{\text{OUT}} + V_D)}}}$$

The transformer primary saturation current should be greater than or equal to I<sub>PEAKDCM-SS</sub>. This recommendation ensures that the transformer can reliably deliver full-load power across all operating conditions. Although the worst-case peak current limit (I<sub>LX-PEAK-MAX</sub>) of MAX17692A/B is 1.29A, it is not necessary to design the transformer to be compatible with this worst-case peak current-limit specification since the runaway current limit feature of the MAX17692A/ B protects the design if the transformer should saturate above I<sub>PEAKDCM-SS</sub>. This allows the transformer size to be optimized to match the required full-load power.

#### **Selecting a Secondary Rectifier**

In a flyback converter, since the secondary rectifier is reverse-biased when the integrated nMOSFET is conducting, the voltage stress on the rectifier is the sum of the output voltage and the reflected input voltage. Choose the rectifier with enough margin for reverse blocking voltage as indicated in the below equation.

$$V_{\text{SEC RECT}} = K_{\text{RSF}} \times (K \times V_{\text{INMAX}} + V_{\text{OUT}})$$

where,  $K_{RSF}$  is the safety factor to account for additional voltage stress on the diode due to leakage inductance. It is recommended to choose  $K_{RSF}$  in the range of 1.5-2. Select a schottky diode with low forward-voltage drop and low junction capacitance to minimize power loss.

In applications which target high efficiency, an nMOSFET can be used as a rectifier to minimize power loss. The MAX17606, secondary-side synchronous MOSFET driver is an excellent choice to implement a DCM synchronous flyback design with MAX17692A/B. For more information, go to the design resource tab on the MAX17692A/B and MAX17606 product pages.

#### Selection of Temperature Compensation Resistor (RTC/VCM)

The output diode forward voltage (V<sub>D</sub>) in the V<sub>OUT</sub> equation has a significant negative temperature coefficient ( $-1mV/^{\circ}C$  to  $-2mV/^{\circ}C$ ), which produces approximately 2% to 5% variation on the output voltage across temperatures in low output-voltage applications, such as 3.3V and 5V. To compensate for this variation, a positive temperature coefficient current is internally added to the SET pin by programming the TC/V<sub>CM</sub> pin with a resistor R<sub>TC/VCM</sub>. Follow the steps below to select the appropriate R<sub>TC/VCM</sub>:

1) From Table 1, select the factor (mf) for the selected switching frequency (f<sub>SWRT</sub>).

# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

#### Table 1. Factor mf Selection

SWITCHING FREQUENCY (kHz)	m <sub>f</sub>
100 ≤ f <sub>SWRT</sub> < 108	39000
108 ≤ f <sub>SWRT</sub> < 162	58600
162 ≤ f <sub>SWRT</sub> < 240	91100
$240 \le f_{SWRT} \le 350$	136700

2) Calculate the common mode voltage setting ( $K_{VCM}$ ) with the following equation:

$$K_{\rm VCM} = m_f \times \frac{V_{\rm OUT}}{K} \times \frac{1 - D_{\rm VINMIN}}{f_{\rm SWRT}}$$

3) Calculate the TC/V<sub>CM</sub> resistor ( $R_{TC/VCM}$ ) based on following equations.

Using the equation given in the <u>Temperature Compensation and Common-Mode Voltage Setting (TC/V<sub>CM</sub>)</u> section, and substituting the I<sub>PTAT</sub> for K<sub>VCM</sub>  $\geq$  2.5:

$$\left[\frac{(V_{\text{OUT}} + V_D)}{K} \times \frac{1}{R_{\text{FB}}} + 1.2 \times \frac{V_{\text{TC}/\text{VCM}}}{R_{\text{TC}/\text{VCM}}}\right] \times R_{\text{SET}} = V_{\text{SET}}$$

By differentiating the above equation for temperature change:

$$\frac{\frac{\delta V_D}{\delta T}}{K} \times \frac{1}{R_{\text{FB}}} = -\frac{\delta V_{\text{TC}/\text{VCM}}}{\delta T} \times \frac{1.2}{R_{\text{TC}/\text{VCM}}}$$

By combining above two equations and eliminating R<sub>FB</sub>:

$$R_{\text{TC/VCM}} = 1.2 \times \frac{R_{\text{SET}}}{V_{\text{SET}}} \times \left( 0.55 - \frac{\left(V_{\text{OUT}} + V_D\right) \times \left(\frac{\delta V_{\text{TC/VCM}}}{\delta T}\right)}{\left(\frac{\delta V_D}{\delta T}\right)} \right)$$

For K<sub>VCM</sub> < 2.5:

$$\left[\frac{(V_{OUT} + V_D)}{K} \times \frac{1}{R_{FB}} + 0.15 \times \frac{V_{TC/VCM}}{R_{TC/VCM}}\right] \times R_{SET} = V_{SET}$$

By differentiating the above equation for temperature change:

δ\/\_

$$\frac{\frac{\delta V_D}{\delta T}}{K} \times \frac{1}{R_{\text{FB}}} = -\frac{\delta V_{\text{TC/VCM}}}{\delta T} \times \frac{0.15}{R_{\text{TC/VCM}}}$$

By combining above two equations and eliminating R<sub>FB</sub>:

$$R_{\text{TC/VCM}} = 0.15 \times \frac{R_{\text{SET}}}{V_{\text{SET}}} \times \left( 0.55 - \frac{\left(V_{\text{OUT}} + V_D\right) \times \left(\frac{\delta V_{\text{TC/VCM}}}{\delta T}\right)}{\left(\frac{\delta V_D}{\delta T}\right)} \right)$$

where,

 $R_{TC/VCM}$  = Temperature compensation resistor in  $\Omega$ . Resistor values outside of those indicated in Figure 7 are not allowed.

 $V_D$  = Forward voltage drop of the secondary rectifier diode in Volts.

 $\delta V_D/\delta T$  = Temperature coefficient of the secondary rectifier diode in mV/°C, which can be obtained from the data sheet

## 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

of a secondary rectifier diode.

δV<sub>TC/VCM</sub>/δT = Internal temperature compensation coefficient (equals +1.85mV/°C).

For applications that do not require temperature compensation,

For  $K_{VCM} \ge 2.5$ , leave TC/V<sub>CM</sub> open.

For  $K_{VCM}$  < 2.5, short TC/V<sub>CM</sub> to GND.

#### Selection of SET and FB Resistors

The MAX17692A/B uses the current in the feedback resistor (R<sub>FB</sub>) placed between the FB pin and the LX node of the integrated nMOSFET to sense the reflected output voltage during the primary turn-off time. R<sub>SET</sub> should be set to  $10k\Omega$  for a  $100\mu$ A nominal current in R<sub>FB</sub>.

When temperature compensation is not needed, the equation for the feedback resistor (RFB) is:

$$R_{\rm FB} = \frac{R_{\rm SET}}{V_{\rm SET}} \times \frac{V_{\rm OUT} + V_D}{K}$$

When temperature compensation is needed, using the equation given in the <u>Temperature Compensation and Common-Mode Voltage Setting (TC/V<sub>CM</sub>)</u> section and substituting corresponding  $I_{PTAT}$ :

$$R_{\text{FB}} = \frac{V_{\text{OUT}} + V_D}{K} \times \frac{1}{\left(\frac{V_{\text{SET}}}{R_{\text{SET}}} - \frac{0.66}{R_{\text{TC}/\text{VCM}}}\right)} \text{For}K_{\text{VCM}} \ge 2.5$$
$$R_{\text{FB}} = \frac{V_{\text{OUT}} + V_D}{K} \times \frac{1}{\left(\frac{V_{\text{SET}}}{R_{\text{SET}}} - \frac{0.0825}{R_{\text{TC}/\text{VCM}}}\right)} \text{For}K_{\text{VCM}} < 2.5$$

In practice, the regulated output voltage can differ slightly from the desired output voltage due to secondary leakageinductance voltage drop and differences in output-diode voltage drop, and can require an R<sub>FB</sub> adjustment.

#### **Minimum Load Considerations**

The MAX17692A/B samples the reflected output voltage information on the primary winding during the time when the integrated nMOSFET is turned-off, and energy stored during the on-time is being delivered to the output. It is therefore mandatory for the MAX17692A/B to switch the integrated nMOSFET to sample the reflected output voltage. Hence, a minimum packet of energy needs to be delivered to the output even during light-load conditions. This minimum deliverable energy creates a minimum load requirement on the output that depends on the minimum primary peak current. For a discontinuous-mode flyback converter, the minimum deliverable load power (P<sub>OUT\_FSWRT</sub>) at f<sub>SWRT</sub> is given by:

$$P_{\text{OUT}}$$
FSWRT =  $\frac{1}{2} \times L_{\text{MAG}} \times l^2_{\text{LX}}$ -PEAK - MIN ×  $f_{\text{SWRT}}$ 

At lower power levels less than  $P_{OUT\_FSWRT}$ , the MAX17692A/B modulates the switching frequency between  $f_{SWRT}$  / 4 and  $f_{SWRT}$  to regulate the output voltage. As the load decreases further, MAX17692A/B completely transitions to operation at  $f_{SWRT}$  / 4 at a load ( $P_{OUT}$   $_{FSWRT/4}$ ) given by:

$$P_{\text{OUT}_{\text{FSWRT}/4}} = \frac{1}{8} \times L_{\text{MAG}} \times I^2_{\text{LX}-\text{PEAK}-\text{MIN}} \times f_{\text{SWRT}}$$

As the load is decreased further, MAX17692A/B modulates the switching frequency between  $f_{SWRT}$  / 4 and  $f_{SWRT}$  / 16, until the device completely settles down at  $f_{SWRT}$  / 16 at a load (P<sub>OUTMIN FSWRT/16</sub>) given by:

$$P_{\text{OUTMIN}_{\text{FSWRT}/16}} = \frac{1}{32} \times L_{\text{MAG}} \times I^2_{\text{LX}-\text{PEAK}-\text{MIN}} \times f_{\text{SWRT}}$$

At this point, the MAX17692A/B has reached its minimum load condition and cannot regulate the output voltage without this minimum load connected to the output. In the absence of a minimum load, or a load less than the "minimum load," the output voltage rises to higher values. To protect for this condition, a Zener diode of an appropriate breakdown voltage

# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

rating can be installed on the output. Care should be taken to ensure that the Zener breakdown voltage is outside the output voltage envelope in both steady-state and transient conditions. For MAX17692A/B, the guaranteed maximum for  $I_{LX-PEAK-MIN}$  is 0.242A.

#### Input Capacitor Selection

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the converter switching. Use low-ESR ceramic capacitors with high-ripple-current capability at the input. X7R capacitors are recommended in industrial applications for their temperature stability. Calculate the input capacitance using the following equations to limit the ripple voltage amplitude  $\Delta V_{IN}$  to less than 5% of the input voltage when operating at nominal input voltage,

$$C_{\text{IN}} \ge \frac{I_{\text{PEAKDCM}} \times D_{\text{VINMIN}} \times \left(1 - \frac{D_{\text{VINMIN}}}{2}\right)^2}{2 \times 0.94 \times f_{\text{SWRT}} \times \Delta V_{\text{IN}}}$$

where,

C<sub>IN</sub> = Derated input capacitance in Farads.

D<sub>VINMIN</sub> = Maximum duty cycle.

 $\Delta V_{IN}$  = Target value of input voltage ripple in Volts.

In applications where the source is located distant from the device input, an electrolytic capacitor should be added in parallel to the ceramic capacitor to provide necessary damping for potential oscillations caused by the inductance of the longer input power path and input ceramic capacitor.

#### **Output Capacitor Selection**

X7R ceramic output capacitors are preferred in industrial applications due to their stability over temperature. It should be noted that dielectric materials used in ceramic capacitors exhibit capacitance loss due to DC bias levels and should be appropriately derated to ensure the required output capacitance is obtained in the application.

The MAX17692A implements internal loop compensation for the converter stability. Based on the internal compensation, the minimum output capacitance required for stable converter operation is given by:

$$C_{\text{OUTMIN}} = \frac{3.7 \times V_{\text{OUT}} \times I_{\text{OUT}}}{\sqrt{\eta} \times f_{\text{C}} \times I_{\text{PEAKDCM}} \times V_{\text{OUT}}^2}$$

where,

 $\eta$  = Target efficiency of the converter.

C<sub>OUTMIN</sub> = Minimum derated output capacitance in Farads.

 $f_{C}$  = Target closed-loop bandwidth in Hz to be selected as 1/15 of the  $f_{SWRT}$  and below 10kHz.

For the target output ripple, the output capacitance required is given by:

$$C_{\text{OUTRIPP}} \geq \frac{I_{\text{OUT}} \times (I_{\text{PEAKDCM}} - K \times I_{\text{OUT}})^2}{0.94 \times f_{\text{SWRT}} \times I_{\text{PEAKDCM}}^2 \times V_{\text{OUT}_{\text{RIPP}}}}$$

where,

C<sub>OUTRIPP</sub> = Derated output capacitance in F.

V<sub>OUT RIPP</sub> = Target value of output voltage ripple in V.

The output capacitance (C<sub>OUTSTEP</sub>) for a given load step, required output voltage deviation ( $\Delta V_{OUT}$ ) can be estimated as:

$$C_{\text{OUTSTEP}} = \frac{t_{\text{RESPONSE}} \times (3 \times I_{\text{OUTFINAL}} - I_{\text{OUTINIT}} \times \sqrt{I_{\text{OUTINIT}} \times I_{\text{OUTFINAL}}})}{4 \times (\Delta V_{\text{OUT}})}$$

## 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

$$t_{\mathsf{RESPONSE}} \cong \left(\frac{0.33}{f_C} + \frac{1}{f_{\mathsf{SWRT}}}\right)$$

where,

COUTSTEP = Derated output capacitance in F.

I<sub>OUTINIT</sub> = Load-step start current.

IOUTFINAL = Load-step end current.

t<sub>RESPONSE</sub> = Response time of the converter.

 $\Delta V_{OUT}$  = Average output voltage deviation in Volts.

The output capacitance ( $C_{OUT}$ ) for MAX17692A should be selected to be the larger of  $C_{OUTMIN}$ ,  $C_{OUTRIPP}$ , or  $C_{OUTSTEP}$ . For stability reasons, the maximum allowed output capacitance for the MAX17692A is up to 3 x  $C_{OUTMIN}$ . If the required capacitance to meet the specifications exceeds 3 x  $C_{OUTMIN}$ , the MAX17692B with external loop compensation should be used. The output capacitance for MAX17692B should be selected to be the larger of  $C_{OUTRIPP}$  and  $C_{OUTSTEP}$ .

#### Loop Compensation (MAX17692B only)

While the MAX17692A provides ease of design and a low component count, the MAX17692B provides the designer with the flexibility of tailoring the loop compensation according to system needs.

The MAX17692B is compensated using an external frequency compensation network on the COMP pin as shown in <u>Figure 8</u>. The loop compensation values are calculated as follows,

$$R_{Z} = 3980 \times \left(\frac{f_{C}}{f_{P}}\right) \times \sqrt{\frac{V_{OUT} \times I_{OUT}}{2 \times L_{MAG} \times f_{SWRT}}}$$
$$C_{Z} = \frac{1}{2\pi \times R_{Z} \times f_{P}}$$
$$C_{P} = \frac{1}{\pi \times R_{Z} \times f_{SWRT}}$$

where,

$$f_P = \frac{1}{\pi \times \frac{V_{\text{OUT}}}{I_{\text{OUT}}} \times C_{\text{OUT}}}$$

where, C<sub>OUT</sub> is the output capacitance in Farads selected in the Output Capacitor Selection section.




Figure 8. MAX17692B Loop Compensation Arrangement

## 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

#### Voltage Clamp Design

Ideally, the integrated nMOSFET experiences a drain-source voltage stress equal to the sum of the input voltage and reflected output voltage across the primary winding when it turns off. In practice, voltage stress at LX is the sum of the maximum operating input voltage ( $V_{INMAX}$ ), the reflected output voltage and the voltage spike due to energy stored in the leakage inductance ( $V_{LKG}$ ) of the transformer.

$$V_{\rm LX} = V_{\rm INMAX} + \frac{V_{\rm OUT} + V_D}{K} + V_{\rm LKG}$$

An external clamp is used to limit the voltage across the primary winding (reflected output voltage plus leakage inductance voltage spike) such that the LX voltage does not exceed 76V. Therefore, the clamp voltage across the primary winding should be designed for:

$$V_{\text{CLAMP}} < 76 - V_{\text{INMAX}}$$

When the OVI trip point ( $V_{OVI}$ ) is selected far away from the  $V_{INMAX}$ ,  $V_{INMAX}$  should be replaced with  $V_{OVI}$  in the above equation for limiting LX voltage below 76V.

A simple Zener-diode (ZD) clamp can be used as a voltage-clamp circuit. Figure 9 shows the operating waveform of the ZD clamp. Ideally, the ZD breakdown voltage should be selected to be the same as the V<sub>CLAMP</sub>. However, in practice, the ZD breakdown voltage should be 5V to 10V below the V<sub>CLAMP</sub> to accommodate any additional voltage spike due to parasitic inductance in the clamp-circuit path, such that the LX voltage does not exceed 76V. A 0.25W power rating ZD satisfies most applications.

Select a schottky diode with a minimum reverse-voltage rating (V<sub>DSNUB</sub>) as a clamp diode (D<sub>S</sub>):

$$V_{\rm DSNUB} = V_{\rm INMAX}$$

The ZD clamp circuit only limits maximum voltage stress on the integrated nMOSFET. LX node oscillations are still present due to the interaction between leakage inductance ( $L_{LK}$ ) and the LX node capacitance ( $C_{PAR}$ ). The MAX17692A/ B uses the LX node voltage information to sample the output voltage and the earliest sampling instant is 300ns from the rising edge of the LX node. Therefore, it is important to damp the LX node ringing within 300ns.

For designs with ringing on the LX node after 300ns, an additional RC snubber across the transformer primary winding is required. Use the following steps for designing an effective RC snubber:

1) Measure the one-cycle ringing time period  $(t_1)$  for the oscillations on the LX node immediately after the clamp period.

$$t_1 = 2\pi \sqrt{L_{LK} \times C_{PAR}}$$

2) Add a test capacitance on the LX node until the time period of this ringing is increased to 1.5 to 2 times of  $t_1$ . Start with a 100pF capacitor. With the added capacitance ( $C_D$ ) measure the new one-cycle ringing time period ( $t_2$ ),

$$t_2 = 2\pi \sqrt{L_{\rm LK}} \times (C_{\rm PAR} + C_D)$$

3) Use the following formula to calculate the LX node capacitance (CPAR),

$$C_{\text{PAR}} = \frac{C_D}{\left( \left( \frac{t_2}{t_1} \right)^2 - 1 \right)}$$

4) Use the following formula to calculate the leakage inductance,

$$L_{\rm LK} = \frac{t_1^2}{\left(4 \times \pi^2 \times C_{\rm PAR}\right)}$$

5) Now, use the following equations to calculate the RC snubber values,

$$R_{C} = \sqrt{\frac{L_{LK}}{C_{PAR}}}$$
  
1.5 × C\_{PAR} ≤ C\_{C} ≤ 2 × C\_{PAR}

# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET




Figure 9. Voltage Clamp Circuit

#### Thermal Considerations

It should be ensured that the junction temperature of the devices does not exceed +125°C under all operating conditions specified for the power supply.

The total power loss in the MAX17692A/B can be calculated from the following equation:

$$P_{\text{LOSS}} = P_Q + P_{\text{COND}} + P_{\text{GATE}} + P_{\text{SW}}$$

where,

 $P_Q$  = Converter quiescent power loss.

P<sub>COND</sub> = Integrated nMOSFET conduction loss.

P<sub>GATE</sub> = Integrated nMOSFET gate capacitance loss.

 $P_{SW}$  = Switching loss in the nMOSFET due to LX node capacitance.

The converter quiescent power loss can be calculated using the following equation:

$$P_Q = V_Q \times I_Q$$

where,

 $V_Q$  = Bias voltage when  $V_{CC}$  is overdriven, or  $V_Q$  =  $V_{IN}$ , when  $V_{CC}$  is not overdriven.

 $I_Q = V_{IN}$  supply current at no load as specified in the <u>Electrical Characteristics</u> table.

The conduction loss in the integrated nMOSFET can be calculated as:

$$P_{\rm COND} = I^2_{\rm PRIRMS} \times R_{\rm DSON}$$

The gate loss is given by:

$$P_{\text{GATE}} = 40 \times V_{\text{Q}} \times f_{\text{SWRT}} \times \left[ 10 \times V_{\text{CC}} + V_{\text{INMAX}} + \frac{V_{\text{OUT}} + V_{D}}{K} \right] \times 10^{-12}$$

When the integrated nMOSFET is turned-on there exists additional capacitive loss due to the LX node capacitance. The worst-case switching loss (P<sub>SW</sub>) can be calculated using this equation:

## 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

$$P_{\text{SW}} = \frac{1}{2} \times C_{\text{PAR}} \times \left( V_{\text{INMAX}} + \frac{V_{\text{OUT}} + V_D}{K} \right)^2 \times f_{\text{SWRT}}$$

where, C<sub>PAR</sub> is the LX node capacitance which is calculated in the *Voltage Clamp Design* section.

For multilayer boards, the junction-ambient thermal resistance ( $\theta_{JA}$ ) for the MAX17692A/B is given by:

$$\theta_{JA} = 41^{\circ}C/W$$

The junction-temperature rise of the devices can be estimated at any given maximum ambient temperature ( $T_{AMAX}$ ) from the following equation:

$$T_{JMAX} = T_{AMAX} + (\theta_{JA} \times P_{LOSS})$$

#### **Design Example:**

The following industrial specification is used to demonstrate the design calculations for the MAX17692A/B-based flyback converter,

Input voltage range: 18V to 36V

Output voltage: 5V

Load current: 0.65A

#### 1. Selection of Turns-Ratio

Plug-in the V<sub>INMAX</sub>, V<sub>OUT</sub> from the above specification and use K<sub>S</sub> = 1.2, V<sub>D</sub> = 0.4V at the sample instant in the formula below to calculate the minimum require turns-ratio (K<sub>MIN</sub>):

$$K_{\rm MIN} = \frac{(1 + K_{\rm S})^* (V_{\rm OUT} + V_{\rm D})}{76 - V_{\rm INMAX}} = 0.3$$

For the present application, the K is chosen as 0.33.

Use the following equation to calculate the maximum duty cycle of the converter for the selected turns-ratio:

$$D_{\text{MAX}} = \frac{V_{\text{OUT}} + V_D}{V_{\text{OUT}} + V_D + K \times V_{\text{INMIN}}} = 0.474$$

Since  $D_{MAX} < 0.65$ , for the present design,  $D_{VINMIN} = 0.474$ .

#### 2. Magnetizing Inductance and Switching Frequency

Use the below formula established earlier in this data sheet to calculate the minimum magnetizing inductance (LMAG):

$$L_{\text{MAG}_{\text{TOF}}} = \frac{210 \times 10^{-9}}{0.242} \times V_{\text{INMAX}} = 31.2 \mu \text{H}$$
$$L_{\text{MAG}_{\text{TOFF}}} = 480 \times 10^{-9} \times \frac{V_{\text{OUT}} + V_{D}}{0.17 x K} = 46 \mu \text{H}$$

For the present application, the magnetizing inductance ( $L_{MAG}$ ) is selected as 55µH allowing ±10% tolerance. The maximum switching frequency ( $f_{SWDCM}$ ) can be calculated from the following equation with a target efficiency of  $\eta = 85\%$ .

$$f_{\text{SWDCM}} = \frac{\left(D_{\text{VINMIN}} \times V_{\text{INMIN}}\right)^2 \times \eta}{2 \times V_{\text{OUT}} \times \left(I_{\text{OUT}} + I_{\text{COUT}} - \text{SS}\right) \times L_{\text{MAG}} \times (1 + \text{TOL})}$$
$$f_{\text{SWDCM}} = \frac{(0.476 \times 18)^2 \times 0.85}{2 \times 5 \times (0.65 + 0.02) \times 55 \times 10^{-6} \times (1 + 0.1)} = 153 \text{kHz}$$

Hence, the  $f_{SWRT}$  is selected to be 145kHz.

The R<sub>RT</sub> is calculated for the selected f<sub>SWRT</sub> is:

## 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

$$R_{\rm RT} = \frac{10^7}{f_{\rm SWRT}} = 69 \rm k\Omega$$

A standard resistor of  $68.2k\Omega$  is selected for R<sub>RT</sub>.

The transformer primary peak current value depends on the output power,  $L_{MAG}$  and the  $f_{SWRT}$ . Use the below formula to calculate the steady-state peak current:

$$I_{\text{PEAKDCM}} = \sqrt{\frac{2 \times V_{\text{OUT}} \times I_{\text{OUT}}}{0.94 \times f_{\text{SWRT}} \times L_{\text{MAG}} \times (1 - \text{TOL}) \times \eta}}$$
$$I_{\text{PEAKDCM}} = \sqrt{\frac{2 \times 5 \times 0.65}{0.94 \times 145000 \times 55 \times 10^{-6} \times (1 - 0.1) \times 0.85}} = 1.06A$$

#### 3. Output Capacitor Selection

For a target bandwidth of 9.5kHz in MAX17692A,

$$C_{\text{OUT}} = \frac{3.7 \times V_{\text{OUT}} \times I_{\text{OUT}}}{\sqrt{\eta} \times f_C \times I_{\text{PEAKDCM}} \times V^2_{\text{OUT}}}$$
$$C_{\text{OUT}} = \frac{3.7 \times 5 \times 0.65}{\sqrt{0.85} \times 9500 \times 1.06 \times 5^2} = 52 \mu \text{F}$$

The output capacitance required for 1.1% output ripple is,

$$C_{OUT}(Ripple) \ge \frac{I_{OUT} \times (I_{PEAKDCM} - K \times I_{OUT})^2}{0.94 \times f_{SWRT} \times I^2 PEAKDCM \times V_{OUT}_{RIPP}}$$
$$C_{OUT}(Ripple) \ge \frac{0.65 \times (1.06 - 0.33 \times 0.65)^2}{0.94 \times 145000 \times 1.06^2 \times 55 \times 10^{-3}} = 55.2 \mu F$$

Select one 100 $\mu$ F, 6.3V, 1210 ceramic capacitors (JMK325AC7107MM-P) with an effective derated capacitance of 60 $\mu$ F at 5V.

For MAX17692B, the output capacitor is selected to limit output-voltage deviation within 3% of the rated voltage for a 50% load step. With a target bandwidth of 10kHz,

$$t_{\text{RESPONSE}} \cong \left(\frac{0.33}{f_C} + \frac{1}{f_{\text{SWRT}}}\right)$$
$$t_{\text{RESPONSE}} \cong \left(\frac{0.33}{9500} + \frac{1}{145000}\right) = 41.6\mu\text{s}$$
$$C_{\text{OUTSTEP}} = \frac{t_{\text{RESPONSE}} \times (3 \times I_{\text{OUTFINAL}} - I_{\text{OUTINIT}} - 2 \times \sqrt{I_{\text{OUTINIT}} \times I_{\text{OUTFINAL}}})}{4 \times (\Delta V_{\text{OUT}})}$$
$$C_{\text{OUTSTEP}} = \frac{41.6 \times 10^{-6} \times (3 \times 0.65 - 0.325 - 2 \times \sqrt{0.325 \times 0.65})}{4 \times 0.15} = 49\mu\text{F}$$

Select one 100 $\mu$ F, 6.3V, 1210 ceramic capacitors (JMK325AC7107MM-P) with an effective derated capacitance of 60 $\mu$ F at 5V.

Hence,  $C_{OUT}$  = 60µF for the MAX17692B design.

#### 4. Soft-Start Time Selection

For this design 5ms of soft-start time is selected. Leave SS pin open for this setting.

With 15ms soft-start time, the output capacitor charging current during soft-start is:

$$I_{\text{COUT}-SS} = \frac{C_{\text{OUT}} \times V_{\text{OUT}}}{t_{\text{SS}}} = 0.02A$$

The primary peak current during soft-start is:

$$I_{\text{PEAKDCM}-\text{SS}} = \sqrt{\frac{2 \times 5 \times (0.65 + 0.02)}{0.94 \times 145000 \times 55 \times 10^{-6} \times 0.9 \times 0.85}} = 1.08A$$

## 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

The  $I_{PEAKDCM-SS}$  is lower than the minimum value of the peak current limit ( $I_{LX-PEAK-MAX}$ ) set in the part, which is 1.116A.

#### 5. Selection of Secondary Diode

The output diode reverse-voltage rating must be higher than the sum of the output voltage and the reflected input voltage.

$$V_{\text{SEC\_RECT}} = 1.5 \times (K \times V_{\text{INMAX}} + V_{\text{OUT}})$$
  
 $V_{\text{SEC\_RECT}} = 1.5 \times (0.33 \times 36 + 5) = 25.5V$ 

The current rating of the secondary diode should be selected so that the power loss in the diode is small and the junction temperature is within limits. For the present design, SBR3U40P1 is selected.

#### 6. R<sub>TC/VCM</sub> Resistor Selection

By referring to <u>Table 1</u>, use the factor  $m_f$  = 58600, and the calculate the common mode voltage setting K<sub>VCM</sub>:

$$K_{\text{VCM}} = m_{f} \times \frac{V_{\text{OUT}}}{K} \times \frac{1 - D_{\text{VINMIN}}}{f_{\text{SWRT}}}$$
$$K_{\text{VCM}} = \frac{58600 \times 5 \times 0.524}{0.33 \times 145000} = 3.2$$

With  $K_{VCM} \ge 2.5$ , design  $R_{TC/VCM}$  based on following equation for an output diode temperature coefficient of -1.2mV/°C:

Σ١/

$$R_{\text{TC/VCM}} = 1.2 \times R_{\text{SET}} \times \left( 0.55 - \frac{(V_{\text{OUT}} + V_D) \times (\frac{\overline{\text{oV}_{\text{TC/VCM}}}}{\overline{\text{oT}}})}{\frac{\overline{\text{oV}_D}}{\overline{\text{oT}}}} \right)$$
$$R_{\text{TC/VCM}} = 1.2 \times 10000 \times \left( 0.55 - \frac{(5+0.4) \times 1.85 \times 10^{-3}}{1.2 \times 10^{-3}} \right) = 106.5 \text{k}\Omega$$

A standard resistor of  $107k\Omega$  is selected for R<sub>TC/VCM</sub>.

#### 7. R<sub>SET</sub> , R<sub>FB</sub> Resistor Selection

With  $R_{SET} = 10k\Omega$ ,  $R_{TC/VCM} = 107k\Omega$ ,  $K_{VCM} \ge 2.5$  calculate the  $R_{FB}$  as below:

$$R_{\rm FB} = \frac{\left(V_{\rm OUT} + V_D\right)}{\kappa} \times \left(\frac{1}{\frac{1}{R_{\rm SET}} - \frac{0.66}{R_{\rm TC}/\rm VCM}}\right)$$
$$R_{\rm FB} = \left(\frac{5 + 0.4}{0.33}\right) \times \left(\frac{1}{\frac{1}{10000} - \frac{0.66}{107000}}\right) = 168k\Omega$$

A standard resistor of  $169k\Omega$  is selected for R<sub>FB</sub>.

#### 8. Input Capacitor Selection

The input capacitor is chosen to have 3% ripple at a nominal 24V input voltage.

$$C_{\rm IN} \ge \frac{I_{\rm PEAKDCM} \times D_{\rm VINMIN} \times \left(1 - \frac{D_{\rm VINMIN}}{2}\right)^2}{1.88 \times f_{\rm SWRT} \times \Delta V_{\rm IN}}$$
$$C_{\rm IN} \ge \frac{1.06 \times 0.474 \times \left(1 - \frac{0.474}{2}\right)^2}{1.88 \times 145000 \times 24 \times 0.03} = 1.5 \mu {\rm F}$$

Select a 4.7µF, 50V, 0805 ceramic capacitor with a derated capacitance of 1.5µF at 24V.

# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

#### 9. Loop Compensation for MAX17692B

The loop compensation values for MAX17692B are calculated as follows

$$R_{Z} = 3980 \times \left(\frac{f_{C}}{f_{P}}\right) \times \sqrt{\frac{V_{OUT} \times I_{OUT}}{2 \times L_{MAG} \times f_{SWRT}}}$$
  
Loadpole,  $f_{P} = \frac{1}{\pi \times \frac{V_{OUT}}{I_{OUT}} \times C_{OUT}}$   
 $f_{P} = \frac{1}{\pi \times \frac{5}{0.65} \times 60 \times 10^{-6}} = 690$ Hz  
 $R_{Z} = 3980 \times \left(\frac{10000}{690}\right) \times \sqrt{\frac{5 \times 0.65}{2 \times 55 \times 10^{-6} \times 145000}} = 26k$ 

A standard 24.3k $\Omega$  is selected.

$$C_Z = \frac{1}{2\pi \times R_Z \times f_P} = 9.5 \text{nF}$$
$$C_P = \frac{1}{\pi \times R_Z \times f_S \text{WRT}} = 90 \text{pF}$$

The standard 10nF and 100pF are selected.

#### **PCB Layout Guildlines**

Careful PCB layout is critical to achieve clean and stable operation. Follow the below guidelines for good PCB layout:

1) Keep the loop area of paths carrying the pulsed currents as small as possible. In flyback design, the high frequency current path from the  $V_{IN}$  bypass capacitor through the primary-side winding and the internal nMOSFET switch is a critical loop.

2) A V<sub>CC</sub> bypass capacitor should be connected right across the V<sub>CC</sub> and GND pins of the IC.

3) A bypass capacitor should be connected across to the V<sub>IN</sub> and GND pins, and should be placed close to the IC.

4) The exposed pad of the IC should be directly connected to the GND pin of the IC.

5) When routing the circuitry around the IC, the analog small-signal ground and the power ground for switching currents must be kept separate. They should be connected together at a point where switching activity is at a minimum, typically the return terminal of the V<sub>CC</sub> bypass capacitor.

6) The R<sub>FB</sub> resistor trace length should be kept as small as possible.

7) To see the actual implementation of above guidelines, refer to the <u>MAX17692A/B EV kit</u> layouts, also available at the <u>MAX17692A/B</u> product page under the Design Resource tab.

# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

### **Typical Application Circuits**

### 24V to 5V, 0.65A MAX17692A No-Opto Flyback Application Circuit




Figure 10. 24V to 5V, 0.65A MAX17692B No-Opto Flyback Application Circuit

### 24V to 5V, 0.65A MAX17692B No-Opto Flyback Application Circuit




Figure 11. 24V to 5V, 0.65A MAX17692B No-Opto Flyback Application Circuit

# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

# **Ordering Information**

PART NUMBER	TEMP RANGE	PIN PACKAGE
MAX17692AATC+	-40°C to +125°C	12 TDFN
MAX17692AATC+T	-40°C to +125°C	12 TDFN
MAX17692BATC+	-40°C to +125°C	12 TDFN
MAX17692BATC+T	-40°C to +125°C	12 TDFN

+ Denotes lead(Pb)-free/RoHS compliance.

T = Tape and reel.

# 4.2V–60V No-Opto Isolated Flyback Converter with Integrated FET

### **Revision History**

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	12/20	Release for Market Intro	—

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated: MAX17692AATC+T MAX17692BATC+T