#### **MAX11312**

# PIXI, 12-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### **General Description**

The MAX11312 integrates a PIXI™, 12-bit, multichannel, analog-to-digital converter (ADC) and a 12-bit, multichannel, buffered digital-to-analog converter (DAC) in a single integrated circuit. This device offers 12 mixed-signal high-voltage, bipolar ports, which are configurable as an ADC analog input, a DAC analog output, a general purpose input (GPI), a general-purpose output (GPO), or an analog switch terminal. One internal and two external temperature sensors track junction and environmental temperature. Adjacent pairs of ports are configurable as a logic-level translator for open-drain devices or an analog switch.

PIXI ports provide highly flexible hardware configuration for 12-bit mixed-signal applications. The MAX11312 is best suited for applications that demand a mixture of analog and digital functions. Each port is individually configurable with up to four selectable voltage ranges within the -10V to +10V range.

The device allows for the averaging of 2, 4, 8, 16, 32, 64, or 128 ADC samples from each ADC-configured port to improve noise performance. A DAC-configured output port can drive up to 25mA. The GPIO ports can be programmed to user-defined logic levels, and a GPI coupled with a GPO forms a logic-level translator.

Internal and external temperature measurements monitor programmable conditions of minimum and maximum temperature limits, using the interrupt to notify the host if one or more conditions occur. The temperature measurement results are made available through the serial interface.

The device features an internal, low-noise 2.5V voltage reference and provides the option to use external voltage references with separate inputs for the DAC and ADC. The MAX11312 uses a 400kHz I<sup>2</sup>C-compatible serial interface, operating from a 5V analog supply and a 1.8V to 5.0V digital supply. The PIXI port supply voltages operate from a wide -12.0V to +12.0V.

The MAX11312 is available in a 32-pin TQFN, 5mm x 5mm package specified over the -40°C to +105°C temperature range.

#### **Applications**

- Base-Station RF Power Device Bias Controllers
- System Supervision and Control
- Power-Supply Monitoring
- Industrial Control and Automation
- Control for Optical Components

PIXI is a trademark of Maxim Integrated Products, Inc.


#### **Benefits and Features**

- 12 Configurable Mixed-Signal Ports Maximize Design Flexibility Across Platforms
  - Up to 12 12-Bit ADC Inputs
    - Single-Ended, Differential, or Pseudo-Differential
    - Range Options: 0 to 2.5V, ±5V, 0 to +10V, -10V to 0V
    - Programmable Sample Averaging Per ADC Port
    - Unique Voltage Reference for Each ADC PIXI Port
  - Up to 12 12-Bit DAC Outputs
    - Range Options: ±5V, 0 to +10V, -10V to 0V
    - 25mA Current Drive Capability with Overcurrent Protection
  - Up to 12 General-Purpose Digital I/Os
    - 0 to +5V GPI Input Range
    - 0 to +2.5V GPI Programmable Threshold Range
    - 0 to +10V GPO Programmable Output Range
    - Logic-Level-Shifting Between Any Two Pins
  - 60Ω Analog Switch Between Adjacent PIXI Ports
  - Internal/External Temperature Sensors, ±1°C Accuracy
- Adapts to Specific Application Requirements and Allows for Easy Reconfiguration as System Needs Change
- Configurability of Functions Enables Optimized PCB Layout
- Reduces BOM Cost with Fewer Components in a Small Footprint
  - 25mm<sup>2</sup> 32-Pin TQFN

Ordering Information appears at end of data sheet.



## **Functional Diagram**



## **Absolute Maximum Ratings**

DVDD to DGND0.3V to +6V	(AD0, AD1) to DGND0.3V to min of (V <sub>DVDD</sub> + 0.3V) or +6V
AVDD to AGND0.3V to +6V	DAC and ADC Reference Pins to AGND (DAC_REF,
AVDDIO to AVSSIO0.3V to +25V	ADC_INT_REF,)0.3V to min of (V <sub>AVDD</sub> +0.3V) or +4V
AVDDIO to AGND0.3V to +17V	Temperature Sensor Pins
AVSSIO to AGND14V to +0.3V	(D0N, D0P, D1N, D1P) to AGND0.3V to min of
AGND to AGND10.3V to +0.3V	(V <sub>AVDD</sub> + 0.3V) or +6V
AGND to DGND0.3V to +0.3V	Current into Any PORT Pin100mA
AGND1 to DGND0.3V to +0.3V	Current into Any Other Pin Except Supplies
(PORT0 to PORT11) to AGNDmax of (V <sub>AVSSIO</sub> - 0.3V)	and Ground50mA
or -14V to min of (V <sub>AVDDIO</sub> + 0.3V) or +17V	Continuous Power Dissipation (T <sub>A</sub> = +70°C) (Multilayer board)
(PORT0 to PORT11) to AGND (GPI and Bidirectional Level	TQFN (derate 34.5mW/°C above +70°C)2758.6mW
Translator Modes)0.3V to min of (V <sub>AVDD</sub> + 0.3V) or +6V	Operating Temperature Range40°C to +105°C
CNVT to DGND0.3V to min of (V <sub>DVDD</sub> + 0.3V) or +6V	Storage Temperature Range65°C to +150°C
INT to DGND0.3V to +6V	Lead Temperature (soldering, 10s)+300°C
(SDA, SCL) to DGND0.3V to +6V	Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Package Thermal Characteristics (Note 1)**

**TQFN** 

Junction-to-Case Thermal Resistance (θ<sub>JC</sub>)......1.7°C/W Junction-to-Ambient Thermal Resistance (θ<sub>JA</sub>).......29°C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

#### **Electrical Characteristics**

#### **ADC Electrical Specifications**

 $(V_{AVDD} = 4.75V \text{ to } 5.25V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V \text{ (Internal)}, f_S = 400ksps, 10V \text{ analog input range set to range 1 (0 to +10V)}. T_A = -40^{\circ}\text{C} \text{ to +105}^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C}.) \text{ (Note 2)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Note 3)			•			
Resolution			12			Bits
Integral Nonlinearity	INL				±2.5	LSB
Differential Nonlinearity	DNL	No missing codes over temperature			±1	LSB
Offset Error				±0.5	±8	LSB
Offset Error Drift				±0.002		LSB/°C
Gain Error					±11	LSB
Gain Error Drift				±0.01		LSB/°C
Channel-to-Channel Offset Matching				1		LSB
Channel-to-Channel Gain Matching				2		LSB

## **Electrical Characteristics (continued)**

#### **ADC Electrical Specifications**

 $(V_{AVDD} = 4.75 V \text{ to } 5.25 V, V_{DVDD} = 3.3 V, V_{AVDDIO} = +12.0 V, V_{AGND} = V_{DGND} = 0 V, V_{AVSSIO} = -2.0 V, V_{DACREF} = 2.5 V, V_{ADCREF} = 2.5 V$  (Internal),  $f_S = 400 \text{ksps}$ , 10V analog input range set to range 1 (0 to +10 V).  $T_A = -40 ^{\circ}\text{C}$  to +105 °C, unless otherwise noted. Typical values are at  $T_A = +25 ^{\circ}\text{C}$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE (SIN	IGLE-ENDED	INPUTS)	<u>,                                      </u>			
Signal-to-Noise Plus Distortion	SINAD	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		70		dB
Signal to Noise	SNR	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		71		dB
Total Harmonic Distortion	THD	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		-75		dB
Spurious-Free Dynamic Range	SFDR	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		75		dB
Crosstalk				-85		dB
DYNAMIC PERFORMANCE (DIF	FERENTIAL I	NPUTS)				
Signal-to-Noise Plus Distortion	SINAD	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		71		dB
Signal to Noise	SNR	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		72		dB
Total Harmonic Distortion	THD	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		-82		dB
Spurious-Free Dynamic Range	SFDR	f <sub>S</sub> = 400ksps, f <sub>IN</sub> = 10kHz		82		dB
Crosstalk				-85		dB
CONVERSION RATE						
		ADCCONV[1:0] = 00		200		
Throughput (Noto 4)		ADCCONV[1:0] = 01		250		kono
Throughput (Note 4)		ADCCONV[1:0] = 10		333		ksps
		ADCCONV[1:0] = 11		400		
		ADCCONV[1:0] = 00		3.5		
Acquisition Time		ADCCONV[1:0] = 01		2.5		
Acquisition Time	t <sub>ACQ</sub>	ADCCONV[1:0] = 10		1.5		μs
		ADCCONV[1:0] = 11		1.0		
ANALOG INPUT (All Ports)						
		Range 1	0		10	
Ab1.4- 14\/-14 (NI-4-5)		Range 2	-5		+5	.,
Absolute Input Voltage (Note 5)	V <sub>PORT</sub>	Range 3	-10		0	V
		Range 4	0		2.5	-
Innut Desistance		Range 1, 2, 3	70	100	130	kΩ
Input Resistance		Range 4	50	75	100	kΩ

#### **REF Electrical Characteristics**

 $(V_{AVDD} = 4.75V \text{ to } 5.25V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V \text{ (Internal)}, f_S = 400 \text{ksps}, 10V \text{ analog input range set to range 1 (0 to +10V)}. T_A = -40 ^{\circ}\text{C} \text{ to +105 ^{\circ}C}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25 ^{\circ}\text{C}$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ADC INTERNAL REFERENCE						
Reference Output Voltage		Internal references at T <sub>A</sub> = +25°C	2.494	2.5	2.506	V
REF Output Tempco (Note 6)	T <sub>C-VREF</sub>			±10	±25	ppm/°C
Capacitor Bypass at ADC_INT_ REF			4.7		10	μF
DAC INTERNAL REFERENCE						
Reference Output Voltage		Internal references at T <sub>A</sub> = +25°C	2.494	2.5	2.506	V
REF Output Tempco (Note 6)	T <sub>C-VREF</sub>			±10	±25	ppm/°C
Capacitor Bypass at DAC_REF			4.7		10	μF
DAC EXTERNAL REFERENCE						
Reference Input Range			1.25		2.5	V

#### **GPIO Electrical Specifications**

 $(V_{AVDD} = 5.0V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V (Internal), f_S = 400ksps, 10V analog input range set to range 1 (0 to +10V). T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
GPIO EXCEPT IN BIDIRECTIONA	L LEVEL TR	RANSLATION MODE				
Programmable Input Logic Threshold	V <sub>ITH</sub>		0.3		V <sub>DACREF</sub>	V
Input High Voltage	V <sub>IH</sub>		V <sub>ITH</sub> + 0.3			V
Input Low Voltage	V <sub>IL</sub>				V <sub>ITH</sub> - 0.3	٧
Hysteresis				±30		mV
Programmable Output Logic Level	V <sub>OLVL</sub>		0		4 x V <sub>DACREF</sub>	V
Propagation Delay from GPI Input to GPO Output in Unidirectional Level Translating Mode		Midscale threshold-5V logic swing		2		μs
BIDIRECTIONAL LEVEL TRANSL	ATION PATH	I AND ANALOG SWITCH				
Input High Voltage	V <sub>IH</sub>		1			V
Input Low Voltage	V <sub>IL</sub>				0.2	V
On-Resistance		From V <sub>AVSSIO</sub> + 2.50V to V <sub>AVDDIO</sub> -2.50V			60	Ω
Propagation Delay		10kΩ pullup resistors to rail in each side. Midvoltage to midvoltage when driving side goes from high to low			1	μs

#### **GPIO Electrical Specifications (continued)**

 $(V_{AVDD} = 5.0V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V$  (Internal),  $f_S = 400$ ksps, 10V analog input range set to range 1 (0 to +10V).  $T_A = -40$ °C to +105°C, unless otherwise noted. Typical values are at  $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG SWITCH	·					
Turn-On Delay		(Note 7)			400	ns
Turn-Off Delay		(Note 7)			400	ns
On-Time Duration		(Note 7)	1			μs
Off-Time Duration		(Note 7)	1			μs
On-Resistance		From V <sub>AVSSIO</sub> + 2.50V to V <sub>AVDDIO</sub> - 2.50V			60	Ω

#### **DAC Electrical Specifications**

 $(V_{AVDD} = 4.75V \text{ to } 5.25V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V \text{ (Internal)}, f_S = 400ksps, 10V \text{ analog input range set to range 1 (0 to +10V)}. T_A = -40^{\circ}\text{C} \text{ to +105}^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}\text{C}$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY						
Resolution	N		12			Bits
		Range 1	0		+10	
Output Range (Note 5)	V <sub>PORT</sub>	Range 2	-5		+5	V
		Range 3	-10		0	1
Integral Linearity Error	INL	From code 100 to code 3996		±0.5	±1.5	LSB
Differential Linearity Error	DNL			±0.5	±1	LSB
Offset Voltage		At code 100			±20	LSB
Offset Voltage Tempco				15		ppm/°C
Gain Error		From code 100 to code 3996	-0.6		+0.6	% of FS
Gain Error Tempco		From code 100 to code 3996		4		ppm of FS/°C
Power-Supply Rejection Ratio	PSRR			0.4		mV/V
DYNAMIC CHARACTERIST	ICS					
Output Voltage Slew Rate	SR			1.6		V/µs
Output Settling Time		To ±1 LSB, from 0 to full scale, output load capacitance of 250pF (Note 8)		40		μs
Settling Time After Current- Limit Condition				6		μs
Noise		f = 0.1Hz to 300kHz		3.8		mV <sub>P-P</sub>

#### **DAC Electrical Specifications (continued)**

 $(V_{AVDD} = 4.75V \text{ to } 5.25V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V (Internal), f_S = 400ksps, 10V analog input range set to range 1 (0 to +10V). T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TRACK-AND-HOLD						
Digital Feedthrough				5		nV∙s
Hold Step		(Note 6)		1	6	mV
Droop Rate		(Note 6)		0.3	15	mV/s

#### **Interface Digital IO Electrical Specifications**

 $(V_{AVDD} = 5.0V, V_{DVDD} = 1.62V \text{ to } 5.50V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V (Internal), f_S = 400ksps, 10V analog input range set to range 1 (0 to +10V). T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I <sup>2</sup> C IO DC SPECIFICATION						
Input Logic-High Voltage		V <sub>DVDD</sub> = 2.5V to 5.5V	0.7 x V <sub>DVDD</sub>			V
(SDA, SCL, AD0, AD1, CNVT)		V <sub>DVDD</sub> = 1.62V to 2.5V	0.85 x V <sub>DVDD</sub>			V
Input Logic-Low Voltage		V <sub>DVDD</sub> = 2.5V to 5.5V			0.3 x V <sub>DVDD</sub>	V
(SDA, SCL, AD0, AD1, CNVT)		V <sub>DVDD</sub> = 1.62V to 2.5V			0.15 x V <sub>DVDD</sub>	V
Input Leakage Current (SDA, SCL, AD0, AD1, CNVT)			-10		+10	μΑ
Input Capacitance (SDA, SCL, AD0, AD1, CNVT)				10		pF
Output Logic-Low Voltage (SDA)		I <sub>SNK</sub> = 3mA			0.4	V
Output Logic Low Voltage (INT)		I <sub>SNK</sub> = 5mA, V <sub>DVDD</sub> = 2.5V to 5.5V			0.4	V
Output Logic-Low Voltage (INT)		I <sub>SNK</sub> = 2mA, V <sub>DVDD</sub> = 1.62V to 2.5V			0.2	V
I <sup>2</sup> C TIMING REQUIREMENTS (F	ast Mode) (S	ee Figure 1)				
Serial Clock Frequency	f <sub>SCL</sub>		0		400	kHz
Bus Free Time Between STOP and START Condition	t <sub>BUF</sub>		1.3			μs
Hold Time (Repeated) START Condition	t <sub>HD;STA</sub>	After this period, first clock pulse is generated	0.6			μs
SCL Pulse-Width Low	t <sub>LOW</sub>		1.3			μs

## **Interface Digital IO Electrical Specifications (continued)**

 $(V_{AVDD}$  = 4.75V to 5.25V,  $V_{DVDD}$  = 3.3V,  $V_{AVDDIO}$  = +12.0V,  $V_{AGND}$  =  $V_{DGND}$  = 0V,  $V_{AVSSIO}$  = -2.0V,  $V_{DACREF}$  = 2.5V,  $V_{ADCREF}$  = 2.5V (Internal),  $f_S$  = 400ksps, 10V analog input range set to range 1 (0 to +10V).  $T_A$  = -40°C to +105°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 2)

SCL Pulse-Width High	tHIGH		0.6			μs
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Setup Time for Repeated START Condition	t <sub>SU;STA</sub>		0.6			μs
Data Hold Time	t <sub>HD;DAT</sub>		0		900	ns
Data Setup Time	t <sub>SU;DAT</sub>		100			ns
SDA and SCL Receiving Rise Time	t <sub>r</sub>	(Note 6)	12 x (V <sub>DVDD</sub> /5.5V)		300	ns
SDA and SCL Receiving Fall Time	t <sub>f</sub>	(Note 6)	12 x (V <sub>DVDD</sub> /5.5V)		300	ns
SDA Transmitting Fall Time	t <sub>of</sub>		12 x (V <sub>DVDD</sub> /5.5V)		250	ns
Setup Time for STOP Condition	tsu;sto		0.6			μs
Bus Capacitance Allowed	C <sub>b</sub>	V <sub>DVDD</sub> = 2.5V to 5.5V			400	pF
Pulse Width of Suppressed Spike	tsp			50		ns




Figure 1. I<sup>2</sup>C Timing

#### **Electrical Characteristics**

## **Internal and External Temperature Sensor Specifications**

 $(V_{AVDD} = 4.75V \text{ to } 5.25V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V (Internal), f_S = 400ksps, 10V analog input range set to range 1 (0 to +10V). T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ACCURACY						
Accuracy of Internal Sensor		0°C ≤ T <sub>J</sub> ≤ +80°C		±0.3	±2.0	°C
Notes 6, 9)		-40°C ≤ T <sub>J</sub> ≤ +125°C		±0.7	±5	°C
Accuracy of External Sensor (Notes 6, 9)		0°C ≤ T <sub>RJ</sub> ≤ +80°C		±0.3	±2.0	°C
		-40°C ≤ T <sub>RJ</sub> ≤ +150°C		±1.0	±5	°C
Temperature Measurement Resolution				0.125		°C
External Sensor Junction	High			68		μA
Current	Low			4		μA
External Sensor Junction	High	Series resistance cancellation mode		136		μA
Current	Low	Series resistance cancellation mode		8		μA
Remote Junction Current Conversion Ratio				17		
D0N/D1N Voltage		Internally generated		0.5		V

## **Power-Supply Specifications**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>AVDD</sub>			4.75		5.25	V
V <sub>DVDD</sub>			1.62		5.50	V
V <sub>AVDDIO</sub>			V <sub>AVDD</sub>		15.75	V
V <sub>AVSSIO</sub>			-12.0		0	V
V <sub>AVDDIO</sub> to V <sub>AVSSIO</sub>			V <sub>AVDD</sub>		24	V
		All ports in high impedance		14	18	
		LPEN = 1		11		
I <sub>AVDD</sub>		All ports in ADC-related modes		17		mA
		All ports in DAC-related modes		18		
I <sub>DVDD</sub>		Serial interface in idle mode			2	μA
I <sub>AVDDIO</sub>		All ports in mode 0			150	μA
I <sub>AVSSIO</sub>		All ports in mode 0	-400			μA

#### **Recommended VDDIO/VSSIO Supply Selection**

			ADC I	RANGE	
		-10V TO 0V	-5V TO +5V	0V TO +10V	0 TO 2.5V
NGE	-10V TO 0V	V <sub>AVDDIO</sub> = +5V V <sub>AVSSIO</sub> = -12V	V <sub>AVDDIO</sub> = +5V V <sub>AVSSIO</sub> = -12V	V <sub>AVDDIO</sub> = +10V V <sub>AVSSIO</sub> = -12V	V <sub>AVDDIO</sub> = +5V V <sub>AVSSIO</sub> = -12V
C RA	-5V TO +5V	V <sub>AVDDIO</sub> = +7V V <sub>AVSSIO</sub> = -10V	V <sub>AVDDIO</sub> = +7V V <sub>AVSSIO</sub> = -7V	V <sub>AVDDIO</sub> = +10V V <sub>AVSSIO</sub> = -7V	V <sub>AVDDIO</sub> = +7V V <sub>AVSSIO</sub> = -7V
DA	0V TO +10V	V <sub>AVDDIO</sub> = +12V V <sub>AVSSIO</sub> = -10V	V <sub>AVDDIO</sub> = +12V V <sub>AVSSIO</sub> = -5V	$V_{AVDDIO} = +12V$ $V_{AVSSIO} = -2V$	$V_{AVDDIO} = +12V$ $V_{AVSSIO} = -2V$

The values of V<sub>AVDDIO</sub> and V<sub>AVSSIO</sub> supply voltages depend on the application circuit and the device configuration.

 $\ensuremath{V_{\text{AVDDIO}}}$  needs to be the maximum of those four values:

- If one or more ports are in mode 3, 4, 5, 6, or 10 (DAC-related modes), V<sub>AVDDIO</sub> must be set, at minimum, to the
  value of the largest voltage driven by any of the ports set in those modes. For improved linearity, it is recommended
  to set V<sub>AVDDIO</sub> 2.0V above the largest voltage value.
- If one or more ports are in mode 7, 8, or 9 (ADC-related modes), V<sub>AVDDIO</sub> must be set, at minimum, to the value of the largest voltage applied to any of the ports set in those modes.
- If one or more ports are in mode 11 or 12 (Analog switch-related modes), V<sub>AVDDIO</sub> must be set, at minimum, to 2.0V above the value of the largest voltage applied to any of the ports functioning as analog switch terminals.
- V<sub>AVDDIO</sub> cannot be set lower than V<sub>AVDD</sub>.

V<sub>AVSSIO</sub> needs to be the minimum of those four values:

- If one or more ports are in mode 3, 4, 5, 6, or 10 (DAC-related modes), V<sub>AVSSIO</sub> must be set, at maximum, to the
  value of the lowest voltage driven by any of the ports set in those modes. For improved linearity, it is recommended
  to set V<sub>AVSSIO</sub> 2.0V below the lowest voltage value.
- If one or more ports are in mode 7, 8, or 9 (ADC-related modes), V<sub>AVSSIO</sub> must be set, at maximum, to the value
  of the lowest voltage applied to any of the ports set in those modes.
- If one or more ports are in mode 11 or 12 (Analog Switch-related modes), V<sub>AVSSIO</sub> must be set, at maximum, to 2.0V below the value of the lowest voltage applied to any of the ports functioning as analog switch terminals.
- V<sub>AVSSIO</sub> cannot be set higher than V<sub>AGND</sub>.

For example, the MAX11312 can operate with only one voltage supply of 5V (±5%) connected to AVDD, AVDDIO, and DVDD, and one ground of 0V connected to AGND, DGND, and AVSSIO. However, the level of performance presented in the electrical specifications requires the setting of the supplies connected to AVDDIO and AVSSIO, as previously described.

#### **Common PIXI Electrical Specifications**


 $(V_{AVDD} = 4.75V \text{ to } 5.25V, V_{DVDD} = 3.3V, V_{AVDDIO} = +12.0V, V_{AGND} = V_{DGND} = 0V, V_{AVSSIO} = -2.0V, V_{DACREF} = 2.5V, V_{ADCREF} = 2.5V (Internal), f_S = 400ksps, 10V analog input range set to range 1 (0 to +10V). T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PIXI PORTS	•					
Input Capacitance		All PIXI ports		12		pF
Input Resistance		All PIXI input pins except ADC mode	50	75	100	kΩ
Startup Time		Between stable supplies and accessing registers			100	ms
HIGH-VOLTAGE OUTPUT DRIVE	R CHARACT	ERISTICS				
Maximum Output Capacitance					250	pF
Output Low Voltage, DAC Mode		Sinking 25mA, V <sub>AVSSIO</sub> = 0V, V <sub>AVDDIO</sub> = 10V			V <sub>AVSSIO</sub> + 1.0	V
Output High Voltage, DAC Mode		Sourcing 25mA, V <sub>AVSSIO</sub> = 0V, V <sub>AVDDIO</sub> = 10V	V <sub>AVDDIO</sub> - 1.5			V
Output Low Voltage, GPO Mode		Sinking 2mA, V <sub>AVSSIO</sub> = 0V, V <sub>AVDDIO</sub> = 10V			V <sub>AVSSIO</sub> + 0.4	V
Output High Voltage, GPO Mode		Sourcing 2mA, V <sub>AVSSIO</sub> = 0V, V <sub>AVDDIO</sub> = 10V	V <sub>AVDDIO</sub> - 0.4			V
Current Limit		Short to AVDDIO		75		mA
Current Limit		Short to AVSSIO		75		mA


- **Note 2:** Electrical specifications are production tested at  $T_A = +25^{\circ}C$ . Specifications over the entire operating temperature range are guaranteed by design and characterization. Typical specifications are at  $T_A = +25^{\circ}C$ .
- Note 3: DC accuracy specifications are tested for single-ended ADC inputs only.
- Note 4: The effective ADC sample rate for port X configured in mode 6, 7, or 8 is:
- [ADC sample rate per ADCCONV]/(([number of ports in modes 6,7,8] + [1 if TMPSEL ≠ 000]) x [2<sup>#</sup> OF SAMPLES for port X])
- Note 5: See the Recommended VDDIO/VSSIO Supply Selection table for each range. For ports in modes 6, 7, 8, or 9, the voltage applied to those ports must be within the limits of their selected input range, whether in single-ended or differential mode.
- Note 6: Specification is guaranteed by design and characterization.
- Note 7: Switch controlled by GPI-configured port. One switch terminal connected to 0V, the other terminal connected to 5V through a 5mA current source. Timing is measured at the 2.5V transition point. Turn-on and turn-off delays are measured from the edge of the control signal to the 2.5V transition point. Turn-on and turn-off durations are measured between control signal transitions.
- **Note 8:** In DAC-related modes, the rate, at which PIXI ports configured in mode 1, 3, 4, 5, 6, or 10 are refreshed, is as follows: 1/(40µs x [number of ports in modes 1, 3, 4, 5, 6, 10])
- Note 9: Typical (typ) values represent the errors at the extremes of the given temperature range.

## **Typical Operating Characteristics**


(TA = +25°C, unless otherwise noted.)




(TA = +25°C, unless otherwise noted.)




(TA = +25°C, unless otherwise noted.)




(TA = +25°C, unless otherwise noted.)





(TA = +25°C, unless otherwise noted.)




(T<sub>A</sub> = +25°C, unless otherwise noted.)










## **Pin Configuration**




## **Pin Description**

PIN	NAME	FUNCTION
1	DVDD	Positive Digital Supply
2	SDA	Serial Interface Input and Output
3	SCL	Serial Interface Clock Input
4	AD0	Slave Address Bit 0
5	AD1	Slave Address Bit 1
6	INTINT	Interrupt Open-Drain Output. Active-low.
7	CNVT	ADC Trigger Control Input. Active-low.

## **Pin Description (continued)**

PIN	NAME	FUNCTION
8	ADC_INT_REF	ADC Internal Voltage Reference Output. Connect a bypass capacitor at this pin (4.7μF to 10μF).
9	DAC_REF	DAC External/Internal Voltage Reference Input. Connect a bypass capacitor at this pin (4.7μF to 10μF).
10	D0P	1 <sup>st</sup> External Temperature Sensor Positive Input
11	D0N	1 <sup>st</sup> External Temperature Sensor Negative Input
12	AVDD	Positive Analog Supply
13	AGND	Analog Ground
14	PORT0	Configurable Mixed-Signal Port 0
15	D1P	2 <sup>nd</sup> External Temperature Sensor Positive Input
16	D1N	2 <sup>nd</sup> External Temperature Sensor Negative Input
17	PORT1	Configurable Mixed-Signal Port 1
18,27	AVDDIO	Analog Positive Supply For Mixed-Signal Ports. Connect both pins to AVDDIO.
19	PORT2	Configurable Mixed-Signal Port 2
20	PORT3	Configurable Mixed-Signal Port 3
21	PORT4	Configurable Mixed-Signal Port 4
22	PORT5	Configurable Mixed-Signal Port 5
23	AVSSIO	Analog Negative Supply for Mixed-Signal Ports.
24	PORT6	Configurable Mixed-Signal Port 6
25	PORT7	Configurable Mixed-Signal Port 7
26	AGND1	Analog Ground
28	PORT8	Configurable Mixed-Signal Port 8
29	PORT9	Configurable Mixed-Signal Port 9
30	PORT10	Configurable Mixed-Signal Port 10
31	PORT11	Configurable Mixed-Signal Port 11
32	DGND	Digital Ground
_	EP	Exposed Pad. Connect EP to AVSSIO.

## Control and Monitoring Application Circuit—PA Biasing—PIXI Solution



#### **Detailed Description**

#### **Functional Overview**

The MAX11312 has 12 configurable mixed-signal I/O ports. Each port is independently configured as a DAC output, an ADC, a GPI input, a GPO, or an analog switch terminal. User-controllable parameters are available for each of those configurations. The device offers one internal and two external temperature sensors. The serial interface operates as a Fast Mode I<sup>2</sup>C-compatible interface.

The DAC is used to drive out a voltage defined by the DAC data register of the DAC-configured ports. The DAC uses either an internal or external voltage reference. The selection of the voltage reference is set for all the ports and cannot be configured on a port-by-port basis.

The ADC converts voltages applied to the ADC-configured ports. The ADC can operate in single-ended mode or in differential mode, by which any two ports can form a differential pair. The port configured as the negative input of the ADC can be used by more than one differential ADC input pairs. The ADC uses an internal voltage reference. In some configurations, the ADC uses the DAC voltage reference selection can be configured on a port-by-port basis.

Interrupts provide the host with the occurrence of userselected events through the configuration of an interrupt mask register.

#### **ADC Operations**

The ADC is a 12-bit, low-power, successive approximation analog-to-digital converter, capable of sampling a single input at up to 400ksps. The ADC's conversion rate can be programmed to 400ksps, 333ksps, 250ksps, or 200ksps. The default conversion rate setting is 200ksps. Each ADC-configured port can be programmed for one of five input voltage ranges: 0 to +10V, -5V to +5V, -10V to 0V, and 0 to +2.5V. The ADC uses the internal ADC 2.5V voltage reference or in some cases, the DAC voltage reference. The voltage reference can be selected on a port-by-port basis.

#### **ADC Control**

The ADC can be triggered using an external signal  $\overline{\text{CNVT}}$  or from a control bit.  $\overline{\text{CNVT}}$  is active-low and must remain low for a minimal duration of 0.5µs to trigger a conversion. Four configurations are available:

- Idle mode (default setting).
- Single sweep mode. The ADC sweeps sequentially the ADC-configured ports, from the lowest index port to the highest index port, once CNVT is asserted.
- Single conversion mode. The ADC performs a single conversion at the current port in the series of ADCconfigured ports when CNVT is asserted.
- Continuous sweep mode. The ADC continuously sweeps the ADC-configured ports. The CNVT port has no effect in this mode.

#### **ADC Averaging Function**

ADC-configured ports can be configured to average blocks of 2, 4, 8, 16, 32, 64, or 128 conversion results. The corresponding ADC data register is updated only when the averaging is completed, thus decreasing the throughput proportionally. If the number of samples to average is modified for a given port, the content of the ADC data register for that port is cleared before starting to average the new block of samples.

#### **ADC Mode Change**

When users change the ADC active mode (continuous sweep, single sweep, or single conversion), the ADC data registers are reset. However, ADC data registers retain content when the ADC is changed to idle mode.

#### **ADC Configurations**

The ADC can operate in single-ended, differential, or pseudo-differential mode. In single-ended mode, the PIXI port is the positive input to the ADC while the negative input is grounded internally (Figure 2). In differential mode (Figure 3), any pair of PIXI ports can be configured as inputs to the differential ADC. In pseudo-differential mode (Figure 4), one PIXI port produces the voltage applied to the negative input of the ADC, while another PIXI port forms the positive input.

The ADC data format is straight binary in single-ended mode, and two's complement in differential and pseudodifferential modes.

#### **DAC Operations**

The MAX11312 uses a 12-bit DAC, which operates at the rate of 40µs per port. Since up to 12 ports can be configured in DAC-related modes, the minimum refresh rate per port is 2.083KHz.

No external component is required to set the offset and gain of the DAC drivers. The PIXI port driver features a wide output voltage range of ±10V and high-current capability with dedicated power supplies (AVDDIO, AVSSIO).

The DAC uses either the internal or external voltage reference. Unlike the ADC, the DAC voltage reference cannot be configured on a port-by-port basis. DAC mode configuration is illustrated in Figure 5.

DAC operations can be monitored by the ADC. In such a mode, the ADC samples the DAC-configured port to allow the host to monitor that the voltage at the port is within expectations given the accuracy of the ADC and DAC. This ADC monitoring mode is shown in Figure 6.

By default, the DAC updates the DAC-configured ports sequentially. However, users can configure the DAC so that its sequence can jump to update the port that just received new data to convert. After having updated this port, the DAC continues its default sequence from that port. In that mode, users should allow a minimum of 80µs between DAC data register updates for subsequent jump operations.

In addition to port-specific DAC data registers, the host can also use the same data for all DAC-related ports using one of two preset DAC data registers.

All DAC output drivers are protected by overcurrent limit circuitry. In case of overcurrent, the MAX11312 generates an interrupt. Detailed status registers are offered to the host to determine which ports are current limited.




Figure 2. ADC with Single-Ended Input




Figure 3. ADC with Differential Inputs




Figure 4. ADC with Pseudo-Differential Input Set by DAC




Figure 5. DAC Configuration

#### General-Purpose Input and Output

Each PIXI port can be configured as a GPI or a GPO. The GPI threshold is adjusted by setting the DAC data register of that GPI port to the corresponding voltage. If the DAC data register is set at 0x0FFF, the GPI threshold is the DAC reference voltage. The amplitude of the input signal must be contained within 0V to V<sub>AVDD</sub>. The GPI-configured port can be set to detect rising edges, falling edges, either rising or falling edges, or none.

When a port is configured as GPO (Figure 8), the amplitude of its logic-one level is set by its DAC data register. If the DAC data register is set at 0x0FFF, the GPO logic-one

level is four times the DAC reference voltage. The logic-zero level is always 0V. The host can set the logic state of GPO-configured ports through the corresponding GPO data registers.

# Unidirectional and Bidirectional Level Translator Operations

By combining GPI and GPO-configured ports, unidirectional level translator paths can be formed. The signaling at the input of the path can be different from the signaling at the end (Figure 9). For example, a unidirectional path could convert a signal from 1.8V logic level to 3.3V logic level.




Figure 6. DAC Configuration with ADC Monitoring

The unidirectional path configuration allows for the transmission of signals received on a GPI-configured port to one or more GPO-configured ports.

Pairs of adjacent PIXI ports can also form bidirectional level translator paths that are targeted to operate with open-drain drivers (Figure 10). In this configuration, adjacent PIXI ports must be from the same six-channel group: PORT0 to PORT5 or PORT6 to PORT11. When used as a bidirectional level translator, the pair of PIXI ports must be accompanied with external pullup resistors to meet proper logic levels.

## Internally or Externally Controlled Analog Switch Operation

Two adjacent PIXI ports from the same group of ports (PORT0 to PORT5 or PORT6 to PORT11) can form a  $60\Omega$  analog switch that is controlled by two different configurations. Analog switches cannot be configured between programmable ports in different groups, such as between PORT5 and PORT6 or between PORT0 and PORT11. In one configuration, the switch is dynamically controlled by any other GPI-configured PIXI port, as illustrated in Figure 11. The signal applied to that GPI-configured port can be inverted.

In the other configuration, the switch is programmed to be permanently "ON" by configuring the corresponding PIXI port. To turn the switch "OFF", the host must set that PIXI port in high-impedance configuration.

#### **Power-Supply Brownout Detection**

The MAX11312 features a brownout detection circuit that monitors AVDDIO and AVDD pins. When AVDDIO goes below approximately 4.0V, an interrupt is registered, and the interrupt port is asserted if not masked. When AVDD goes below approximately 4.0V, the device resets.

#### I<sup>2</sup>C Operations

The MAX11312 serial interface is compatible with the I<sup>2</sup>C Fast Mode (SCL at 400kHz).

The MAX11312 has a configurable 7-bit slave address. The first four bits of all MAX11312 slave addresses are always 0111. Slave address bits A2, A1, and A0 are shown in <u>Table 1</u>. The AD0 and AD1 inputs are connected to any of three signals: DGND, DVDD, SDA, or SCL giving eight possible slave addresses, and allowing up to eight MAX11312 devices to share the bus.

Basic write and read transactions are structured as shown in Table 2 and Table 3, respectively. For write transactions, the targeted register content is modified only after the third byte has been fully received. A burst transaction would simply be the extension of the single register transaction, where the address is automatically incremented from one data word to the next (Table 4 and Table 5). Each time a new data sample is read or written, the register address is incremented by one until it reaches the last register

Table 1. MAX11312 Slave Addresses

DIN AD4	DIN ADO			SL	AVE ADDRE	SS		
PIN AD1	PIN AD0	A6	A5	A4	А3	A2	A1	A0
DGND	DGND	0	1	1	1	0	0	0
DGND	SDA	0	1	1	1	0	0	1
DGND	SCL	0	1	1	1	0	1	0
DGND	DVDD	0	1	1	1	0	1	1
DVDD	DGND	0	1	1	1	1	0	0
DVDD	SDA	0	1	1	1	1	0	1
DVDD	SCL	0	1	1	1	1	1	0
DVDD	DVDD	0	1	1	1	1	1	1

## Table 2. Single Register I<sup>2</sup>C Write Transaction Format

	В7	В6	B5	B4	В3	B2	B1	В0	N/ACK
START									
1 <sup>st</sup> byte			7-Bit S	lave Addre	ss[6:0]			R/WB	ACK
2 <sup>nd</sup> byte	0				Address	[6:0]			ACK
3 <sup>rd</sup> byte				Da	ata[15:8]				ACK
4 <sup>th</sup> byte				D	ata[7:0]				ACK
STOP									

## Table 3. Single Register I<sup>2</sup>C Read Transaction Format

	B7	В6	B5	B4	В3	B2	B1	В0	N/ACK
START					·				
1 <sup>st</sup> byte			7-Bit Sla	ave Addr	ess[6:0]			R/WB	ACK
2 <sup>nd</sup> byte	0				Address	[6:0]			ACK
RESTART									
1 <sup>st</sup> byte			7-Bit Sla	ave Addr	ess[6:0]			R/WB	ACK
3 <sup>rd</sup> byte				Da	ıta[15:8]				ACK
4 <sup>th</sup> byte				D	ata[7:0]				NACK (from host)
STOP									

Table 4. Multiple Register I<sup>2</sup>C Write Transaction Format

	В7	В6	B5	B4	В3	B2	B1	В0	N/ACK
START									
1 <sup>st</sup> byte			7-Bit S	Slave Addre	ess[6:0]			R/WB	ACK
2 <sup>nd</sup> byte	0				Address_	N[6:0]			ACK
3 <sup>rd</sup> byte				Dat	ta_N[15:8]				ACK
4 <sup>th</sup> byte				Da	nta_N[7:0]				ACK
5 <sup>th</sup> byte				Data	N+1[15:8	]			ACK
6 <sup>th</sup> byte				Data	a_N+1[7:0]				ACK
7 <sup>th</sup> byte				Data	 n_N+2[15:8	]			ACK
8 <sup>th</sup> byte				Data	a_N+2[7:0]				ACK
9 <sup>th</sup> byte				Data	_N+3[15:8	]			ACK
10 <sup>th</sup> byte				Data	a_N+3[7:0]				ACK
11 <sup>th</sup> byte									ACK
25 <sup>th</sup> byte				Data	_N+11[15:8	3]			ACK
26 <sup>th</sup> byte				Data	a_N+11[7:0	]			ACK
STOP									

## Table 5. Multiple Register I<sup>2</sup>C Read Transaction Format

	В7	В6	B5	B4	В3	B2	B1	В0	N/ACK
START									
1 <sup>st</sup> byte			7-Bit	t Slave Addre	ess[6:0]			R/WB	ACK
2 <sup>nd</sup> byte	0			F	Address_N[6:0	0]			ACK
RESTART									
1 <sup>st</sup> byte			7-Bit	t Slave Addre	ess[6:0]			R/WB	ACK
3 <sup>rd</sup> byte				Data_	N[15:8]				ACK
4 <sup>th</sup> byte				Data	_N[7:0]				ACK
5 <sup>th</sup> byte				Data_l	N+1[7:0]				ACK
6 <sup>th</sup> byte				Data_N	l+1[15:8]				ACK
7 <sup>th</sup> byte				Data_l	N+1[7:0]				ACK
8 <sup>th</sup> byte				Data_N	l+2[15:8]				ACK
9 <sup>th</sup> byte				Data_l	N+2[7:0]				ACK
10 <sup>th</sup> byte				Data_N	l+3[15:8]				ACK
11 <sup>th</sup> byte				Data_l	N+3[7:0]				ACK
25 <sup>th</sup> byte				Data_N	+11[15:8]				ACK
26 <sup>th</sup> byte				Data_N	l+11[7:0]				NACK (from host)
STOP									

address. The RESTART shown in <u>Tables 3</u> and  $\underline{5}$  could be replaced by a STOP followed by a START.

If a transaction targets an unused address, nothing is written within the MAX11312 for write transactions, and all zeros are read back for read transactions. Similarly, if a write transaction targets a read-only register, nothing is written to the device.

#### **Burst Transaction Address Incrementing Modes**

With a burst transaction, the address of the initial register is entered once. The data of the targeted register can then be written or read. If the serial clock keeps running without issuing RESTART, the device increments the address pointer and writes or reads the next data after the next




Figure 7. GPI Mode




Figure 8. GPO Mode

two bytes. This scheme goes on until the host produces a NACK (read transactions) or a STOP (write transactions).

There are two address incrementing modes. In one mode, the address is simply incremented by one (default mode), while in the other, the address is incremented contextually. When writing DAC data registers in a burst fashion using contextual addressing, the host would write the address of the first port that is DAC-configured (starting from the lowest port index). As long as the host does not issue a STOP and another two bytes are received, the next DAC-configured port is written. This scheme continues until the last DAC-configured port is reached. At that point, any

additional serial clock cycle results in looping back to the first DAC-configured port.

The contextual addressing scheme is only valid for writing DAC data registers, as described above, and reading ADC data registers.

#### **Interrupt Operations**

The device issues interrupts to alert the host of various events. All events are recorded by the interrupt register. The assertion of an interrupt register bit results in the assertion of the interrupt port (INT) if that interrupt bit is




Figure 9. Unidirectional Level Translator Path Mode




Figure 10. Bidirectional Level Translation Application Diagram

not masked. By default, all interrupts are masked upon power-up or reset. The interrupts are listed hereafter.

The ADCFLAG (ADC Flag) interrupt indicates that the ADC just completed a conversion or set of conversions. It is asserted either at the end of a conversion when the ADC is in single-conversion mode or at the end of a sweep when the ADC is either in single-sweep mode or continuous-sweep mode. ADCFLAG is cleared when the interrupt register is read.

The ADCDR (ADC Data Ready) interrupt is asserted when at least one ADC data register is refreshed. Since one conversion per ADC-configured port is performed per sweep, many sweeps may be required before refreshing the data register of a given ADC-configured port that utilizes the averaging function. (See the ADC Averaging Function section) To determine which ADC-configured port received a new data sample, the host must read the ADC status registers. ADCDR is cleared after the interrupt register and both ADC status registers are read subsequently.

The ADCDM (ADC Data Missed) interrupt is asserted when any ADC data register is not read by the host before new data is stored in that ADC data register. ADCDM is cleared after the interrupt register is read.

The GPIER (GPI Event Received) interrupt indicates that an event has been received on one of the GPI-configured ports. Each GPI port can be configured to generate an interrupt for an event such as detecting a rising edge, a falling edge, or either edge at the corresponding port. If the GPI port is configured to detect no edge, it is equivalent to masking the interrupt related to that port. A GPI status register allows the host to identify which port detected the event. GPIER is cleared after the interrupt register and both GPI status registers are read subsequently.

The GPIEM (GPI Event Missed) interrupt informs the host that it did not service the GPI interrupt caused by the occurrence of an event recorded by GPI status registers before another event was received on the same port. The host must read the interrupt register and the GPI status registers whenever a GPI event received interrupt occurs; otherwise, the GPIEM register is asserted upon receiving

the next event. This interrupt must be used in conjunction with the GPIER interrupt bit to operate properly. GPIEM is cleared after the interrupt register and both GPI status registers are read subsequently.

The DACOI (DAC Overcurrent) interrupt indicates that a DAC-configured port current exceeded approximately 50mA. This limit is not configurable. A DAC overcurrent status register allows the host to identify which DAC-configured port exceeded the 50mA current limit. DACOI is cleared after the interrupt register is read, and both DAC overcurrent status registers are read subsequently.

The TMPINT[2:0] (Internal Temperature Monitor) interrupt has three sources of interrupt, each independently controllable: a new internal temperature data is ready, the internal temperature value exceeds the maximum limit, or the internal temperature value is below the minimum limit. TMPINT is cleared after the interrupt register is read.

The TMPEXT1[2:0] (1st External Temperature Monitor) interrupt has three sources of interrupt, each independently controllable: a new first external temperature data is ready, the first external temperature value exceeds the maximum limit, or the first external temperature value is below the minimum limit. TMPEXT1 is cleared after the interrupt register is read.

The TMPEXT2[2:0] (2nd External Temperature Monitor) interrupt has three sources of interrupt, each independently controllable: a new second external temperature data is ready, the second external temperature value exceeds the maximum limit, or the second external temperature value is below the minimum limit. TMPEXT2 is cleared after the interrupt register is read.

The  $V_{MON}$  (High-Voltage Supply Monitor) Supply Voltage Failure) interrupt is triggered when AVDDIO supply voltage falls below 4V, approximately.  $V_{MON}$  is cleared after the interrupt register is read.




Figure 11. PIXI Ports as a Controllable Analog Switch

#### MAX11312

# PIXI, 12-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### **Temperature Sensors Overview**

The device integrates one internal and two external temperature sensors. The external sensors are diodeconnected transistors, typically a low-cost, easily mounted 2N3904 NPN type, that replace conventional thermistors or thermocouples. The external sensors' accuracy is typically ±1°C over the -40°C to +150°C temperature range with no calibration necessary. Use of a transistor with a different ideality factor produces a proportionate difference in the absolute measured temperature. Parasitic series resistance results in a temperature reading error of about 0.25°C per

Ohm of resistance. The MAX11312 features a series resistance cancellation mode (RS\_CANCEL) that eliminates this error for resistances up to  $10\Omega$ . The external sensors can also measure the die temperature of other ICs, such as microprocessors, that contain a substrate-connected diode available for temperature-sensing purposes. Temperature data can be read from the temperature data registers. The temperature data format is in two's complement, with one LSB representing  $0.125^{\circ}C$ .

# Register Description

Register bits that are shown unused do not impact device functionality and read out as "0". Register bits that are shown as reserved cannot

Device ID Interrupt ADC data status; ports 0-10 Overcurrent status; port 11 Overcurrent status; port 11 Status; port 11 Internal	NOMV	ADCST[10:6] DACOIST[10:6] GPIST[10:6]	[ <u>6</u>				3	20	9g	B5 B	B4 B3	B2		<b>6</b>	80	DEFAULT
ADC data status; ports 0-10 ADC data status; port 11 Overcurrent status; port 11 Overcurrent status; port 11 GPP status; port 11 GPP status; port 11 Internal temperature data temperature data temperature data  2nd external temperature data GPI data; port 11 GPD data; port 11 GPD data; port 11 GPD data; port 11 GPD data; port 10-0 GPD data; port 10-0 GPD data;		ADCST[10:6 DACOIST[10:6 GPIST[10:1	[0]				呂	DEVID[15:0]	-	-						0x1424
	5 5	ADCST[10:6		TmF	TmPExt1[2:0]		Ţ	TmPint[2:0]	O	DACOI GPIDM	DM GPIDR	DR ADCDM		ADCDR ,	ADCFLAG	0x0000
	5 5	DACOIST[16]	9		reserved	reserved reserved	reserved			ADCST[5:0]	[c		res	reserved	reserved	0000×0
	5 5	DACOIST[10			UNUSED	SED					reserved	/ed reserved		reserved	ADCST [11]	0000x0
	5 5	GPIST[10:4	0:6]	<u> </u>	reserved	reserved reserved	reserved			DACOIST[5:0]	:0]		res	reserved	reserved	0000×0
	5 5	GPIST[10:6			UNUSED	SED					reserved	ved reserved		reserved	DACOIST [11]	0000x0
	5 5		6]		reserved	reserved reserved	reserved			GPIST[5:0]	[[		res	reserved	reserved	0000×0
	5 5				UNUSED	SED					reserved	ved reserved		reserved	GPIST[11]	0x0000
	Б	UNUSED							TMPIN	TMPINTDAT[11:0]						0x0000
		UNUSED							TMPEX"	TMPEXT1DAT[11:0]						0000×0
	5	UNUSED							TMPEX.	TMPEXT2DAT[11:0]						0x0000
		GPIDAT[10:6]	::6]		reserved	reserved reserved	reserved			GPIDAT[5:0]	[0		res	reserved	reserved	000000
					UNUSED	SED					reserved	ved reserved		reserved	GPIDAT [11]	0000×0
		GPODAT[10:6]	]:6]		reserved	reserved reserved	reserved			GPODAT[5:0]	:0]		Les Les	reserved	reserved	0×0000
(R/W) port 11					UNUSED	SED					reserved	ved reserved		reserved	GPODAT [11]	0x0000
0x10 Device control (R/W)	Reset BRST	LPEN	RS_ CANCEL	TMPPER	F	TmPCTL[2:0]	- [	THS D/ HDN RE	DAC	ADCconv[1:0]		DACCtL[1:0]		ADCCTL[1:0]	L[1:0]	0x0000
0x11 Interrupt mask (R/W)	VMON	TmPExt2 MSK[2:0]		ËΣ	TmPExt1 MSK[2:0]		_	TmPint MSK[2:0]	۵-	DACOI GPID MSK MMSK	ID GPIDR SK MSK	DR ADCDM K MSK		ADCDR MSK	ADCFLAG MSK	0xFFFF
0x12 GPI IRQ mode; (R/W) ports 0–5	GPIMD_5[1:0]	GPIME	GPIMD_4[1:0]	GPIMD_3[1:0]	[1:0]	GPIMD_2[1:0]	2[1:0]	GPIMD_1[1:0]	[0:	GPIMD_0[1:0]	[c	reserved		reserved	/ed	000000
0x13 GPI IRQ mode; (R/W) ports 10–6	GPIMD_10[1:0]	GP	IMD_9[1:0]	GPIMD_8[1:0]	[1:0]	GPIMD_7[1:0]	[1:0]	GPIMD_6[1:0]	[0:	reserved		reserved		reserved	/ed	0000000
0x14 GPI IRQ mode; (R/W) port 11			UNL	UNUSED				reserved		reserved		reserved		GPIMD_11[1:0]	11[1:0]	000000

Maxim Integrated | 31 www.maximintegrated.com

Table 6. Register Table (Read/Write) (continued)

_																	,			
THEFT	000000	000000	000000	0x07FF	0x0800	0x07FF	008000	0x07FF	0x0800			000000	000000	0000×0	0000×0	0000×0	0000000			
6	B		NT CFG																	
Š	5		TMPINT MONCFG [1:0]																	
6	5		TMPEXT1 MONCFG [1:0]	EXT1L0[11:0]  EXT2L0[11:0]  EXT2L0[11:0]  EXT2L0[11:0]  EXERVED  ESERVED  E																
ŝ	3		TMPEXT1 MONCFG [1:0]		TMPINTHI[11:0]  TMPEXT1HI[11:0]  TMPEXT2L0[11:0]  TMPEXT2L0[11:0]  TMPEXT2L0[11:0]  TMPEXT2L0[11:0]  FUNCPRM_0[11:0]  FUNCPRM_1[11:0]  FUNCPRM_2[11:0]  FUNCPRM_2[11:0]  FUNCPRM_2[11:0]															
2	[11:0]	2[11:0]	TMPEXT2 MONCFG [1:0]	[0:1	TMPINTHI[11:0]  TMPEXT1HI[11:0]  TMPEXT2LO[11:0]  TMPEXT2LO[11:0]  TMPEXT2LO[11:0]  TMPEXT2LO[11:0]  TMPEXT2LO[11:0]  FUNCPRM_0[11:0]  FUNCPRM_2[11:0]  FUNCPRM_2[11:0]  FUNCPRM_4[11:0]  FUNCPRM_4[11:0]  FUNCPRM_4[11:0]											11:0]				
30	DACPRSTDAT1[11:0]	DACPRSTDAT2[11:0]	MT OM	MPINTHI[11	TMPINTH[[11:0]  TMPEXT1L0[11:0]  TMPEXT2L0[11:0]  TMPEXT2L0[11:0]  TMPEXT2L0[11:0]  FUNCPRM_0[11:0]  FUNCPRM_1[11:0]  FUNCPRM_2[11:0]  FUNCPRM_3[11:0]  FUNCPRM_4[11:0]  FUNCPRM_4[11:0]										reserved	reserved	reserved			
90	B DAG	DAC			TMPINTLO[11:0]  TMPEXT1HI[11:0]  TMPEXT2LO[11:0]  TMPEXT2LO[11:0]  TMPEXT2LO[11:0]  TMPEXT2LO[11:0]  FUNCPRM_0[11:0]  FUNCPRM_1[11:0]  FUNCPRM_2[11:0]  FUNCPRM_2[11:0]  FUNCPRM_5[11:0]  FUNCPRM_5[11:0]										Ē					
0	i -																			
å	8																			
9	3																			
9	$\dashv$		UNUSED																	
2			5																	
2,0	-																			
640	- ISON	UNUSED		NUSED	INUSED IN										clD_4[3:0]	FuncID_5[3:0]	reserved	reserved	reserved	
2007	i -	ר ה   		ס	UNUSED  UNUSED  UNUSED  UNUSED  reserved  reserved  FunciD_0[3:0]  FunciD_1[3:0]  FunciD_3[3:0]  FunciD_4[3:0]										Fun	Fun	_ <u>~</u>	<u> </u>	_ =	
946				7.	_	T.	_	T												
NOITGIG 2930	DAC preset	DAC preset data #2	Temperature monitor Configuration	Internal temperature high threshold	Internal temperature low threshold	1st external temperature high threshold	1st external temperature low threshold	2 <sup>nd</sup> external temperature high threshold	2 <sup>nd</sup> extemal temperature low threshold	reserved	reserved	Port 0 configuration	Port 1 configuration	Port 2 configuration	Port 3 configuration	Port 4 configuration	Port 5 configuration	reserved	reserved	reserved
000000	0x16 (R/W)	0x17 (R/W)	0x18 (R/W)	0x19 (R/W)	0x1A (R/W)	0x1B (R/W)	0x1C (R/W)	0x1D (R/W)	0x1E (R/W)	0x20 (R/W)	0x21 (R/W)	0x22 (R/W)	0x23 (R/W)	0x24 (R/W)	0x25 (R/W)	0x26 (R/W)	0x27 (R/W)	0x28 (R/W)	0x29 (R/W)	0x2A (R/W)

Table 6. Register Table (Read/Write) (continued)

ADDECC	NOITGIGOSSIG	270	770	273	670	2	640	8	00	0.1	90	40	2	60	6	20	9	THEFT
0x2B (R/W)		?	FuncID_6[3:0]	[0:6]9	:		2	3	3	i	I NOT	FUNCPRM_6[11:0]		3	<u> </u>	i	3	0000x0
0x2C (R/W)	Port 7 configuration		FuncID_7[3:0]	7[3:0]							FUN	FUNCPRM_7[11:0]	1:0]					0000x0
0x2D (R/W)	Port 8 configuration		FuncID_8[3:0]	8[3:0]							FUN	FUNCPRM_8[11:0]	1:0]					0000x0
0x2E (R/W)	Port 9 configuration		FuncID_9[3:0]	9[3:0]							FUN	FUNCPRM_9[11:0]	1:0]					0000x0
0x2F (R/W)	Port 10 configuration		FuncID_10[3:0]	10[3:0]							FUNC	FUNCPRM_10[11:0]	11:0]					0000x0
0x30 (R/W)	Port 11 configuration		FuncID_11[3:0]	11[3:0]							FUNC	FUNCPRM_11[11:0]	1:0]					0000×0
0x31 (R/W)	reserved		reserved	pe								reserved						
0x32 (R/W)	reserved		reserved	,eq								reserved						
0x33 (R/W)	reserved		reserved	,eq								reserved						
0x40 (R)	reserved		UNUSED	ED								reserved						
0x41 (R)	reserved		UNUSED	ED								reserved						
0x42 (R)	Port 0 ADC data		UNUSED	ED							ADC	ADCDAT_0[11:0]	[0:					0×0000
0x43 (R)	Port 1 ADC data		UNUSED	ED							ADC	ADCDAT_1[11:0]	[0:					0000x0
0x44 (R)	Port 2 ADC data		UNUSED	ËD							ADC	ADCDAT_2[11:0]	[0:					0x0000
0x45 (R)	Port 3 ADC data		UNUSED	ED							ADC	ADCDAT_3[11:0]	[0:					0x0000
0x46 (R)	Port 4 ADC data		UNUSED	9							ADC	ADCDAT_4[11:0]	[0:					0000x0
0x47 (R)	Port 5 ADC data		UNUSED	ËD							ADC	ADCDAT_5[11:0]	:0]					0000000
0x48 (R)	reserved		UNUSED	ED								reserved						
0x49 (R)	reserved		UNUSED	ΈD								reserved						
0x4A (R)	reserved		UNUSED	ED								reserved						
0x4B (R)	Port 6 ADC data		UNUSED	ED							ADC	ADCDAT_6[11:0]	:0]					0×0000
0x4C (R)	Port 7 ADC data		UNUSED	ED							ADC	ADCDAT_7[11:0]	:0]					0x0000
0x4D (R)	Port 8 ADC data		UNUSED	ΈD							ADC	ADCDAT_8[11:0]	[0:					0x0000
0x4E (R)	Port 9 ADC data		UNUSED	Ð							ADC	ADCDAT_9[11:0]	[0:					0x0000
0x4F (R)	Port 10 ADC data		UNUSED	ED							ADC	ADCDAT_10[11:0]	:0]					0x0000

Table 6. Register Table (Read/Write) (continued)

	1																								
DEFAULT	000000						000000	000000	000000	000000	000000	000000				000000	000000	000000	000000	000000	000000				
80																									
<b>B</b> 1																									
B2	-																								
B3																									
48	1						1:0]	[0:1	[0:1	[0:1	1:0]	[0:1				[0:1	[0:1	1:0]	1:0]	1:0]	1:0]				
B5	ADCDAT_11[11:0]	reserved	reserved	reserved	reserved	reserved	DaCDAT_0[11:0]	DaCDAT_1[11:0]	DaCDAT_2[11:0]	DaCDAT_3[11:0]	DaCDAT_4[11:0]	DaCDAT_5[11:0]	reserved	reserved	reserved	DaCDAT_6[11:0]	DaCDAT_7[11:0]	DaCDAT_8[11:0]	DaCDAT_9[11:0]	DaCDAT_10[11:0]	DaCDAT_11[11:0]	reserved	reserved	reserved	
7 B6	₹						О	О									П	П		ă	٥				
3 B7																									
B8	-																								
B3																									
B10																									
B11																									
B12																									
B13	SED .	SED	SED	SED	SED	SED	SED	SED	SED	SED	SED	SED	SED	SED	SED	SED	SED	SED	SED	SED	96	SED	SED	SED	
B14	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	UNUSED	
B15																									
DESCRIPTION	Port 11 ADC data	reserved	reserved	reserved	reserved	reserved	Port 0 DAC data	Port 1 DAC data	Port 2 DAC data	Port 3 DAC data	Port 4 DAC data	Port 5 DAC data	reserved	reserved	reserved	Port 6 DAC data	Port 7 DAC data	Port 8 DAC data	Port 9 DAC data	Port 10 DAC data	Port 11 DAC data	reserved	reserved	reserved	
ADDRESS	0x50 (R)	0x51 (R)	0x52 (R)	0x53 (R)	0x60 (R/W)	0x61 (R/W)	0x62 (R/W)	0x63 (R/W)	0x64 (R/W)	0x65 (R/W)	0x66 (R/W)	0x67 (R/W)	0x68 (R/W)	0x69 (R/W)	0x6A (R/W)	0x6B (R/W)	0x6C (R/W)	0x6D (R/W)	0x6E (R/W)	0x6F (R/W)	0x70 (R/W)	0x71 (R/W)	0x72 (R/W)	0x73 (R/W)	

# Register Detailed Description Device ID Register (Read)

BIT	FIELD NAME	DESCRIPTION
15:0	DEVID[15:0]	Device ID 0001_0100_0010_0100

## **Interrupt Register (Read)**

	upt Register	
BIT	FIELD NAME	DESCRIPTION
0	ADCFLAG	<ul> <li>ADC flag interrupt</li> <li>Asserted when the ADC completes a conversion (ADC set in single-conversion mode) or when the ADC completes a sweep (ADC set in single-sweep or continuous-sweep mode).</li> <li>No interrupt is generated when the ADC is in idle mode.</li> <li>Cleared after the interrupt register is read.</li> </ul>
1	ADCDR	<ul> <li>ADC data ready interrupt</li> <li>Asserted when any ADC data register receives a new data sample. If a port is configured to average 2<sup>N</sup> samples, it takes 2<sup>N</sup> sweeps for that port data register to be refreshed and assert ADCDR.</li> <li>Data registers are refreshed either at the end of a conversion (ADC set in single-conversion mode) or at the end of a sweep (ADC set in single-sweep or continuous-sweep mode).</li> <li>Cleared after the interrupt register is read, and after both ADCST[10:0] and ADCST[11] registers are read subsequently.</li> </ul>
2	ADCDM	ADC data missed interrupt     Asserted when the host missed reading a port's ADC data register by the time that port's ADC data register is overwritten by new data.     Cleared after the interrupt register is read.
3	GPIDR	<ul> <li>GPI event ready interrupt</li> <li>Asserted when a new event is captured by GPI-configured ports. The type of event is set by the corresponding GPI IRQ mode register. The host can then consult GPIST[10:0] and GPIST[11] registers to identify the port that caused the interrupt.</li> <li>Cleared after the interrupt register is read, and after both GPIST[10:0] and GPIST[11] are read subsequently.</li> </ul>
4	GPIDM	<ul> <li>GPI event missed interrupt</li> <li>Asserted when the host missed reading the GPI status register by the time that register is overwritten.</li> <li>Must be used in conjunction with GPIDR for proper operation.</li> <li>Cleared after the interrupt register is read, and after both GPIST[10:0] and GPIST[11] are read subsequently.</li> </ul>
5	DACOI	DAC driver overcurrent interrupt     Asserted when the DAC driver current exceeds approximately 50mA. The host can then read DACOIST[10:0] and DACOIST[11] to identify the port that caused the interrupt.     Cleared after the interrupt register is read, and after both DACOIST[10:0] and DACOIST[11] registers are read subsequently.

## **Interrupt Register (Read) (continued)**

BIT	FIELD NAME	DESCRIPTION
8:6	TMPINT[2:0]	Internal temperature interrupts  TMPINT[2]: Asserted when the internal temperature value is larger than the value stored in TMPINTHI[11:0]. Cleared after the interrupt register is read.  TMPINT[1]: Asserted when the internal temperature value is lower than the value stored in TMPINTLO[11:0]. Cleared after the interrupt register is read.  TMPINT[0]: Asserted when a new temperature value is available. Cleared after the interrupt register is read.
11:9	TMPEXT1[2:0]	<ul> <li>1st external temperature interrupts</li> <li>TMPEXT1[2]: Asserted when the 1st external temperature value is larger than the value stored in TMPEXT1HI[11:0]. Cleared after the interrupt register is read.</li> <li>TMPEXT1[1]: Asserted when the 1st external temperature value is lower than the value stored in TMPEXT1LO[11:0]. Cleared after the interrupt register is read.</li> <li>TMPEXT1[0]: Asserted when a new temperature value is available. Cleared after the interrupt register is read.</li> </ul>
14:12	TMPEXT2[2:0]	<ul> <li>2nd external temperature interrupts</li> <li>TMPEXT2[2]: Asserted when the 2nd external temperature value is larger than the value stored in TMPEXT2HI[11:0]. Cleared after the interrupt register is read.</li> <li>TMPEXT2[1]: Asserted when the 2nd external temperature value is lower than the value stored in TMPEXT2LO[11:0]. Cleared after the interrupt register is read.</li> <li>TMPEXT2[0]: Asserted when a new temperature value is available. Cleared after the interrupt register is read.</li> </ul>
15	VMON	High-voltage supply monitor interrupt     Asserted when the high voltage supply (AVDDIO) falls below approximately 4V.     Cleared after the interrupt register is read.

## **ADC Status Registers (Read)**

BIT	FIELD NAME	DESCRIPTION
7:2 15:11 0	ADCST[5:0] ADCST[10:6] ADCST[11]	<ul> <li>Status of ADC data received for ports 0 to 11</li> <li>Once new data is written in an ADC data register, the corresponding ADCST bit is asserted. The new data is written only after the set of samples to average is collected when the averaging function is enabled.</li> <li>This register content is not affected by any related interrupt mask. Activity on ADC-configured ports is recorded by this register regardless of the mask interrupt register setting.</li> <li>Cleared after the interrupt register is read, and after both ADCST[10:0] and ADCST[11] registers are read, subsequently.</li> </ul>

## **Overcurrent Status Registers (Read)**

BIT	FIELD NAME	DESCRIPTION
7:2 15:11 0	DACOIST[5:0] DACOIST[10:6] DACOIST[11]	Status of DAC drivers overcurrent for ports 0 to 11  Once a port driver exceeds approximately 50mA, the host can identify which driver caused the interrupt by reading DACOIST[10:0] and DACOIST[11].  This register content is not affected by any related interrupt mask. Activity on overcurrent detection is recorded by these registers regardless of the mask interrupt register setting.  Cleared after the interrupt register is read, and after both DACOIST[10:0] and DACOIST[11] registers are read, subsequently.

### **Internal Temperature Data Register (Read)**

BIT	FIELD NAME	DESCRIPTION
11:0	TMPINTDAT[11:0]	<ul> <li>Internal temperature measurement data</li> <li>Temperature measurement produced by the internal temperature sensor.</li> <li>The data sample is represented in two's complement, and one LSB represents 0.125°C.</li> </ul>

#### **1st External Temperature Data Register (Read)**

BIT	FIELD NAME	DESCRIPTION
11:0	TMPEXT1DAT[11:0]	<ul> <li>1st external temperature measurement data</li> <li>Temperature measurement produced by the first external temperature sensor.</li> <li>The data sample is represented in two's complement, and one LSB represents 0.125°C.</li> </ul>

#### **2nd External Temperature Data Register (Read)**

BIT	FIELD NAME	DESCRIPTION
11:0	TMPEXT2DAT[11:0]	2nd external temperature measurement data     Temperature measurement produced by the second external temperature sensor.     The data sample is represented in two's complement, and one LSB represents 0.125°C.

#### **GPI Status Registers (Read)**

BIT	FIELD NAME	DESCRIPTION
7:2 15:11 0	GPIST[5:0] GPIST[10:6] GPIST[11]	<ul> <li>Status of GPI event detection for ports 0 to 11</li> <li>Asserted when an event is detected on a GPI-configured port. The type of event to detect is set by the corresponding GPI IRQ register.</li> <li>Once a GPIDT interrupt is generated, the host can identify which GPI port(s) caused the interrupt by reading GPIST[10:0] and GPIST[11] registers.</li> <li>GPIST content is not affected by any related interrupt mask. Activity on GPI-configured ports is recorded by GPIST regardless of the mask interrupt register setting.</li> <li>Cleared after the interrupt register is read, and after both GPIST[10:0] and GPIST[11] registers are read, subsequently.</li> </ul>

## **Interrupt Mask Register (Read/Write)**

BIT	FIELD NAME	DESCRIPTION
0	ADCFLAGMSK	ADC flag interrupt mask     Masks ADCFLAG interrupt bit when asserted.     In ADC continuous-sweep mode, INT is asserted for 100nS at the end of each sweep whether ADCFLAG interrupt is cleared or not.     1: Prevents the assertion of ADCFLAG interrupt bit from pulling INT low.     0: Allows the assertion of ADCFLAG interrupt bit to pull INT low.
1	ADCDRMSK	ADC data ready interrupt mask  Masks ADCDR interrupt bit when asserted.  1: Prevents the assertion of ADCDR interrupt bit from pulling INT low.  O: Allows the assertion of ADCDR interrupt bit to pull INT low.
2	ADCDMMSK	ADC data missed interrupt mask     Masks ADCDM interrupt bit when asserted.     1: Prevents the assertion of ADCDM interrupt bit from pulling INT low.     0: Allows the assertion of ADCDM interrupt bit to pull INT low.
3	GPIDRMSK	<ul> <li>GPI event ready interrupt</li> <li>Masks GPIDR interrupt bit when asserted.</li> <li>Supersedes the settings in the GPI IRQ Mode registers.</li> <li>1: Prevents the assertion of GPIDR interrupt bit from pulling INT low.</li> <li>0: Allows the assertion of GPIDR interrupt bit to pull INT low.</li> </ul>
4	GPIDMMSK	GPI event missed interrupt mask     Masks GPIDM interrupt bit when asserted.     Can be deasserted only if GPIDRMSK is deasserted.     1: Prevents the assertion of GPIDM interrupt bit from pulling INT low.     O: Allows the assertion of GPIDM interrupt bit to pull INT low.
5	DACOIMSK	DAC driver overcurrent interrupt mask  Masks DACOI interrupt bit when asserted.  1: Prevents the assertion of DACOI interrupt bit from pulling INT low.  0: Allows the assertion of DACOI interrupt bit to pull INT low.
8:6	TMPINTMSK[2:0]	<ul> <li>Internal temperature interrupt mask</li> <li>Masks TMPINT[2:0] interrupt bits when asserted on a bit-by-bit basis.</li> <li>1: Prevents the assertion of TMPINT[i] interrupt bit from pulling INT low (0≤i≤2).</li> <li>O: Allows the assertion of TMPINT[i] interrupt bit to pull INT low (0≤i≤2).</li> </ul>
11:9	TMPEXT1MSK[2:0]	1st external temperature interrupt mask         Masks TMPEXT1[2:0] interrupt bits when asserted on a bit-by-bit basis.         1: Prevents the assertion of TMPEXT1[i] interrupt bit from pulling INT low (0≤i≤2).         0: Allows the assertion of TMPEXT1[i] interrupt bit to pull INT low (0≤i≤2).
14:12	TMPEXT2MSK[2:0]	<ul> <li>2nd external temperature interrupt mask</li> <li>Masks TMPEXT2[2:0] interrupt bits when asserted on a bit-by-bit basis.</li> <li>1: Prevents the assertion of TMPEXT2[i] interrupt bit from pulling INT low (0≤i≤2).</li> <li>0: Allows the assertion of TMPEXT2[i] interrupt bit to pull INT low (0≤i≤2).</li> </ul>
15	VMONMSK	High-voltage supply monitor mask  Masks VMON interrupt bit when asserted.  1: Prevents the assertion of VMON interrupt bit from pulling INT low.  O: Allows the assertion of VMON interrupt bit to pull INT low.

## **GPI IRQ Mode Registers (Read/Write)**

BIT	FIELD NAME	DESCRIPTION
5:4 7:6 9:8 11:10 13:12 15:14 7:6 9:8 11:10 13:12 15:14 1:0	GPIMD_0[1:0] GPIMD_1[1:0] GPIMD_2[1:0] GPIMD_3[1:0] GPIMD_4[1:0] GPIMD_5[1:0] GPIMD_6[1:0] GPIMD_7[1:0] GPIMD_8[1:0] GPIMD_9[1:0] GPIMD_10[1:0] GPIMD_11[1:0]	<ul> <li>GPI interrupt request mode for ports 0 to 11</li> <li>Each input port is controlled by GPIMD, a 2-bit code.</li> <li>For a given port i (0≤i≤11): <ul> <li>GPIMD_i[1:0] = 00: GPIST[i] is never asserted</li> <li>GPIMD_i[1:0] = 01: GPIST[i] is asserted upon detection of a positive edge</li> <li>GPIMD_i[1:0] = 10: GPIST[i] is asserted upon detection of a negative edge</li> <li>GPIMD_i[1:0] = 11: GPIST[i] is asserted upon detection of a positive or a negative edge</li> </ul> </li> </ul>

## **Device Control Register (Read/Write)**

BIT	FIELD NAME	DESCRIPTION
1:0	ADCCTL[1:0]	<ul> <li>ADC conversion mode selection</li> <li>00: Idle mode – The ADC does not perform any conversion.</li> <li>01: Single sweep – The ADC performs one conversion for each of the ADC-configured ports sequentially. The assertion of CNVT triggers the single sweep. The sweep starts with the ADC-configured port of lowest index and stops with the ADC-configured port of highest index.</li> <li>10: Single conversion – The ADC performs one conversion for the current port. It starts with the lowest index port that is ADC-configured, and it progresses to higher index ports as CNVT is asserted.</li> <li>11: Continuous sweep – This mode is not controlled by CNVT. The ADC continuously sweeps the ADC-configured ports.</li> </ul>
3:2	DACCTL[1:0]	<ul> <li>DAC mode selection</li> <li>00: Sequential update mode for DAC-configured ports.</li> <li>01: Immediate update mode for DAC-configured ports. The DAC-configured port that received new data is the next port to be updated. After updating that port, the DAC-configured port update sequence continues from that port onward. A minimum of 80μs must be observed before requesting another immediate update.</li> <li>10: All DAC-configured ports use the same data stored in DACPRSTDAT1[11:0].</li> <li>11: All DAC-configured ports use the same data stored in DACPRSTDAT2[11:0].</li> </ul>
5:4	ADCCONV[1:0]	ADC conversion rate selection  Oo: ADC conversion rate of 200ksps (default)  Oo: ADC conversion rate of 250ksps  10: ADC conversion rate of 333ksps  11: ADC conversion rate of 400ksps

### **Device Control Register (Read/Write) (continued)**

BIT	FIELD NAME	DESCRIPTION
6	DACREF	DAC voltage reference selection      0: External reference voltage     1: Internal reference voltage
7	THSHDN	<ul> <li>Thermal shutdown enable</li> <li>0: Thermal shutdown function disabled.</li> <li>1: Thermal shutdown function enabled. If the internal temperature monitor is enabled, and if the internal temperature is measured to be larger than 145°C, the device is reset, thus bringing all channels to high-impedance mode and setting all registers to their default value.</li> </ul>
10:8	TMPCTL[2:0]	Temperature monitor selection  TMPCTL[0]: Internal temperature monitor (0: disabled; 1: enabled)  TMPCTL[1]: 1st external temperature monitor (0: disabled; 1: enabled)  TMPCTL[2]: 2nd external temperature monitor (0: disabled; 1: enabled)
11	TMPPER	Temperature conversion time control  0: Default conversion time setting. Selected for junction capacitance filter < 100pF.  1: Extended conversion time setting. Selected for junction capacitance filter from 100pF to 390pF
12	RS_CANCEL	Temperature sensor series resistor cancellation mode      0: Temperature sensor series resistance cancellation disabled.      1: Temperature sensor series resistance cancellation enabled.
13	LPEN	Power mode selection  O: Default power mode for normal operations  1: Lower power mode. The analog ports are in high-impedance mode. The device can be brought out of the lower power mode by deasserting this bit. The device would then undergo the regular power-on sequence.
14	BRST	<ul> <li>Serial interface burst-mode selection</li> <li>0: Default address incrementing mode. The address is automatically incremented by "1" in burst mode.</li> <li>1: Contextual address incrementing mode. In burst mode, the address automatically points to the next ADC- or DAC-configured port data register. Specifically, when reading ADC data (writing DAC data), the serial interface reads (writes to) only the data registers of those ports that are ADC-configured (DAC-configured). This mode applies to ADC data read and DAC data write, not DAC data read.</li> </ul>
15	RESET	Soft reset control  Self-clearing soft reset register, equivalent to power-on reset.

## **GPI Data Registers (Read)**

BIT	FIELD NAME	DESCRIPTION
		Data received on GPI ports 0 to 11
7:2	GPIDAT[5:0]	The data received on GPI-configured ports can be read by the host.
15:11	GPIDAT[10:6]	For a given port i (0≤i≤11)
0	GPIDAT[11]	GPIDAT[i] = 0: A logic zero level is received at GPI port i
		GPIDAT[i] = 1: A logic one level is received at GPI port i

### **GPO Data Registers (Read/Write)**

BIT	FIELD NAME	DESCRIPTION
		Data transmitted through GPO ports 0 to 11
7:2 15:11 0	GPODAT[5:0] GPODAT[10:6] GPODAT[11]	<ul> <li>Data written by the host to be transmitted through the GPO-configured ports</li> <li>For a given port i (0 ≤ I ≤ 11):</li> <li>GPIDAT[i] = 0: A logic zero level is transmitted through GPO port i</li> <li>GPIDAT[i] = 1: A logic one level is transmitted through GPO port i</li> </ul>

### **DAC Preset Data Registers (Read/Write)**

BIT	FIELD NAME	DESCRIPTION
		DAC preset data register 1 and 2
11:0	DACPRSTDAT1[11:0]	DAC data used by all ports configured in a DAC-related mode (1, 3, 4, 5, 6, and 10)      The DAC data used by all ports configured in a DAC-related mode (1, 3, 4, 5, 6, and 10)      The DAC data used by all ports configured in a DAC-related mode (1, 3, 4, 5, 6, and 10)      The DAC data used by all ports configured in a DAC-related mode (1, 3, 4, 5, 6, and 10)      The DAC data used by all ports configured in a DAC-related mode (1, 3, 4, 5, 6, and 10)      The DAC data used by all ports configured in a DAC-related mode (1, 3, 4, 5, 6, and 10)      The DAC data used by all ports configured in a DAC-related mode (1, 3, 4, 5, 6, and 10)      The DAC data used by all ports configured in a DAC data used by all ports configured by all ports configured in a DAC data used by all ports config
11:0	DACPRSTDAT2[11:0]	Writing to these registers does not alter the contents of the DAC data registers

### **Temperature Monitor Configuration Register (Read/Write)**

BIT	FIELD NAME	DESCRIPTION
1:0	TMPINTMONCFG[1:0]	Number of samples averaged for calculating the internal temperature  output 00: 4 samples 01: 8 samples 10: 16 samples 11: 32 samples
3:2	TMPEXT1MONCFG[1:0]	Number of samples averaged for calculating the 1st external temperature  output 00: 4 samples 01: 8 samples 10: 16 samples 11: 32 samples
5:4	TMPEXT2MONCFG[1:0]	Number of samples averaged for calculating the 2nd external temperature  output 00: 4 samples 01: 8 samples 10: 16 samples 11: 32 samples

#### **Internal Temperature Monitor High Threshold Register (Read/Write)**

BIT	FIELD NAME	DESCRIPTION			
11:0	TMPINTHI[11:0]	Internal temperature monitor high threshold  Maximum temperature value beyond which TMPINT[2] is asserted.  This value is represented in two's complement; one LSB represents 0.125°C.			

#### **Internal Temperature Monitor Low Threshold Register (Read/Write)**

BIT	FIELD NAME	DESCRIPTION			
11:0	TMPINTLO[11:0]	<ul> <li>Internal temperature monitor low threshold</li> <li>Minimum temperature value below which TMPINT[1] is asserted.</li> <li>This value is represented in two's complement; one LSB represents 0.125°C.</li> </ul>			

#### 1st External Temperature Monitor High Threshold Register (Read/Write)

BIT	FIELD NAME	DESCRIPTION
11:0	TMPEXT1HI[11:0]	1st external temperature monitor high threshold  • Maximum temperature value beyond which TMPEXT1[2] is asserted.
11.0	TIMP EXTITITION	This value is represented in two's complement; one LSB represents 0.125°C.

#### 1st External Temperature Monitor Low Threshold Register (Read/Write)

BIT	FIELD NAME	DESCRIPTION
11:0	TMPEXT1LO[11:0]	<ul> <li>1st external temperature monitor low threshold</li> <li>Minimum temperature value below which TMPEXT1[1] is asserted.</li> <li>This value is represented in two's complement; one LSB represents 0.125°C.</li> </ul>

#### 2nd External Temperature Monitor High Threshold Register (Read/Write)

BIT	FIELD NAME	DESCRIPTION
11:0	TMPEXT2HI[11:0]	<ul> <li>2nd external temperature monitor high threshold</li> <li>Maximum temperature value beyond which TMPEXT2[2] is asserted.</li> <li>This value is represented in two's complement; one LSB represents 0.125°C.</li> </ul>

#### 2nd External Temperature Monitor Low Threshold Register (Read/Write)

BIT	FIELD NAME	DESCRIPTION
11:0	TMPEXT2LO[11:0]	2nd external temperature monitor low threshold  • Minimum temperature value below which TMPEXT2[1] is asserted.
		This value is represented in two's complement; one LSB represents 0.125°C.

## Port Configuration Registers (Read/Write)

BIT	FIELD NAME	DESCRIPTION								
		<ul> <li>FUNCPRM_i[4:0]: ASSOCIATED PORT</li> <li>Defines the port to use in conjunction with a port configured in mode 4, 8, or 11.</li> <li>The associated port addresses are:</li> <li>FUNCPRM_i[7:5]: # OF SAMPLES (for ADC-related functional modes only)</li> <li>Defines the number of samples to be captured and averaged before loading the result in the port's ADC data register. The coding of the number of samples is 2# OF SAMPLES. The number of samples to average can be 1, 2, 4, 8, 16, 32, 64, or 128.</li> </ul>								
		Associated Port Name	Correspond	ling Address						
		P0	0x02							
		P1	0x03							
		P2	0x04							
		P3	0x05							
		P4	0x06							
		P5	0x07							
		P6	0x0B							
	FUNCPRM_0[11:0]	P7	0x0C							
	FUNCPRM_1[11:0] FUNCPRM_2[11:0] FUNCPRM_3[11:0] FUNCPRM_4[11:0] FUNCPRM_5[11:0] FUNCPRM_6[11:0] FUNCPRM_7[11:0] FUNCPRM_8[11:0] FUNCPRM_9[11:0]	P8	0x0D							
		P9		0x0E						
i		P10 P11	0x0F	0x10						
11:0		range of ports configured in								
	FUNCPRM_10[11:0] FUNCPRM_11[11:0]	VOLTAGE RANGE CODES	ADC VOLTAGE RANGE (V	/) DAC VOLTAGE RANGE (V)						
	FUNCPRIN_TI[TI:0]	000	No Range Selected	No Range Selected						
		001	0 to +10	0 to +10						
		010	-5 to +5	-5 to +5						
		011	-10 to 0	-10 to 0						
		100	0 to +2.5	-5 to +5						
		101	Reserved	Reserved						
		110	0 to +2.5	0 to +10						
		111	Reserved	Reserved						
		FUNCPRM_i[11]: INV (for GPI-or Asserted to invert the data  0: Data received from G	ection reference ference determined by DACRI	only) d port.						

## Port Configuration Registers (Read/Write) (continued)

BIT	FIELD NAME	DESCRIPTION
15:12	FUNCID_0[3:0] FUNCID_1[3:0] FUNCID_2[3:0] FUNCID_4[3:0] FUNCID_5[3:0] FUNCID_6[3:0] FUNCID_7[3:0] FUNCID_8[3:0] FUNCID_9[3:0] FUNCID_10[3:0] FUNCID_11[3:0]	<ul> <li>Functional mode for port i (0≤i≤11)</li> <li>When switching from one mode to another, it is recommended to first switch to the high-impedance mode. The duration for which the device may need to stay in the transitional high-impedance mode depends on the application and hardware configuration.</li> <li>0000: Mode 0 - High impedance</li> <li>The port is configured in high-impedance mode.</li> <li>0001: Mode 1 - Digital input with programmable threshold, GPI (Figure 7)</li> <li>The port is configured as a GPI whose threshold is set through the DAC data register. The DAC data register for that port needs to be set to the value corresponding to the intended input threshold voltage. Any input voltage above that programmed threshold is reported as a logic one. The input voltage must be between 0V and 5V.</li> <li>To avoid false interrupts, the port's GPIERMSK register bit must be asserted. The DAC data register can then be set for the desired threshold voltage. It may take up to 1ms for the threshold voltage to be effective. The port's GPIMD register bit is set next. At that point, GPIERMSK can be deasserted for the port to start detecting events. The data resulting from the comparison between the threshold voltage and the voltage at the port can be read from the corresponding GPIDAT register bit.</li> </ul>
		<ul> <li>0010: Mode 2 - Bidirectional level translator terminal (Figure 10)</li> <li>Any pair of adjacent ports can form a bidirectional level translator path. Only the lower index port of the pair needs to be configured to enable this mode. The other port (index + 1) must be set in high-impedance mode.</li> <li>Ports 5 and 11 cannot be set in mode 2.</li> <li>The activity on this port is observable through its GPI path. The GPI-related registers are configured as described for mode 1.</li> </ul>

## Port Configuration Registers (Read/Write) (continued)

BIT	FIELD NAME	DESCRIPTION
		<ul> <li>0011: Mode 3 - Register-driven digital output with DAC-controlled level, GPO (Figure 8)</li> <li>The port is configured as a GPO driven by the corresponding GPODAT register bit.         The logic one level is set by the DAC data register of that port.     </li> <li>The port's DAC data register needs to be set first. It may require up to 1ms for the port to be ready to produce the desired logic one level. At that point, the port can be set in mode 3. The logic level at the port is then controlled by the corresponding GPODAT register bit.</li> </ul>
		The port is configured as a GPO forming the output of a unidirectional level translator path. The input port of that path is specified by the functional parameter, ASSOCIATED PORT, and that port must be separately configured in GPI mode. The port's DAC data register defines the logic one level. The data received by the GPI-configured port is transmitted by this port configured in mode 4.  The data from the associated GPI-configured port can be inverted by asserting the functional parameter INV.
		<ul> <li>Multiple ports configured in mode 4 can refer to the same GPI-configured port through the functional parameter, ASSOCIATED PORT. Therefore, one GPI-configured port can transmit its data to multiple ports configured in mode 4.</li> <li>To avoid false interrupts and unexpected activity at the port configured in mode 4, the GPI port must be configured before this port is configured in mode 4.</li> <li>Functional parameters to be set: INV, ASSOCIATED PORT</li> </ul>
		<ul> <li>0101: Mode 5 - Analog output for DAC (Figure 5)         The port's DAC data register must be set for the desired voltage at the port. It may take up to 1ms for the port to reflect the data written in the DAC data register.     </li> <li>Functional parameters to be set: RANGE (codes 001, 010, and 011 apply to this mode).</li> </ul>
		<ul> <li>0110: Mode 6 - Analog output for DAC with ADC monitoring (Figure 6)</li> <li>In addition to the functionality of mode 5, the port is sampled by the ADC. The result of the ADC conversion is stored in the port's ADC data register. The host can access that register to monitor the voltage at the port.</li> <li>When the ADC input voltage range is set from 0V to 2.5V, (RANGE = 100 or 110), the DAC data register value must be limited to the range of values corresponding to 0V to 2.5V at the port. Internally, the DAC data register value is clipped, so that the PIXI port voltage is contained within a range from 0V to 5V to prevent device damage.</li> <li>Functional parameters to be set: AVR, RANGE</li> <li>0111: Mode 7 - Positive analog input to single-ended ADC (Figure 2)</li> <li>The port is configured as a single-ended ADC input.</li> <li>Functional parameters to be set: RANGE, # OF SAMPLES</li> <li>1000: Mode 8 - Positive analog input to differential ADC (Figure 3)</li> <li>The port is configured as a differential ADC positive input.</li> <li>Functional parameters to be set: RANGE, # OF SAMPLES, ASSOCIATED PORT</li> </ul>

## Port Configuration Registers (Read/Write) (continued)

BIT	FIELD NAME	DESCRIPTION
		<ul> <li>1001: Mode 9 - Negative analog input to differential ADC</li> <li>The port is configured as a differential ADC negative input.</li> <li>The number of samples to average is defined by the associated positive port. The functional parameter RANGE must be identical to that used by the corresponding positive port.</li> <li>A port configured in mode 9 can be associated to more than one port configured in mode 8.</li> <li>Functional parameter to be set: RANGE</li> </ul>
		<ul> <li>1010: Mode 10 - Analog output for DAC and negative analog input to differential ADC (Figure 4)</li> <li>While this port drives the voltage corresponding to its DAC data register, it also operates as the negative input for the ADC.</li> <li>The number of samples to average is defined by the associated positive port. The functional parameter RANGE must be identical to that used by the corresponding positive port.</li> <li>A port configured in mode 10 can be associated to more than one port configured in mode 8.</li> <li>When the ADC input voltage range is set from 0V to 2.5V (RANGE = 100 or 110), the DAC data register value must be limited to the range of values corresponding to 0V to 2.5V at the port. Internally, the DAC data register value is clipped, so that the PIXI port voltage is contained within a range from 0V to 5V to prevent device damage.</li> <li>Functional parameter to be set: RANGE</li> </ul>
		<ul> <li>1011: Mode 11 - Terminal to GPI-controlled analog switch (Figure 11)</li> <li>In this mode, two adjacent ports can be connected together through an analog switch controlled by a GPI-configured port (designated by the functional parameter ASSOCIATED PORT). This function involves three ports. The switch controlling port needs to be separately configured in GPI mode. Only the port with the lower index needs to be configured in mode 11. The port with the higher index can be configured in any other mode, except mode 2. If the port of higher index operates in an ADC-related mode (mode 6, 7, 8, or 9), the signals applied to the port in mode 11 must comply with the input voltage range for which the port of higher index is configured.</li> <li>Ports 5 and 11 cannot be configured in mode 11, as there is no switch between ports 5and6 andbetweenports 11 and 0.</li> <li>Functional parameters to be set: INV, ASSOCIATED PORT</li> <li>1100: Mode 12 - Terminal to register-controlled analog switch</li> <li>This mode is identical to Mode 11, except that the switch remains closed as long as this</li> </ul>

**Table 7. Port Functional Modes** 

	7. T OIL T directional		FUNC	ID[3:0]						FUN	NCPR	M[11:0]					
MODE	DESCRIPTION	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	High impedance	0	0	0	0												
1	Digital input with programmable threshold, GPI	0	0	0	1												
2	Bidirectional level translator terminal	0	0	1	0												
3	Register-driven digital output with DAC-controlled level, GPO	0	0	1	1												
4	Unidirectional path output with DAC-controlled level, GPO	0	1	0	0	INV							Д	SSO	CIATEI	) POF	ΥT*
5	Analog output for DAC	0	1	0	1		F	RANGE									
6	Analog output for DAC with ADC monitoring	0	1	1	0	0	F	RANGE									
7	Positive analog input to single-ended ADC	0	1	1	1	0	F	RANGE	<b>E</b>	# C	F SAI	MPLES					
8	Positive analog input to differential ADC	1	0	0	0	0	F	RANGE	Ē	# OF SAMPLES			ASSOCIATED PORT			₹T*	
9	Negative analog input to differential ADC	1	0	0	1	0	F	RANGE	Ē								
10	Analog output for DAC and negative analog input to differential ADC (pseudo-differential mode)	1	0	1	0	0	F	RANGE	Ē								
11	Terminal to GPI- controlled analog switch	1	0	1	1	INV							Д	SSO	CIATEI	D POF	₹T*
12	Terminal to register- controlled analog switch	1	1	0	0												

<sup>\*</sup>Port must be configured separately to a compatible mode.

## **ADC Data Registers (Read)**

BIT	FIELD NAME	DESCRIPTION
11:0	ADCDAT_0[11:0] ADCDAT_1[11:0] ADCDAT_2[11:0] ADCDAT_3[11:0] ADCDAT_4[11:0] ADCDAT_5[11:0] ADCDAT_6[11:0] ADCDAT_6[11:0] ADCDAT_7[11:0] ADCDAT_8[11:0] ADCDAT_9[11:0] ADCDAT_10[11:0] ADCDAT_10[11:0] ADCDAT_11[11:0]	<ul> <li>ADC data for port i (0≤i≤11)</li> <li>12-bit data produced by the ADC when converting the analog input signal on port i.</li> <li>The conversion result is represented in straight binary for ports configured in single-ended mode (modes 6, 7), and in two's complement for ports configured as an ADC positive input (mode 8) in differential or pseudo-differential mode (mode 9). The ADC data register of the port configured as an ADC negative input in differential (mode 9) or pseudo-differential mode (mode 10) contains 0x0000.</li> </ul>

### **DAC Data Registers**

BIT	FIELD NAME	DESCRIPTION
11:0	DACDAT_0[11:0] DACDAT_1[11:0] DACDAT_2[11:0] DACDAT_3[11:0] DACDAT_4[11:0] DACDAT_5[11:0] DACDAT_6[11:0] DACDAT_7[11:0] DACDAT_8[11:0] DACDAT_9[11:0] DACDAT_10[11:0] DACDAT_10[11:0] DACDAT_11[11:0]	DAC data for port i (0≤i≤11)  12-bit DAC data for port i.  The data is represented in straight binary.




Figure 12. Flow Chart for Initial Configuration of PIXI Ports

#### **Configuration Software (GUI)**

To simplify use of the MAX11312, Maxim has created a GUI for customers to easily configure the device for unique application needs with a simple drag and drop. The software generates register addresses and corresponding register values. Figure 13 shows an example of this software with a few function connections.




Figure 13. Example of GUI to Develop Configuration File

## **Configuration Software Output File**

SUPPLY	VOLTAGE
AVSSIO	-2.5
AVDDIO	12.5
DVDD	3.3
AVDD	5
DAC_REF	2.5
ADC_EXT_REF	2.5

NAME	ADDRESS	VALUE	DESCRIPTION
gpo_data_P10P6_P5P0	0x0D	0x0000	GPO data for PIXI ports P10 to P6 and P5 to P0
gpo_data_P11	0x0E	0x0000	GPO data for PIXI port P11
device_control	0x10	0x00c0	Device main control register
interrupt_mask	0x11	0xffff	Interrupt mask register
gpi_irqmode_P5_P0	0x12	0x0000	GPI ports P5 to P0 mode register
gpi_irqmode_P10_P6	0x13	0x0000	GPI ports P10 to P6 mode register
gpi_irqmode_P11	0x14	0x0000	GPI port P11 mode register
dac_preset_data_1	0x16	0x0000	DAC preset data #1
dac_preset_data_2	0x17	0x0000	DAC preset data #2
tmp_mon_cfg	0x18	0x0000	Temperature monitor configuration
tmp_mon_int_hi_thresh	0x19	0x07ff	Internal temperature monitor high threshold
tmp_mon_int_lo_thresh	0x1A	0x0800	Internal temperature monitor low threshold
tmp_mon_ext1_hi_thresh	0x1B	0x07ff	1st external temperature monitor high threshold
tmp_mon_ext1_lo_thresh	0x1C	0x0800	1st external temperature monitor low threshold
tmp_mon_ext2_hi_thresh	0x1D	0x07ff	2nd external temperature monitor high threshold
tmp_mon_ext2_lo_thresh	0x1E	0x0800	2nd external temperature monitor low threshold
reserved_20	0x20	0x0000	Configuration register for (reserved) N.C.
reserved_21	0x21	0x0000	Configuration register for (reserved) N.C.
port_cfg_p0	0x22	0x7100	Configuration register for PIXI port P0 Single Ended ADC
port_cfg_p1	0x23	0x5100	Configuration register for PIXI port P1 DAC
port_cfg_p2	0x24	0x9100	Configuration register for PIXI port P2 Differential ADC (+)
port_cfg_p3	0x25	0x9100	Configuration register for PIXI port P3 Differential ADC (-)
port_cfg_p4	0x26	0x6100	Configuration register for PIXI port P4 DAC with ADC Monitoring
port_cfg_p5	0x27	0x1000	Configuration register for PIXI port P5 GPI
reserved_28	0x28	0x0000	Configuration register for (reserved) N.C.
reserved_29	0x29	0x0000	Configuration register for (reserved) N.C.

## **Configuration Software Output File (continued)**

NAME	ADDRESS	VALUE	DESCRIPTION
reserved_2A	0x2A	0x0000	Configuration register for (reserved) N.C.
port_cfg_p6	0x2B	0x3000	Configuration register for PIXI port P6 GPO
port_cfg_p7	0x2C	0x0000	Configuration register for PIXI port P7 Software Controlled Analog Switch
port_cfg_p8	0x2D	0x0000	Configuration register for PIXI port P8 Software Controlled Analog Switch
port_cfg_p9	0x2E	0x1000	Configuration register for PIXI port P9 Level Translator
port_cfg_p10	0x2F	0x4009	Configuration register for PIXI port P10 Level Translator
port_cfg_p11	0x30	0x5100	Configuration register for PIXI port P11 DAC
reserved_31	0x31	0x0000	Configuration register for (reserved) N.C.
reserved_32	0x32	0x0000	Configuration register for (reserved) N.C.
reserved_33	0x33	0x0000	Configuration register for (reserved) N.C.
reserved_60	0x60	0x0000	DAC data register for (reserved) N.C.
reserved_61	0x61	0x0000	DAC data register for (reserved) N.C.
dac_data_port_p0	0x62	0x0000	DAC data register for PIXI port P0 Single Ended ADC
dac_data_port_p1	0x63	0x0000	DAC data register for PIXI port P1 DAC
dac_data_port_p2	0x64	0x0000	DAC data register for PIXI port P2 Differential ADC (+)
dac_data_port_p3	0x65	0x0000	DAC data register for PIXI port P3 Differential ADC (-)
dac_data_port_p4	0x66	0x0000	DAC data register for PIXI port P4 DAC with ADC Monitoring
dac_data_port_p5	0x67	0x0666	DAC data register for PIXI port P5 GPI
reserved_68	0x68	0x0000	DAC data register for (reserved) N.C.
reserved_69	0x69	0x0000	DAC data register for (reserved) N.C.
reserved_6A	0x6A	0x0000	DAC data register for (reserved) N.C.
dac_data_port_p6	0x6B	0x0666	DAC data register for PIXI port P6 GPO
dac_data_port_p7	0x6C	0x0000	DAC data register for PIXI port P7 Software Controlled Analog Switch
dac_data_port_p8	0x6D	0x0000	DAC data register for PIXI port P8 Software Controlled Analog Switch
dac_data_port_p9	0x6E	0x0666	DAC data register for PIXI port P9 Level Translator
dac_data_port_p10	0x6F	0x0666	DAC data register for PIXI port P10 Level Translator
dac_data_port_p11	0x70	0x0000	DAC data register for PIXI port P11 DAC
reserved_71	0x71	0x0000	DAC data register for (reserved) N.C.
reserved_72	0x72	0x0000	DAC data register for (reserved) N.C.
reserved_73	0x73	0x0000	DAC data register for (reserved) N.C.

#### Layout, Grounding, Bypassing

For best performance, use PCBs with a solid ground plane. Ensure that digital and analog signal lines are separated from each other. Do not run analog and digital (especially clock) lines parallel to one another or digital lines underneath the MAX11312 package. Noise in AVDD, AGND, AVDDIO, AVSSIO, ADC\_REF\_INT, and DAC\_REF affects the device performance. Bypass AVDD, DVDD, AVDDIO, and AVSSIO to ground with 0.1µF and

10μF bypass capacitors. Bypass ADC\_INT\_REF and DAC\_REF to ground with capacitors whose values are shown in the *REF Electrical Characteristics* table. Place the bypass capacitors as close as possible to the respective pins and minimize capacitor lead and trace lengths for best supply-noise rejection. For optimum heat dissipation, connect the exposed pad (EP) to a large copper area, such as a ground plane.

#### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE	
MAX11312GTJ+	-40°C to +105°C	32 TQFN-EP*	
MAX11312GTJ+T	-40°C to +105°C	32 TQFN-EP*	

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

EP = Exposed pad.

#### **Chip Information**

PROCESS: BICMOS

#### **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
32 TQFN-EP	T3255+9	<u>21-0140</u>	<u>90-100015</u>

<sup>\*</sup>T = Tape and reel.

#### MAX11312

### PIXI, 12-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC, Analog Switches, and GPIO

#### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	2/16	Initial release	_
1	7/19	Updated TOC5–8	12

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX11312GTJ+ MAX11312GTJ+T