Evaluates: MAX11261

General Description

The MAX11261PMB peripheral module (Pmod[™]) provides the necessary hardware to interface to the MAX11261, a 24-bit, 6-channel, 16ksps, integrated PGA delta-sigma ADC to any system that utilizes Pmod-compatible expansion ports configurable for I²C communication. The peripheral module includes a graphical user interface (GUI) that provides communication from the target device to the PC through the USB2PMB2#. The peripheral module can operate in multiple modes:

Using USB2PMB2# Adapter: In "standalone" mode, the peripheral module is connected to the PC through a USB2PMB2# adapter board and performs a subset of the complete peripheral module functions with limitations for sample rate, sample size, and no support for coherent sampling.

User-Supplied I²C Mode: The peripheral module provides a 12-pin Pmod-style header for user-supplied I²C interface to connect the signals for SCL, SDA, RSTB, and RDYB.

Ordering Information appears at end of data sheet.

The peripheral module includes Windows XP[®], Windows[®] 7, Windows 8.1, and Windows 10-compatible software for exercising the features of the IC. The peripheral module GUI allows different sample sizes, adjustable sampling rates, internal or external reference options, and graphing software that includes the FFT and histogram of the sampled signals.

The peripheral module can be powered by a local +3.3V supply and comes installed with a MAX11261ENX+ in a 36-bump wafer-level package (WLP).

Features

- Various Sample Sizes and Sample Rates
- Time Domain, Frequency Domain, and Histogram Plotting
- On-Board Voltage Reference (MAX6071)
- Proven PCB Layout
- Fully Assembled and Tested



MAX11261 EV Board Photo

Windows are registered trademarks and registered service marks of Microsoft Corporation.



Evaluates: MAX11261

Quick Start

Required Equipment

- MAX11261PMB1 EV kit (includes micro-USB cable)
- USB2PMB2 USB to I²C interface board
- Windows PC

Note: In the following sections, software-related items are identified by bolding. Text in **bold** refers to items directly from the EV kit software. Text in **bold and underlined** refers to items from the Windows operating system.

Procedure

The EV kit is fully assembled and tested. Follow the steps below to verify board operation:

- Visit <u>http://www.maximintegrated.com</u> and search for MAX11261 product page. Click on the **Design Resources** tab. The software associated with this part will be listed under **Software**.
- 2) Connect the MAX11261PMB1 board to the USB-2PMB2 board.
- Connect the USB cable from the PC to the USB2PMB2 board. Windows may require some time to install its device driver.
- Open the EV kit GUI, MAX11261EVKit.exe and select Device→MAX11261PMB option (or MAX11261PMB).
- 5) In the center of the **Configuration** tab, inside the **Delta-Sigma Modulator** block, set **Conversion Mode** to **Single Continuous** and then click **Convert** and **Read All**. The status will be updated with the measurement data. See <u>Figure 1</u>.
- 6) On the Scope tab, click Capture. A data sample is collected and plotted on the graph. The frequency spectrum can be viewed on the FFT tab. The Scope, DMM, Histogram, and FFT tabs support data capture for Single Continuous mode.
- In the center of the Configuration tab, inside the Delta-Sigma Modulator block, set Conversion Mode to Continuous and then click Convert and Read All.
- 8) On the Scope tab, click Capture. A data sample is collected and plotted on the graph. The frequency spectrum can be viewed on the FFT tab. The Single Continuous and Continuous modes support different sets of sample rates. The Scope, DMM, Histogram, and FFT tabs support data capture for Continuous mode.
- 9) In the center of the **Configuration** tab, inside the

Delta-Sigma Modulator block, set Conversion **Mode** to **Single Cycle** and then click **Convert** and **Read All**. (**Note:** The Scope, DMM, Histogram, and FFT tabs do not support data capture for Single Cycle mode, so the **Capture** button will be disabled in this mode.)

- 10) In the **Scan Mode** tab, inside **Read Data** group, click **Scan** to ensure that the Conversion mode has been set to Single Cycle.
- 11) In the Sequence Settings group, click Enable All Channels to configure channels CH0-CH5 to be scanned in order, with GPO0-5 assigned to individual channels. The channels can be scanned in any order, and the GPO's can be assigned in any order.
- 12) Set **Sequence Mode** to **Mode 2** or **Mode 3**, then click **Scan** to perform a scan and **Read Data** to read the data. Mode 2 and Mode 3 perform a single scan each time Scan is clicked, but Mode 4 scans perpetually until another mode is selected.
- 13) Set Sequence Mode to Mode 4, click Touch Detect Demo then click Scan. The registers will be configured for comparator mode 10 to trigger on a level change exceeding ±4096 LSB. Whenever the RDYB interrupt is asserted, the GUI will read the data and update its display.

Detailed Description of Software

The main window of the peripheral module software contains seven tabs: Configuration, Scope, DMM, Histogram, FFT, Scan Mode, and Registers. The Configuration tab provides control for the ADC configuration including calibration and data capture. The other six tabs are used for evaluating the data captured by the ADC.

The Scope, DMM, Histogram, and FFT tabs support data capture for Continuous and Single Continuous conversion modes (Sequence Mode 1). When in Single Cycle mode, the Capture button is disabled.

The Scan Mode tab supports data capture for Conversion Mode = Single Cycle, Sequence Mode = Mode 1, 2, 3, or 4.

Evaluating Single Conversions (Sequence Mode 1)

In the **Configuration** tab, when **Conversion Mode** is set to **Single Cycle** or **Single Continuous**, conversions can be performed by clicking **Convert** followed by **Read Data** and **Status**.

Note: The Scope, DMM, Histogram, and FFT tabs require using **Continuous** or **Single Continuous** Conversion Mode instead of Single Cycle mode.

Evaluates: MAX11261

Evaluating Continuous Conversions (SEQ Mode 1)

In SEQ Mode 1, with Continuous conversion, the Scope, Histogram, and FFT tabs can be used to capture data.

Evaluating I²C SCLK Rates

Different I²C clock rates can be selected from the menu **Options** \rightarrow **I2**C \rightarrow **SCLK Rate**. Be sure to set the SEQ register SIF_FREQ bits to the right range for the selected clock rate.

Evaluating I²C Voltage Levels

Different l²C voltage levels can be selected from the menu **Options** \rightarrow **I2C** \rightarrow **Voltage**. When selecting 1.8V operation, install a shunt at J7 and disable the CAPREG LDO.

Evaluating Sequence Modes 2 (01) and 3 (10)

In Single Cycle Conversion mode, Sequence Mode 2 (01) and Mode 3 (10) can be evaluated using the Scan Mode tab.

In the **Scan Mode** tab, inside **Read Data** group, click **Scan** to ensure that the Conversion mode has been set to Single Cycle.

In the **Sequence Settings** group, click **Enable All Channels** to configure channels CH0-CH5 to be scanned in order, with GPO0-5 assigned to individual channels. The channels can be scanned in any order, and the GPO's can be assigned in any order.

Set **Sequence Mode** to **Mode 2 (01)** or **Mode 3 (10)**; then click **Scan** to perform a scan and **Read Dat**a to read the data. Mode 2 and mode 3 perform a single scan each time **Scan** is clicked.

Evaluating Sequence Mode 4 (11)

In Single Cycle Conversion mode, Sequence Mode 4 (11) can be evaluated using the Scan Mode tab.

In the **Scan Mode** tab, inside **Read Data** group, click **Scan** to ensure that the Conversion mode has been set to Single Cycle.

In the **Sequence Settings** group, click **Touch Detect Demo** to configure channels CH0-CH5 to be scanned in order, with GPO0-5 assigned to individual channels, set CMP mode 10, and set the limit registers to default values. The channels can be scanned in any order, and the GPO's can be assigned in any order.

Set **Sequence Mode** to **Mode 4 (11)**; then click **Scan** to perform a scan and **Read Data** to read the data.

Mode 4 scans perpetually until another mode is selected.

When Mode 4 is active, the software responds to RDYB hardware pin low, by performing **Read Data** and clearing the interrupt status. The channel Out-of-Range status bit indicates that a touch event happened on that channel (the internal high-pass filtered data exceeded the configured threshold).

ADC Calibration

Two types of software calibration for offset and gain are available: self-calibration and system calibration. The primary mode for calibration is using the drop-down list to select a calibration mode, followed by clicking the **Calibrate** button. The checkboxes for **Self Offset**, **Self Gain**, **System Offset**, and **System Gain** allow for the user to enable or disable the calibration values. The calibration values can also be changed manually by entering a hex value in the numeric box.

Evaluating the PGA (Programmable Gain Amplifier)

Using the internal PGA requires performing System Offset / System Gain calibration.

On the **Configuration** Tab, under **Calibration**, make sure "**Internal Values**" is selected instead of "Interface Values".

Self Offset/Gain, **Calibrate**, **Read All**; verify that Self Offset and Self Gain values have changed slightly.

After selecting Input Path = PGA 1V/V: On the **Configuration** Tab, under **Calibration**, make sure **System Offset** and **System Gain** are checked (enabled).

Apply 0.0V to the input, select **System Offset** and **Calibrate**. Then **Read All** and verify the System Offset value changed.

Apply full-scale 2.490V to the input, select **System Gain** and **Calibrate**. Then **Read All** and verify the System Offset value changed. Note: if the Status register shows Data Overrange or Sys Gain Overrange, you will need to slightly reduce the fullscale input voltage and try again.



Figure 1. MAX11261 EV Kit Configuration Window



Figure 2. MAX11261 EV Kit Scope Window

| Channel 0 - | Average | | Channel 0 |
|------------------------|----------------------------------|--------------|----------------------------|
| Sample Rate (SPS) | | | |
| 1000 | 1254 7822 | m\/ | 1254.0759 mV |
| Number of Samples | 1207.1022 | IIIV | Minimum |
| 2040 | | | 1254.6912 mV |
| Display Unit | Standard Deviation Before Avera | ging | Fundamental Frequency (Hz) |
| THV V | | | 29.6 |
| Average Samples | 0 0258 | m\/ | |
| | 0.0200 | 111.V | |
| Resolution Selection | | | |
| - | Standard Deviation After Averagi | ng | |
| Remove DC Offset | 0.0050 | × / | |
| | 0.0258 | mv I | |
| | | | |
| | Capture | Auto Canture | |
| | Capture | | |
| atus Log | | | Clear Lo |
| eadingCapture complete | | | |
| eadingCapture complete | | | |

Figure 3. MAX11261 EV Kit DMM Window



Figure 4. MAX11261 EV Kit Histogram Window



Figure 5. MAX11261 EV Kit FFT Window

| ead Data | | | | | | | | | Touch Detect Demo |
|-----------------|----------------------------|-------|---|--|--|---------------------------------------|--|-----------------------------|---|
| Display Unit | | Chann | el Data | New D | ata Out-of- | Range | | Status | MAX11261 RDYB/INTB interrupts when touch detected. |
| LSB | Ŧ | 0 | -75 | 0 | | | | 3F0094 h | Click Stop to end SEQ Mode 4 (11) touch detect demo. |
| Sample Rate (s | sps) | 1 | -483 | Ŏ | (| | | | CHU touch -> webcam CH1 touch -> marketing popup window |
| 1000 | Ŧ | 2 | -72 | 0 | | | | | CH2 touch -> clear windows |
| Scan | | 3 | -60 | | | | | Vivo Order Entor | CH3 touch -> (action tbd) |
| ocan | | 4 | -66 | 0 | | | | No Scan Error | CH5 touch -> (action tbd) |
| Read Data | a | 5 | -62 | | (| | | No Error | |
| | | | | | | | | | |
| 1 2 3 | ۲ ۲ ۲ | | | বাব | 100 GPO4 101 GPO5 000 GPO0 | | ffe0c 0x0001 ffe0c 0x0001 fff6a 0x0000 | f4 f4 96 | MUX Delay (µs) |
| 1 2 3 4 5 | ন ন ন ন ন ন | | 2 • • • • • • • • • • • • • • • • • • • | হা হা হা হা হা হা হা হা | 100 GPO4 101 GPO5 000 GPO0 001 GPO1 010 GPO2 | 0xf 0xf 0xff 0xff 0xff 0xff 0xff 0xff | ffe0c 0x000 ffe0c 0x0001 fff6a 0x0000 fff6a 0x0000 fff6a 0x0000 fff6a 0x0000 | f4 f4 96 96 996 | MUX Delay (µs) 0 ± Enable CMP Mode HPF:FREQ 10 + 3 + |

Figure 6. MAX11261 EV Kit Scan Mode Window

Evaluates: MAX11261

| Read # | | | | | | | | | +. | 0 |
|--------------|----------------------|-----------------|---|-----------|---|---|------|--------|-----------|--------------------------------|
| Addroso | Bagistar | Value (Hex) | | Bit Descr | iption: STAT R | egister | 1 | Seno | i in t | Register Access Mode |
| 00h | STAT | 004093 | | Dit | Indille | For sequencer mode 1, this bit when set to '1' indicates | | Ound | | |
| 01h | CTRI 1 | 80 | | | | that a new conversion result is available. A complete | | Bit | Name | Description |
| 02h | CTRL2 | 20 | | B[0] | RDY | read of the FIFO Register will reset this bit to '0'. This bit is invalid in sequencer mode 2, 3, or 4. The function | | B[3:0] | RATE[3:0] | Data Rate for conversion |
| 03h | CTRL3 | 60 | | | | of this bit is redundant and is duplicated by the | | | | 00 = unused 01 = power down |
| 04h | SEQ | 0001 | | | | RDYB_INTB pin. | | в[5:4] | MODE[1:0] | 10 = calibration |
| 05h | CHMAP1 | 000000 | | | | This bit is set to '1' when a signal measurement is in progress. This indicates that a conversion | | | | 11 = Sequence mode |
| 06h | CHMAP0 | 000000 | | B[1] | MSTAT | selfcalibration, or system calibration is in progress and | | B[6] | 0 | Set to 0 for conversion mode |
| 07h | DELAY | 010000 | | th | that the modulator is busy. When the modulator is not | | B[7] | START | START = 1 | |
| 08h | LIMIT LOW0 | 000000 | 1 | | | Converting, this bit will be set to U. | | | | |
| 09h | LIMIT LOW1 | 000000 | | | | 00= CONVERSION | | | | |
| 0Ah | LIMIT LOW2 | 000000 | 1 | B[3:2] | PDSTAT | 01= SLEEP | | | | |
| 0Bh | LIMIT_LOW3 | 000000 | | | | 11= RESET | | | | |
| 0Ch | LIMIT_LOW4 | 000000 | 1 | | | These bits indicate the conversion rate that corresponds | | | | |
| 0Dh | LIMIT_LOW5 | 000000 | | 017.41 | DATES | to the result in the FIFO registers or the rate that was | | | | |
| 0Eh | SOC | FFFFED | 1 | D[/:4] | RAIES | corresponding RATE[3:0] is only valid until the FIFO | | | | |
| 0Fh | SGC | 8080DB | | | | registers are read. | | | | |
| 10h | SCOC | FFFFE6 | | | | This bit indicates if the modulator detected an analog | | | | |
| 11h | SCGC | BD97F1 | - | B[8] | AOR | overrange condition from having the input signal level | 1 | | | |
| Note: double | e click "Value" co | lumn to edit | | | | | | | | |
| | | | | | | | | | | |
| us Log | | | | | | | | | | Clear Lo |
| | Ann Oridia LINAIT LI | ICHE - 0x000000 | | | | | | | | |

Figure 7. MAX11261 EV Kit Registers Window

Detailed Description of Hardware

U1, the MAX11261, is a 6-channel, 24-bit delta-sigma ADC with I2C Interface. Connect analog inputs to header J3 or terminal block J11 (these are equivalent). Set the common-mode level using jumper J2. Open-drain digital output control signals GPO[0:5] are provided on header J9 along with the SYNC and RDYB signals.

U2, the MAX8610, is a low-dropout linear regulator that provides the 3.0V AVDD supply.

U3 and U4 are MAX6071, which provides the 2.500V $V_{\mbox{REF}}$ reference voltage and the 1.250V $V_{\mbox{COM}}$ common-mode voltage.

The EV kit includes the USB2PMB2 master for all I²C communication. Header J10 provides probe access to the signals on the PMOD interface connector J1.

Table 1. Jumper Functions

| JUMPER | STATE | FUNCTION |
|-----------|-----------|--|
| | 1-2*/1-2* | Select address 0x30 |
| | 1-2/1-3 | Select address 0x31 |
| | 1-2/1-4 | Select address 0x33 |
| | 1-3/1-2 | Select address 0x34 |
| JMP1/JMP2 | 1-3/1-3 | Select address 0x35 |
| | 1-3/1-4 | Select address 0x37 |
| | 1-4/1-2 | Select address 0x3C |
| | 1-4/1-3 | Select address 0x3D |
| | 1-4/1-4 | Select address 0x3F |
| 10 | 1-2 | Use MAX6071 as VCOM |
| JZ | 2-3* | Use GND as VCOM |
| 14 | 1-2* | Select +3.3V for DVDD |
| J4 | Open | Select user-provided supply for DVDD at J4-1 |
| 15 | 1-2* | Select +3.0V for AVDD |
| J5 | Open | Select user-provided supply for DVDD at J5-1 |
| IC | 1-2* | Select GND for AVSS |
| Jo | Open | Select user-provided supply for AVSS at J6-1 |
| 17 | Open* | Use internal 1.8V subregulator if DVDD ≥ 2.0V |
| 57 | 1-2 | Use DVDD for internal logic if DVDD $\leq 2.0V$ |
| 10 | 1-2* | Select VREF from the on-board MAX6071 as the voltage reference |
| Jo | 2-3 | Select AVDD as the voltage reference |

*Default

J1 is the PMOD header J3 is an input header J9 is the GP0[0:5]/SYNC/RDYB header J10 is the SCL/SDA/RDYB/RSTB header

J11 is an input terminal block

Ordering Information

| PART | ТҮРЕ |
|---------------|--------|
| MAX11261SYS1# | EV Kit |

#Denotes RoHS compliant.

MAX11261 EV Kit Bill of Materials

| ITEM | QTY | REF DES | Var Status | MAXINV | MFG PART # | MFG | VALUE | DESCRIPTION |
|------|-----|--------------------------------|------------|-------------------------------|---|----------------------------------|-----------------------|---|
| - | 7 | C1, C8, C12, C19-C21 C27 | Pref | 20-0001U- BA46 | C1608X7R1V105K080AC | ТПК | 1UF | САРАСІТОR; SMT (0603); CERAMIC CHIP; 1UF; 35V; TOL=10%; TG=-55 DFGC TO +125 DFGC: TC=X7R |
| 2 | 7 | C2-C7, C25 | Pref | 20-1000P-27 | GRM1555C1H102JA01; C1005C0G1H102J050 | MURATA; TDK | 1000FF | CAPACITOR: SMT (0402); CERAMIC CHIP; 1000PF; 50V; TOL=5%; TG=-55 DEGC TO +125 DEGC |
| с | 7 | C9, C11, C15- C17, C23, C26 | Pref | 20-000U1-91 | C0603C104K5RAC; C1608X7R1H104K | KEMET; TDK | 0.1UF | CAPACITOR; SMT (0603); CERAMIC CHIP; 0.1UF; 50V; TOL=10%; TG=-55 DEGC TO +125 DEGC; TC=X7R;NOTE: NOT RECOMMENDED FOR NEW DESIGN USE 20-000u1-01 |
| 4 | 2 | C10, C18 | Pref | 20-00U01-R0 | C1608C0G1E103J | трк | 0.01UF | CAPACITOR; SMT (0603); CERAMIC CHIP; 0.01UF; 25V; TOL=5%; MODEL=; TG=-55 DEGC TO +125 DEGC; TC=C0G |
| 5 | 4 | C13, C14, C22, C24 | Pref | 20-004U7-63 | C2012X7R1E475K125AB | ТDК | 4.7UF | CAPACITOR; SMT (0805); CERAMIC CHIP: 4.7UF; 25V; TOL=10%; MODEL=; TG=-55 DEGC TO +125 DEGC; TC=X7R |
| 6 | - | 11 | Pref | 01- TSW10608SD RA12P-17 | TSW-106-08-S-D-RA | SAMTEC | TSW-106-08-S- D-RA | CONNECTOR; THROUGH HOLE; DOUBLE ROW; RIGHT ANGLE; 12PINS; THIS PART IS DEDICATED FOR PMOD PERIPHERAL BOARD |
| 7 | 2 | J2, J8 | Pref | 01- PCC03SAAN3 P-21 | PCC03SAAN | SULLINS | PCC03SAAN | CONNECTOR; MALE; THROUGH HOLE; BREAKAWAY; STRAIGHT THROUGH; 3PINS; -65 DEGC TO +125 DEGC |
| 8 | - | J3 | Pref | 01- PBC12SAAN1 2P-21 | PBC12SAAN | SULLINS ELECTRONIC S CORP. | PBC12SAAN | CONNECTOR; MALE; THROUGH HOLE; BREAKAWAY; STRAIGHT; 12PINS; - 65 DEGC TO +125 DEGC |
| 6 | 4 | 70-70 | Pref | 01- PCC02SAAN2 P-21 | PCC02SAAN | SULLINS | PCC02SAAN | CONNECTOR; MALE; THROUGH HOLE; BREAKAWAY; STRAIGHT THROUGH; 2PINS; -66 DEGC TO +125 DEGC |
| 10 | - | 6ſ | Pref | 01- PBC09SAAN9 P-21 | PBC09SAAN | SULLINS ELECTRONIC S CORP | PBC09SAAN | CONNECTOR; MALE; THROUGH HOLE; BREAKAWAY; STRAIGHT; 9PINS; - 65 DEGC TO +125 DEGC |
| 11 | - | J10 | Pref | 01- PBC06SAAN6 P-21 | PBC06SAAN | SULLINS ELECTRONIC S CORP. | PBC06SAAN | CONNECTOR; MALE; THROUGH HOLE; BREAKAWAY; STRAIGHT; 6PINS; - 65 DEGC TO +125 DEGC |
| 12 | - | J11 | Pref | 01- OSTVN12A15 012P-25 | OSTVN12A150 | ON-SHORE TECHNOLOG Y INC | OSTVN12A15 0 | CONNECTOR; FEMALE; THROUGH HOLE; SCREW TYPE; GREEN TERMINAL BLOCK; RIGHT ANGLE; 12PINS |
| 13 | 2 | JMP1, JMP2 | Pref | 01- 222840434P- 21 | 22-28-4043 | MOLEX | 22-28-4043 | CONNECTOR; MALE; THROUGH HOLE; FLAT VERTICAL BREAKAWAY; STRAIGHT; 4PINS |
| 14 | 8 | R1-R6, R34, R35 | Pref | 80-0028R-24 | ERJ-3EKF28R0V | PANASONIC | 28 | RESISTOR; 0603; 28 OHM; 1%; 100PPM; 0.10W; THICK FILM |
| 15 | 12 | R7-R18 | Pref | 80-0001M-23 | CRCW04021M00FK | VISHAY DALE | 1M | RESISTOR; 0402; 1M; 1%; 100PPM; 0.0625W; THICK FILM |
| 16 | 12 | R19-R30 | Pref | 80-0010R-23 | CRCW040210R0FK; 9C04021A10R0FL | VISHAY DALE | 10 | RESISTOR; 0402; 10 OHM; 1%; 100PPM; 0.0625W; THICK FILM |
| 17 | ~ | R31 | Pref | 80-0100K-24 | CRCW06031003FK; ERJ- 3EKF1003 | VISHAY DALE/PANAS ONIC | 100K | RESISTOR; 0603; 100K; 1%; 100PPM; 0.10W; THICK FILM |
| 18 | 2 | R32, R33 | Pref | 80-002K2-24 | CRCW06032K20FK | VISHAY DALE | 2.2K | RESISTOR, 0603, 2.2K OHM, 1%, 100PPM, 0.10W, THICK FILM |
| 19 | 7 | SU1-SU7 | Pref | 02- JMPFS1100B- 00 | SX1100-B | KYCON | SX1100-B | TEST POINT; JUMPER: STR; TOTAL LENGTH=0.24IN; BLACK; INSULATION=PBT; PHOSPHOR BRONZE CONTACT=GOLD PLATED |
| 20 | ę | ТР1, ТР3, ТР7 | Pref | 02- TPMINI5000- 00 | 5000 | KEYSTONE | N/A | TEST POINT; PIN DIA=0.11N; TOTAL LENGTH=0.31N; BOARD HOLE=0.041N; RED; PHOSPHOR BRONZE WIRE SILVER PLATE FINISH; RECOMMENDED FOR BOARD THICKNESS=0.0621N; NOT FOR COLD TEST |
| 21 | ę | ТР2, ТР5, ТР6 | Pref | 02- TPMINI5001- 00 | 5001 | KEYSTONE | N/A | TEST POINT; PIN DIA=0.11N; TOTAL LENGTH=0.31N; BOARD HOLE=0.041N; BLACK; PHOSPHOR BRONZE WIRE SILVER PLATE FINISH; RECOMMENDED FOR BOARD THICKNESS=0.0621N; NOT FOR COLD TEST |

MAX11261 Evaluation Kit

Evaluates: MAX11261

MAX11261 EV Kit Bill of Materials (continued)

| 22 | ٢ | TP4 | Pref | 02- TPMINI5004- 00 | 5004 | KEYSTONE | N/A | TEST POINT; PIN DIA=0.11N; TOTAL LENGTH=0.31N; BOARD HOLE=0.041N; FELLOW; PHOSPHOR BRONZE WIRE SILVER PLATE FINISH: RECOMMENDED FOR BOARD THICKNESS=0.0621N; NOT FOR COLD TEST |
|--------|-------|-----------------|------------|----------------------------|-----------------------------|------------------|--------------------|--|
| 23 | ٢ | U1 | Pref | 00-SAMPLE- 01 | MAX11261ENX+ | MAXIM | MAX11261EN X+ | EVKIT PART - IC; MAX11261ENX+; 6-CHANNEL; 24-BIT; DELTA-SIGMA ADC; PACKAGE OUTLINE DRAWING: 21-0742; PACKAGE CODE: N362B2+2 |
| 24 | ٢ | U2 | Pref | 10- MAX8510EXK 30-X | MAX8510EXK30+ | MAXIM | MAX8510EXK 30+ | C; VREG; ULTRA-LOW-NOISE; HIGH PSRR; LOW-DROPOUT; 0.12A LINEAR REGULATOR; SC70-5 |
| 25 | 1 | U3 | Pref | 10- MAX6071AAU T25-U | MAX6071AAUT25+ | MAXIM | MAX6071AAU T25+ | C; VREF; LOW NOISE; HIGH-PRECISION SERIES VOLTAGE REFERENCE; SOT23-6 |
| 26 | 4 | U4 | Pref | 10- MAX6071AAU T12-U | MAX6071AAUT12+ | MAXIM | MAX6071AAU T12+ | C; VREF; LOW-NOISE; HIGH-PRECISION SERIES VOLTAGE REFERENCE; SOT23-6 |
| 27 | 1 | PCB | - | N/A | MAX11261PMB APPS A | MAXIM | PCB | PCB:MAX11261PMB_APPS_A |
| TOTAL | 94 | | | | | | | |
| | | | | | | | | |
| DO NOT | PURCH | (ASE(DNP) | | | | | | |
| ITEM | QTΥ | REF DES | Var Status | MAXINV | MFG PART # | MFG | VALUE | DESCRIPTION |
| TOTAL | 0 | | | | | | | |
| | | | | | | | | |
| | | | | PACKOU ⁻ | T (These are purchased part | s but not assemb | iled on PCB and | vill be shipped with PCB) |
| ITEM | αтγ | REF DES | Var Status | MAXINV | MFG PART # | MANUFACTU RER | VALUE | DESCRIPTION |
| 1 | 1 | PACKOUT_BO X | Pref | 88-00711-SML | 88-00711-SML | A/N | N/A | 30X;SMALL BROWN 9 3/16X7X1 1/4 - PACKOUT |
| 2 | 1 | PACKOUT_BO X | Pref | 87-02162-00 | 87-02162-00 | V/N | N/A | ESD BAG;BAG;STATIC SHIELD ZIP 4inX6in;W/ESD LOGO - PACKOUT |
| с | Ł | PACKOUT_BO X | Pref | 85-MAXKIT- PNK | 85-MAXKIT-PNK | V/N | A/N | PINK FOAM;FOAM;ANTI-STATIC PE 12inX12inX5MM - PACKOUT |
| 4 | 1 | PACKOUT_BO X | Pref | EVINSERT | EVINSERT | A/N | N/A | WEB INSTRUCTIONS FOR MAXIM DATA SHEET |
| 5 | ٢ | PACKOUT_BO X | Pref | 85-84003-006 | 85-84003-006 | N/A | N/A | -АВЕL(ЕV КІТ ВОХ) - РАСКОИТ |
| TOTAL | 5 | | | | | | | |

Evaluates: MAX11261

MAX11261 EV Kit Schematic





MAX11261 EV Kit PCB Layout Diagrams

MAX11261 EV PCB Top Silkscreen



MAX11261EV PCB Top Layer



MAX11261 EV Kit PCB Layout Diagrams (continued)

MAX11261EV PCB Layer 2



MAX11261EV PCB Layer 3



MAX11261 EV Kit PCB Layout Diagrams (continued)

MAX11261EV PCB Layer 2



MAX11261EV PCB Bottom Silkscreen

Evaluates: MAX11261

Revision History

| REVISION | REVISION | DESCRIPTION | PAGES |
|----------|----------|-----------------|---------|
| NUMBER | DATE | | CHANGED |
| 0 | 3/18 | Initial release | — |

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated: MAX11261SYS1# MAX11261PMB1#