

# CrossLink-NX-33 and CrossLink-NX-33U

# **Preliminary** Data Sheet



#### **Disclaimers**

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults and associated risk the responsibility entirely of the Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.



## **Contents**

Contents	3
Acronyms in This Document	9
1. General Description	10
1.1. Features	10
2. Architecture	13
2.1. Overview	13
2.2. PFU Blocks	16
2.2.1. Slice	16
2.2.2. Modes of Operation	19
2.3. Routing	20
2.4. Clocking Structure	20
2.4.1. Global PLL	
2.4.2. Clock Distribution Network	
2.4.3. Primary Clocks	22
2.4.4. Edge Clock	23
2.4.5. Clock Dividers	23
2.4.6. Clock Center Multiplexer Blocks	24
2.4.7. Dynamic Clock Select	24
2.4.8. Dynamic Clock Control	25
2.4.9. DDRDLL	25
2.5. sysMEM Memory	27
2.5.1. sysMEM Memory Block	27
2.5.2. Bus Size Matching	
2.5.3. RAM Initialization and ROM Operation	27
2.5.4. Memory Cascading	27
2.5.5. Single, Dual and Pseudo-Dual Port Modes	28
2.5.6. Memory Output Reset	28
2.6. Large RAM	
2.7. sysDSP	29
2.7.1. sysDSP Approach Compared to General DSP	29
2.7.2. sysDSP Architecture Features	30
2.8. Programmable I/O (PIO)	32
2.9. Programmable I/O Cell (PIC)	32
2.9.1. Input Register Block	33
2.9.2. Output Register Block	35
2.10. Tri-state Register Block	
2.10.1. DLL Calibrated DQS Delay and Control Block (DQSBUF)	37
2.11. sysI/O Buffer	38
2.11.1. Supported sysI/O Standards	38
2.11.2. sysI/O Banking Scheme	
2.11.3. sysl/O Buffer Configurations	41
2.12. IEEE 1149.1-Compliant Boundary Scan Testability	41
2.13. Always On (AON)	41
2.14. USB	
2.14.1. USB Hardware Architecture	43
2.14.1.3. Clock, Reset, Debug, and Power	
2.14.2. USB RISC-V Firmware Stack and Host Software Interface	
2.15. Device Configuration	45
2.15.1. Enhanced Configuration Options	
2.16. Single Event Upset (SEU) Handling	
2.17. On-Chip Oscillator	
2.18. User I <sup>2</sup> C IP	47



2.19.	Trace ID	48
2.20.	Cryptographic Engine	48
3. DC	and Switching Characteristics for Commercial and Industrial	49
3.1.	Absolute Maximum Ratings	49
3.2.	Recommended Operating Conditions <sup>1, 2, 3</sup>	50
3.3.	Power Supply Ramp Rates	51
3.4.	Power up Sequence	51
3.5.	On-Chip Programmable Termination	51
3.6.	Hot Socketing Specifications	52
3.7.	ESD Performance	52
3.8.	DC Electrical Characteristics	
3.9.	Supply Currents	
3.10.	sysI/O Recommended Operating Conditions	55
3.11.	sysI/O Single-Ended DC Electrical Characteristics <sup>3</sup>	56
3.12.	sysI/O Differential DC Electrical Characteristics	58
	2.1. LVDS	
3.1	12.2. LVDS25E (Output Only)	59
3.1	.2.3. SubLVDS (Input Only)	60
3.1	12.4. SubLVDSE/SubLVDSEH (Output Only)	60
3.1	2.5. SLVS	61
	12.6. Soft MIPI D-PHY	
	.2.7. Differential HSTL15D (Output Only)	
3.1	12.8. Differential LVCMOS25D, LVCMOS33D, LVTTL33D (Output Only)	
3.13.	1-1-1	
3.14.	Typical Building Block Function Performance	68
3.15.	LMMI	
3.16.	Derating Timing Tables	70
3.17.	External Switching Characteristics	70
3.18.	sysCLOCK PLL Timing (V <sub>CC</sub> = 1.0 V)	
3.19.	Internal Oscillators Characteristics	79
3.20.	User I <sup>2</sup> C Characteristics	
3.21.	sysCONFIG Port Timing Specifications	
3.22.	AON Block Specifications (V <sub>CCAUX_AON</sub> = 1.8V)	
3.23.	· · · · · · · · · · · · · · · · · · ·	
3.24.	JTAG Port Timing Specifications	
3.25.		
4. Pin	nout Information	88
4.1.	Signal Descriptions	
4.2.	Pin Information Summary	93
5. Ord	dering Information	
5.1.	Part Number Description	
5.2.	Ordering Part Numbers	95
5.2	2.1. Commercial	95
5.2		
	nental Information	
For Fu	urther Information	96
Revision	n History	97



# **Figures**

Figure 2.1. CrossLink-NX-33 Simplified Block Diagram	14
Figure 2.2. CrossLink-NX-33U Simplified Block Diagram	15
Figure 2.3. PFU Diagram	
Figure 2.4. Slice Diagram	
Figure 2.5. Slice Configuration for LUT4 and LUT5	18
Figure 2.6. General Purpose PLL Diagram	21
Figure 2.7. Clocking	
Figure 2.8. Edge Clock Sources per Bank	
Figure 2.9. DCS_CMUX Diagram	
Figure 2.10. DCS Waveforms	
Figure 2.11. DLLDEL Functional Diagram	
Figure 2.12. DDRDLL Architecture	
Figure 2.13. Memory Core Reset	
Figure 2.14. Comparison of General DSP, CrossLink-NX-33, and CrossLink-NX-33U Approaches	
Figure 2.15. DSP Functional Block Diagram	
Figure 2.16. Group of Two High Performance Programmable I/O Cells	
Figure 2.17. Wide Range Programmable I/O Cells	
Figure 2.18. Input Register Block for PIO on Top Side of the Device	
Figure 2.19. Input Register Block for PIO on Bottom Side of the Device	
Figure 2.20. Output Register Block on Top Side	
Figure 2.21. Output Register Block on Bottom Side	
Figure 2.22. Tri-state Register Block on Top Side	
Figure 2.23. Tri-state Register Block on Bottom Side	
Figure 2.24. DQS Control and Delay Block (DQSBUF)	
Figure 2.25. AON Functional Block Diagram	
Figure 2.26. USB Hard IP Functional Block Diagram	
Figure 2.27. Typical USB Hardware Application Diagram	
Figure 2.28. CrossLink-NX-33U USB RISC-V Host FW Stack	
Figure 2.29. Cryptographic Engine Block Diagram	
Figure 3.1. On-Chip Termination	
Figure 3.2. LVDS25E Output Termination Example	
Figure 3.3. SubLVDS Input Interface	
Figure 3.4. SubLVDS Output Interface	
Figure 3.5. SLVS Interface	
Figure 3.6. MIPI Interface	
Figure 3.7. Receiver RX.CLK.Centered Waveforms	
Figure 3.8. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms	
Figure 3.9. Transmit TX.CLK.Centered and DDR Memory Output Waveforms	
Figure 3.10. Transmit TX.CLK.Aligned Waveforms	
Figure 3.11. DDRX71 Video Timing Waveforms	
Figure 3.12. Receiver DDRX71_RX Waveforms	
Figure 3.13. Transmitter DDRX71_TX Waveforms	
Figure 3.14. Master SPI POR/REFRESH Timing	
Figure 3.15. Slave SPI/I <sup>2</sup> C/I3C POR/REFRESH Timing	
Figure 3.16. Master SPI PROGRAMN Timing	
Figure 3.17. Slave SPI/I <sup>2</sup> C/I3C PROGRAMN Timing	
Figure 3.18. Master SPI Configuration Timing	
Figure 3.19. Slave SPI Configuration Timing	
Figure 3.20. I <sup>2</sup> C /I3C Configuration Timing	
Figure 3.21. Master SPI Wake-Up Timing	
Figure 3.22. Slave SPI/I <sup>2</sup> C/I3C Wake-Up Timing	
Figure 3.23. JTAG Port Timing Waveforms	86



Figure 3.24. Output Test Load, LVTTL, and LVCMOS Standards ......87



## **Tables**

Table 1.1. CrossLink-NX-33 and CrossLink-NX-33U Key Features	10
Table 1.2. CrossLink-NX-33 and CrossLink-NX-33U Commercial/Industrial Family Selection Guide	12
Table 2.1. Resources and Modes Available per Slice	16
Table 2.2. Slice Signal Descriptions	18
Table 2.3. Number of Slices Required to Implement Distributed RAM	19
Table 2.4. sysMEM Block Configurations	27
Table 2.5. Maximum Number of Elements in a sysDSP Block	31
Table 2.6. Input Block Port Description	34
Table 2.7. Output Block Port Description	36
Table 2.8. Tri-state Block Port Description	37
Table 2.9. DQSBUF Port List Description	38
Table 2.10. Single-Ended I/O Standards	39
Table 2.11. Differential I/O Standards	39
Table 2.12. Single-Ended I/O Standards Supported on Various Sides	40
Table 2.13. Differential I/O Standards Supported on Various Sides	41
Table 2.14. AON Port Description	
Table 2.15. USB Endpoint FIFO Size and Burst Size (Maximum Packet Size)	
Table 3.1. Absolute Maximum Ratings	
Table 3.2. Recommended Operating Conditions	
Table 3.3. Power Supply Ramp Rates	
Table 3.4. Power-On Reset	
Table 3.5. On-Chip Termination Options for Input Modes	
Table 3.6. Hot Socketing Specifications for GPIO	
Table 3.7. DC Electrical Characteristics – Wide Range	
Table 3.8. DC Electrical Characteristics – High Speed	
Table 3.9. Capacitors – Wide Range	
Table 3.10. Capacitors – High Performance	
Table 3.11. Single Ended Input Hysteresis – Wide Range	
Table 3.12. Single Ended Input Hysteresis – High Performance	
Table 3.13. sysl/O Recommended Operating Conditions	
Table 3.14. sysI/O DC Electrical Characteristics – Wide Range I/O	
Table 3.15. sysI/O DC Electrical Characteristics – High Performance I/O <sup>3</sup>	
Table 3.16. I/O Resistance Characteristics	
Table 3.17. V <sub>IN</sub> Maximum Overshoot/Undershoot Allowance – Wide Range <sup>1, 2</sup>	
Table 3.18. V <sub>IN</sub> Maximum Overshoot/Undershoot Allowance – High Performance <sup>1, 2</sup>	
Table 3.19. LVDS DC Electrical Characteristics <sup>1</sup>	
Table 3.20. LVDS25E DC Conditions	
Table 3.21. SubLVDS Input DC Electrical Characteristics (Over Recommended Operating Conditions)	
Table 3.22. SubLVDS Output DC Electrical Characteristics	
Table 3.23. SLVS Input DC Characteristics	
Table 3.24. SLVS Output DC Characteristics	
Table 3.25. Soft D-PHY Input Timing and Levels	
Table 3.26. Soft D-PHY Output Timing and Levels	
Table 3.27. Soft D-PHY Clock Signal Specification	
Table 3.28. Soft D-PHY Data-Clock Timing Specifications	
Table 3.29. Maximum I/O Buffer Speed <sup>1, 2, 3, 4, 7</sup>	
Table 3.30. Pin-to-Pin Performance	
Table 3.31. Register-to-Register Performance	
Table 3.32. LMMI F <sub>MAX</sub> Summary	
Table 3.33. External Switching Characteristics (V <sub>CC</sub> = 1.0 V)	
Table 3.34. sysCLOCK PLL Timing (V <sub>CC</sub> = 1.0 V)	
Table 3.35. Internal Oscillators (V <sub>CC</sub> = 1.0 V)	
Table 5.55. Internal Oscillators (VC - 1.0 V)	



Table 3.36. User I <sup>2</sup> C Specifications (V <sub>CC</sub> = 1.0 V)	79
Table 3.37. sysCONFIG Port Timing Specifications	
Table 3.38. AON Block Specification (V <sub>CCAUX AON</sub> = 1.8 V)	
Table 3.39. Hardened USB Specifications	
Table 3.40. JTAG Port Timing Specifications	
Table 3.41. Test Fixture Required Components, Non-Terminated Interfaces	



# **Acronyms in This Document**

A list of acronyms used in this document

Acronym	Definition
AON	Always On
CDR	Clock and Data Recovery
CRC	Cycle Redundancy Code
DCC	Dynamic Clock Control
DCS	Dynamic Clock Select
DDR	Double Data Rate
DLL	Delay Locked Loop
DSP	Digital Signal Processing
EBR	Embedded Block RAM
ECC	Error Correction Coding
ECLK	Edge Clock
FFT	Fast Fourier Transform
FIFO	First In First Out
FIR	Finite Impulse Response
GPIO	General Purpose Input/Output
LC	Logic Cell
LRAM	Large RAM
LVCMOS	Low-Voltage Complementary Metal Oxide Semiconductor
LVDS	Low-Voltage Differential Signaling
LVPECL	Low Voltage Positive Emitter Coupled Logic
LVTTL	Low Voltage Transistor-Transistor Logic
LUT	Look Up Table
MPS	Maximum Packet Size
PCI	Peripheral Component Interconnect
PCLK	Primary Clock
PDPR	Pseudo Dual Port RAM
PFU	Programmable Functional Unit
PIC	Programmable I/O Cells
PLL	Phase Locked Loop
POR	Power On Reset
SER	Soft Error Rate
SEU	Single Event Upset
SLVS	Scalable Low-Voltage Signaling
SPI	Serial Peripheral Interface
SPR	Single Port RAM
SRAM	Static Random-Access Memory
TAP	Test Access Port
TDM	Time Division Multiplexing
USB	Universal Serial Bus



## 1. General Description

The CrossLink-NX-33 and CrossLink-NX-33U FPGA can be used in a wide range of applications and are optimized for bridging and processing needs in Embedded Vision applications – supporting a variety of high bandwidth sensor and display interfaces, video processing and machine learning inferencing. It is built on the Lattice Nexus FPGA platform, using low-power 28 nm FD-SOI technology. It combines the extreme flexibility of an FPGA with the low power and high reliability (due to extremely low SER) of FD-SOI technology and offers small footprint package options.

CrossLink-NX-33 and CrossLink-NX-33U supports a variety of interfaces including MIPI D-PHY (CSI-2, DSI), LVDS, SLVS, subLVDS, and more. USB 2.0 and USB 3.2 Gen 1 are only supported in CrossLink-NX-33U.

Processing features of the CrossLink-NX-33U include up to 33k Logic Cells, sixty four 18 × 18 multipliers, and 3.6 Mb of embedded memory (consisting of EBR and LRAM blocks), and distributed memory.

CrossLink-NX-33 and CrossLink-NX-33U support fast configuration of its reconfigurable SRAM-based logic fabric. Security features to secure user designs include bitstream encryption and password protection. In addition to the high reliability inherent to FD-SOI technology (due to its extremely low SER), active reliability feature such as built-in frame-based SED/SEC (for SRAM-based logic fabric) is also supported.

Lattice Radiant™ design software allows large complex user designs to be efficiently implemented in the CrossLink-NX-33U. Synthesis library support for the device is available for popular logic synthesis tools. Radiant tools use the synthesis tool output along with constraints from its floor planning tools to place and route the user design. The tools extract timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules. By using these configurable soft IP cores as standardized blocks, users are free to concentrate on the unique aspects of the design, increasing productivity.

#### 1.1. Features

Table 1.1 shows the key features of CrossLink-NX-33 and CrossLink-NX-33U. Always On (AON), USB 2.0 and USB 3.2 Gen 1 are only supported in CrossLink-NX-33U.

Table 1.1. CrossLink-NX-33 and CrossLink-NX-33U Key Features

Programmable Architecture MIPI D-PHY		
<ul> <li>33k logic cells</li> <li>64 multipliers (18 × 18 in sysDSP™ blocks)</li> <li>3.6 Mb of embedded memory (EBR, LRAM)</li> <li>60 programmable sysI/O (High Performance and Wide Range I/O)</li> </ul>	<ul> <li>Soft D-PHY interfaces supported by High Performance (HP) sysI/O</li> <li>Transmit or receive</li> <li>Supports CSI-2, DSI</li> <li>Up to 1.2 Gbps per lane</li> </ul>	
Programmable sysI/O Supports Wide Variety of Interfaces	Cryptographic Engine	
<ul> <li>High Performance (HP) on bottom I/O dual rank</li> <li>Supports up to 1.8 V Vccio</li> <li>Mixed voltage support (1.0 V, 1.2 V, 1.5 V, 1.8 V)</li> <li>High-speed differential up to 1.2 Gbps</li> <li>Supports soft D-PHY (Tx/Rx), LVDS 7:1 (Tx/Rx), SLVS (Tx/Rx), subLVDS (Rx)</li> <li>Wide Range (WR) on Top I/O Banks</li> <li>Supports up to 3.3 V Vccio</li> <li>Mixed voltage support (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V)</li> <li>Programmable slew rate (slow, med, fast)</li> <li>Controlled impedance mode</li> <li>Emulated LVDS support</li> <li>Hot Socketing Support</li> </ul>	<ul> <li>Bitstream encryption – using AES-256</li> <li>Bitstream authentication – using ECDSA</li> <li>Hashing algorithms – SHA, HMAC</li> <li>True Random Number Generator</li> <li>AES 128/256 Encryption</li> </ul>	



sysDSP Enhanced DSP blocks	Single Event Upset (SEU) Mitigation Support	
<ul> <li>Hardened pre-adder</li> <li>Dynamic Shift for Al/ML support</li> <li>Four 18 × 18, eight 9 × 9, two 18 × 36, or 36 × 36 multipliers</li> <li>Advanced 18 × 36, two 18 × 18, or four 8 × 8 MAC</li> </ul>	<ul> <li>Extremely low Soft Error Rate (SER) due to FD-SOI technology</li> <li>Soft Error Detect – Embedded hard macro</li> <li>Soft Error Correction – Without stopping user operation</li> <li>Soft Error Injection – Emulate SEU event to debug system error handling</li> </ul>	
sysCLOCK™ Analog PLL	Power Modes – Low Power versus High-Performance	
<ul> <li>Six outputs per PLL</li> <li>Fractional N</li> <li>Programmable and dynamic phase control</li> </ul>	<ul> <li>User-selectable</li> <li>Low-Power mode for power and/or thermal challenges</li> <li>High-Performance mode for faster processing</li> </ul>	
Flexible Memory Resources	Configuration – Fast, Secure	
<ul> <li>Up to 1.1 Mb sysMEM™ Embedded Block RAM (EBR)</li> <li>Programmable width</li> <li>Single or dual clock FIFO</li> <li>220k bits distributed RAM</li> <li>Large RAM Blocks         <ul> <li>0.5 Mbits per block</li> <li>Up to five blocks (2.5 Mb total) per device</li> </ul> </li> </ul>	<ul> <li>SPI – x1, x2, x4 up to 150 MHz</li> <li>Master and Slave SPI support</li> <li>JTAG</li> <li>I<sup>2</sup>C and I3C</li> <li>Bitstream Security</li> <li>Encryption</li> <li>Authentication</li> </ul>	
Internal Bus Interface Support	USB 2.0/USB 3.2 Gen 1 PHY and USB 3.2 Gen 1 Controller	
<ul><li>APB control bus</li><li>AHB-Lite for data bus</li><li>AXI4-Streaming</li></ul>	<ul> <li>USB 3.2 Gen 1 at 5 Gbps x1</li> <li>USB 3.2 Gen 1 PHY and Controller</li> <li>USB 2.0 PHY and Controller</li> </ul>	
System Level Support	Always On (AON) Support for Low Power Applications	
<ul> <li>IEEE 1149.1 and IEEE 1532 compliant</li> <li>Reveal Logic Analyzer</li> <li>On-chip oscillator for initialization and general use</li> <li>1.0 V core power supply</li> </ul>	<ul> <li>AON timer and power management</li> <li>Supports lowest FPGA power for AON applications</li> <li>Typical standby power &lt;70 uA</li> </ul>	
Small Footprint Package Options		
3.1 × 7.3 mm package options		



Table 1.2. CrossLink-NX-33 and CrossLink-NX-33U Commercial/Industrial Family Selection Guide

Device	CrossLink-NX-33	CrossLink-NX-33U
Logic Cells <sup>1</sup>	33k	33k
Embedded Memory (EBR) Blocks (18 kb)	64	64
Embedded Memory (EBR) Bits (kb)	1,152	1,152
Distributed RAM Bits (kb)	220	220
Large Memory (LRAM) Blocks	5	5
Large Memory (LRAM) Bits (kb) (512 kbits each)	2560	2560
18 × 18 Multipliers	64	64
450 MHz High Frequency Oscillator	1	1
128 kHz Low Power Oscillator	1	1
GPLL	1	1
Always On (AON) Block	_	1
USB 2.0/USB 3.2 Gen 1 Interface	_	1/1
Packages (Size, Ball Pitch)	Total I/O (Wide Range, High Performance)	
84 WLCSP (3.1 mm × 7.3 mm, 0.5 mm)	60 (34, 26)	44 (17, 27)
104 FCCSP (5.5 mm x 8.5 mm, 0.65 mm)	_	52 (20, 32)

#### Notes:

- Logic Cells = LUTs × 1.2 effectiveness.
- 2. Soft D-PHY Tx/Rx interfaces (at up to 1.2 Gbps per lane) are available using sysI/O.



## 2. Architecture

#### 2.1. Overview

Each CrossLink-NX-33 and CrossLink-NX-33U device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR) and rows of sysDSP Digital Signal Processing blocks, as shown in Figure 2.1 and Figure 2.2. The sysMEM EBR blocks are large, dedicated 18 kb fast memory blocks and have FIFO support. Each sysMEM block can be configured to a single, pseudo dual or true dual port memory in a variety of depths and widths as RAM or ROM. Each DSP block supports a variety of multiplier and adder configurations with one 108-bit or two 54-bit accumulators supported, which are the building blocks for complex signal processing capabilities.

Each PIC block encompasses two PIO (PIO pairs) with their respective sysI/O buffers. The sysI/O buffers of the CrossLink-NX-33 and CrossLink-NX-33U devices are arranged in seven banks allowing the implementation of a wide variety of I/O standards. The Wide Range (WR) I/O banks that are located on the top side of the device provide flexible ranges of general purpose I/O configurations up to 3.3 V VCCIOs. The banks located on the bottom side of the device are dedicated to High Performance (HP) interfaces such as LVDS, MIPI supporting up to 1.8 V VCCIOs.

The Programmable Functional Unit (PFU) contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFU block is optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. The registers in the PFU and sysl/O blocks in CrossLink-NX-33 and CrossLink-NX-33U devices can be configured to be SET or RESET. After power up and configuration, it enters into user mode with these registers SET/RESET according to the user design, allowing the device to power up in a known state for predictable system function.

CrossLink-NX-33U features like USB 3.2 Gen 1 and AON supports better system integration for host communications and low power applications.

CrossLink-NX-33 and CrossLink-NX-33U devices also provide security features to help protect user designs and deliver more robust reliability by offering enhanced frame-based SED/SEC functions.

Other blocks provided include PLLs, DLLs, and configuration functions. The PLL and DLL blocks are located at the corners of each device. CrossLink-NX-33 and CrossLink-NX-33U devices also include Lattice Memory Mapped Interface (LMMI) which is a Lattice standard to support simple read and write operations to control internal IP.

Every device in the family has a JTAG port. This family also provides an on-chip oscillator and soft error detect capability. The CrossLink-NX-33 and CrossLink-NX-33U devices use 1.0 V as their core voltage.






Figure 2.1. CrossLink-NX-33 Simplified Block Diagram






Figure 2.2. CrossLink-NX-33U Simplified Block Diagram



#### 2.2. PFU Blocks

The core of the CrossLink-NX-33 and CrossLink-NX-33U device consists of PFU blocks. Each PFU block consists of four interconnected slices numbered 0-3 as shown in Figure 2.3. Each slice contains two LUTs. All the interconnections to and from PFU blocks are from routing.

The PFU block can be used to perform Logical, Arithmetic, RAM or ROM functions. Table 2.1 shows the functions each slice can perform in either Distributed SRAM or non-distributed SRAM modes.




Figure 2.3. PFU Diagram

#### 2.2.1. Slice

Each slice contains two LUT4s feeding two registers. In Distributed SRAM mode, Slice 0 and Slice 1 are configured as distributed memory and Slice 2 is not available as it is used to support Slice 0 and Slice 1, while Slice 3 is available as Logic or ROM. Table 2.1 shows the capability of the slices along with the operation modes they enable. In addition, each Slice contains logic that allows the LUTs to be combined to perform a LUT5 function. There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock select, chip-select, and wider RAM/ROM functions.


Table 2.1. Resources and Modes Available per Slice

Clies	Slice PFU (Used as Distributed SRAM)		PFU (Not used as Distributed SRAM)	
Siice	Resources	Modes	Resources	Modes
Slice 0	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM
Slice 1	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM
Slice 2	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM
Slice 3	2 LUT4s and 2 Registers	Logic, Ripple, ROM	2 LUT4s and 2 Registers	Logic, Ripple, ROM

Figure 2.4 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative edge clocking.

Each slice has 17 input signals: 16 signals from routing and one from the carry-chain (from the adjacent slice or PFU). Three of them are used for FF control and shared between two slices (0/1 or 2/3). There are five outputs: four to routing and one to carry-chain (to the adjacent PFU). Table 2.2 and Figure 2.4 list the signals associated with all the slices. Figure 2.5 shows the slice signals that support a LUT5 or two LUT5 functions. FO can be configured to have a LUT4 or LUT5 output while F1 is for a LUT4 output.






\*Note: In RAM mode, LUT4s use the following signals: QWD0/1 QWDN0/1 QWAS00~03, QWAS10~13

Figure 2.4. Slice Diagram





\*Note: In RAM mode, LUT4s use the following signals:

QWDN0/1

QWAS00~03, QWAS10~13

Figure 2.5. Slice Configuration for LUT4 and LUT5

**Table 2.2. Slice Signal Descriptions** 

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Data signal	M0, M1	Direct input to FF from fabric
Input	Control signal	SEL	LUT5 mux control input
Input	Data signal	DI0, DI1	Inputs to FF from LUT4 F0/F1 outputs
Input	Control signal	CE	Clock Enable
Input	Control signal	LSR	Local Set/Reset
Input	Control signal	CLKIN	System Clock
Input	Inter-PFU signal	FCI	Fast Carry-in <sup>1</sup>
Output	Data signals	F0	LUT4/LUT5 output signal
Output	Data signals	F1	LUT4 output signal
Output	Data signals	Q0, Q1	Register outputs
Output	Inter-PFU signal	FCO	Fast carry chain output <sup>1</sup>

#### Note:

See Figure 2.4 for connection details.



#### 2.2.2. Modes of Operation

Slices 0-2 have up to four potential modes of operation: Logic, Ripple, RAM and ROM. Slice 3 is not needed for RAM mode, it can be used in Logic, Ripple, or ROM modes.

#### **Logic Mode**

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice.

#### Ripple Mode

Ripple mode supports the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/Down counter with asynchronous clear 2-bit using dynamic control
- Up/Down counter with preload (sync) 2-bit using dynamic control
- Comparator functions of A and B inputs 2-bit
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B
- Up/Down counter with A greater-than-or-equal-to B comparator 2-bit using dynamic control
- Up/Down counter with A less-than-or-equal-to B comparator 2-bit using dynamic control
- Multiplier support  $Ai \times Bj + 1 + Ai + 1 \times Bj$  in one logic cell with two logic cells per slice
- Serial divider 2-bit mantissa, shift 1bit/cycle
- Serial multiplier 2-bit, shift 1-bit/cycle or 2-bit/cycle

Ripple Mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are generated on a per slice basis to allow fast arithmetic functions to be constructed by concatenating Slices.

#### **RAM Mode**

In this mode, a 16 × 4-bit distributed single or pseudo dual port RAM can be constructed in one PFU using each LUT block in Slice 0 and Slice 1 as a 16 × 2-bit memory in each slice. Slice 2 is used to provide memory address and control signals. CrossLink-NX-33 and CrossLink-NX-33U devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different sized memories. Where appropriate, the software constructs these using distributed memory primitives that represent the capabilities of the PFU. Table 2.3 lists the number of slices required to implement different distributed RAM primitives. For more information about using RAM in CrossLink-NX-33 and CrossLink-NX-33U devices, refer to Memory User Guide for Nexus Platform (FPGA-TN-02094).

Table 2.3. Number of Slices Required to Implement Distributed RAM

	SPR 16 × 4	PDPR 16 × 4
Number of slices	3	3

Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM

#### **ROM Mode**

ROM mode uses the LUT logic; hence, Slice 0 through Slice 3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information, refer to Memory User Guide for Nexus Platform (FPGA-TN-02094).



## 2.3. Routing

There are many resources provided in the CrossLink-NX-33 and CrossLink-NX-33U devices to route signals individually or as busses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

CrossLink-NX-33 and CrossLink-NX-33U has an enhanced routing architecture that produces a compact design. The Radiant software tool takes the output of the synthesis tool and places and routes the design.

### 2.4. Clocking Structure

The CrossLink-NX-33 and CrossLink-NX-33U clocking structure consists of clock synthesis blocks (PLLs), balanced clock tree networks (PCLK and ECLK), and efficient clock logic modules: Clock Dividers (PCLKDIV and ECLKDIV), Dynamic Clock Selection (DCS), Dynamic Clock Control (DCC), and DDRDLLs. Each of these functions is described as follows.

#### 2.4.1. Global PLL

The Global PLLs (GPLL) provide the ability to synthesize clock frequencies. The devices in CrossLink-NX-33 and CrossLink-NX-33U support two or three full-featured General Purpose GPLLs.

The architecture of the GPLL is shown in Figure 2.6. A description of the GPLL functionality follows.

REFCLK is the reference frequency input to the PLL and its source can come from external CLK inputs or from internal routing. The CLKI input feeds into the input Clock Divider block.

CLKFB is the feedback signal to the GPLL which can come from a path internal to the PLL or from FPGA routing. The feedback divider is used to multiply the reference frequency and thus synthesize a higher or lower frequency clock output.

The PLL has six clock outputs CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, and CLKOS5. Each output has its own output divider, thus allowing the GPLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. Each GPLL output can be used to drive the primary clock or edge clock networks.

The setup and hold times of the device can be improved by programming a phase shift into the output clocks which advances or delays the output clock with reference to the un-shifted output clock. This phase shift can be either programmed during configuration or can be adjusted dynamically using the DIRSEL, DIR, DYNROTATE, and LOADREG ports.

The LOCK signal is asserted when the GPLL determines it has achieved lock and deasserted if a loss of lock is detected. The LOCK signal is asynchronous to the PLL clock outputs.






Figure 2.6. General Purpose PLL Diagram

For more details on the PLL, refer to the sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).

#### 2.4.2. Clock Distribution Network

There are two main clock distribution networks for any member of the CrossLink-NX-33 and CrossLink-NX-33U product family, namely Primary Clock (PCLK) and Edge Clock (ECLK). These clock networks can be driven from many different sources, such as Clock Pins, PLL outputs, DLLDEL outputs, and Clock Divider outputs. There are Clock Divider blocks (ECLKDIV and PCLKDIV) to provide a slower clock from these clock sources.

CrossLink-NX-33 and CrossLink-NX-33U supports glitchless Dynamic Clock Control (DCC) for the PCLK Clock to save dynamic power. There are also Dynamic Clock Selection logic to allow glitchless selection between two clocks for the PCLK network (DCS).

An overview of the Clocking Network is shown in Figure 2.7 for the CrossLink-NX-33 and CrossLink-NX-33U device.






Figure 2.7. Clocking

## 2.4.3. Primary Clocks

The CrossLink-NX-33 and CrossLink-NX-33U device provides low-skew, high fan-out clock distribution to all synchronous elements in the FPGA fabric through the Primary Clock Network. The CrossLink-NX-33 and CrossLink-NX-33U PCLK clock network is a balanced clock structure which is designed to minimize the clock skew across all destinations in the FPGA core.

The primary clock network is divided into two clock domains depending on the device density. Each of these domains has 16 clocks that can be distributed to the fabric in the domain.

The Lattice Radiant software can automatically route each clock to one of the domains up to a maximum of 16 clocks per domain. User can change how the clocks are routed by specifying a preference in the Lattice Radiant software to locate the clock to a specific domain. The CrossLink-NX-33 and CrossLink-NX-33U device provides the user with a maximum of 64 unique clock input sources that can be routed to the primary Clock network.

The primary clock sources are:

- Dedicated clock input pins
- PLL outputs
- PCLKDIV, ECLKDIV outputs
- Internal FPGA fabric entries (with minimum general routing)
- OSC clock

These sources are routed to each of four clock switches called a Mid Mux (LMID, RMID, TMID, BMID). The outputs of the Mid MUX are routed to the center of the FPGA where additional clock switches (DSC\_CMUX) are used to route the primary clock sources to primary clock distribution to the CrossLink-NX-33 and CrossLink-NX-33U fabric. These routing muxs are shown in Figure 2.7. There are potentially 64 unique clock domains that can be used in the largest CrossLink-NX-33 and CrossLink-NX-33U Device. For more information about the primary clock tree and connections, refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



#### 2.4.4. Edge Clock

CrossLink-NX-33 and CrossLink-NX-33U FPGAs have several high-speed edge clocks that are intended for use with the PIO in the implementation of high-speed interfaces. There are four (4) ECLK networks per bank I/O on the Bottom side of the device. The Edge clock network is powered by a separate power domain (to reduce power noise injection from the core and reduce overall noise induced jitter) while controlled by the same logic that gates the FPGA core and PCLK domains for power management.

Each Edge Clock can be sourced from the following:

- Dedicated PIO Clock input pins (PCLK)
- DLLDEL output (PIO Clock delayed by 90°)
- PLL outputs (CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, and CLKOS5)
- Internal Nodes

Figure 2.8 illustrates the various ECLK sources. Bank 3 is shown in the example. Bank 2 and Bank 4 are similar.




Figure 2.8. Edge Clock Sources per Bank

The edge clocks have low injection delay and low skew. They are typically used for DDR Memory or Generic DDR interfaces. For detailed information on Edge Clock connections, refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).

#### 2.4.5. Clock Dividers

CrossLink-NX-33 and CrossLink-NX-33U devices have two distinct types of clock divider, Primary and Edge. There are from one (1) to eight (8) Primary Clock Dividers (PCLKDIV) and which are located in the DCS\_CMUX block(s) at the center of the device. There are twelve (12) ECLKDIV dividers per device, locate near the bottom high-speed I/O banks.

The PCLKDIV supports  $\div 2$ ,  $\div 4$ ,  $\div 8$ ,  $\div 16$ ,  $\div 32$ ,  $\div 64$ ,  $\div 128$ , and  $\div 1$  (bypass) operation. The PCLKDIV is fed from a DCSMUX within the DCS\_CMUX block. The clock divider output drives one input of the DCS Dynamic Clock Select within the DSC\_CMUX block. The Reset (RST) control signal is asynchronous and forces all outputs to low. The divider output starts at next cycle after the reset is synchronously released. The PCLKDIV is shown in context in Figure 2.8.

The ECLKDIV is intended to generate a slower-speed system clock from a high-speed edge clock. The block operates in a  $\div 2$ ,  $\div 3.5$ ,  $\div 4$ , or  $\div 5$  mode and maintains a known phase relationship between the divided down clock and the high-speed clock based on the release of its reset signal. The ECLKDIV can be fed from selected PLL outputs, external primary clock pins (with or without DLLDEL Delay) or from routing. The clock divider outputs feed into the Bottom Mid-mux (BMID). The Reset (RST) control signal is asynchronous and forces all outputs to low. The divider output starts at next cycle after the reset is synchronously released.

The ECLKDIV block is shown in context in Figure 2.8. For further information on clock dividers, refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02104-0-92



#### 2.4.6. Clock Center Multiplexer Blocks

All clock sources are selected and combined for primary clock routing through the Dynamic Clock Selector Center Multiplexer logic (DCS\_CMUX). There are one (1) or two (2) DCS\_CMUX blocks per device. Each DCS\_CMUX block contains 2 DCSMUX blocks, 1 PCLKDIV, 1 DCS block, and 1 or 2 CMUX blocks. See Figure 2.9 for a representative DCS\_CMUX block diagram.

The heart of the DCS\_CMUX is the Center Multiplexer (CMUX) block. It can accept up to 64 input clock sources (Mid-muxes (RMID, LMID, TMIC, BMID) and DCC) and to drive up to 16 primary clock trunk lines.

Up to two (2) clock inputs to the DCS\_CMUX can be routed through a Dynamic Clock Select block then routed to the CMUX. One (1) input to the DCS can be optionally divided by the Primary Clock Divider (PCLKDIV). For more information about the DCS\_CMUX, refer to sysCLOCK\_PLL\_Design and User Guide for Nexus Platform (FPGA-TN-02095).




Figure 2.9. DCS\_CMUX Diagram

#### 2.4.7. Dynamic Clock Select

The Dynamic Clock Select (DCS) is a smart multiplexer function available in the primary clock routing. It switches between two independent input clock sources. Depending on the operational mode, it switches between two (2) independent input clock sources either with or without any glitches. This is achieved regardless of when the select signal is toggled. Both input clocks must be running to achieve a functioning glitchless DCS output clock, but running clocks are not required when used as a non-glitchless normal clock multiplexer.

There are one (1) or two (2) DCS blocks per device that feed all clock domains. The DCS blocks are located in the DCS\_MUX block. The inputs to the DCS blocks come from MIDMUX outputs and user logic clocks via DCC elements. The DCS elements are located at the center of the PLC array core. The output of the DCS is connected to the inputs of Primary Clock Center MUXs (CMUX).

Figure 2.10 shows the timing waveforms of the default DCS operating mode. The DCS block can be programmed to other modes. For more information about the DCS, refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal






Figure 2.10. DCS Waveforms

#### 2.4.8. Dynamic Clock Control

The Dynamic Clock Control (DCC), Domain Clock enable/disable feature allows internal logic control of the domain primary clock network. When a clock network is disabled, the clock signal is static and does not toggle. All the logic fed by that clock also does not toggle, reducing the overall power consumption of the device. The disable function is glitchless, and does not increase the clock latency to the primary clock network.

Four additional DCC elements control the clock inputs from the CrossLink-NX-33 and CrossLink-NX-33U domain logic to the Center MUX elements (DSC\_CMUX).

This DCC controls the clock sources from the Primary CLOCK MIDMUX before they are fed to the Primary Center MUXs that drive the domain clock network. For more information about the DCC, refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).

#### 2.4.9. DDRDLL

CrossLink-NX-33 and CrossLink-NX-33U has two identical DDRDLL blocks, located in the lower left corner of the device. Each DDRDLL (master DLL block) can generate a 9-bit phase shift value corresponding to a 90-degree phase shift of the reference clock input and provide this value to every DQS block and DLLDEL slave delay element. The reference clock can be either from a PLL, or an input pin. The DQSBUF uses this value to control the delay of the DQS inputs from a DDR memory interface to achieve a 90-degree shift in order to clock DQ inputs at the center of the data eye.

• The value is also sent to another slave DLL, DLLDEL, which takes a primary clock input and generates a 90-degree shifted clock output to drive the clocking structure. This is useful in an edge-aligned Generic DDR interface, where 90-degree clocking needs to be created. Not all primary clock inputs have associated DLLDEL control. Figure 2.11 shows DDRDLL connectivity to a DLLDEL block (connectivity to DQSBUF blocks is similar).






Figure 2.11. DLLDEL Functional Diagram

Each DDRDLL can generate a delay value based on the reference clock frequency. The slave DLLs (DQSBUF and DLLDEL) use the value (code) to either create phase shifted inputs from the DDR memory or create a 90-degree shifted clock. Figure 2.12 shows the connections between the DDRDLL and the slave DLLs.




Figure 2.12. DDRDLL Architecture



### 2.5. sysMEM Memory

CrossLink-NX-33 and CrossLink-NX-33U devices contain a number of sysMEM Embedded Block RAM (EBR). The EBR consists of an 18 kb RAM with memory core, dedicated input registers and output registers as well as optional pipeline registers at the outputs. Each EBR includes functionality to support true dual-port, pseudo dual-port, single-port RAM, ROM and built in FIFO.

In CrossLink-NX-33 and CrossLink-NX-33U, unused EBR blocks is powered down to minimize power consumption.

#### 2.5.1. sysMEM Memory Block

The sysMEM block can implement single port, dual port or pseudo dual port memories. Each block can be used in a variety of depths and widths as listed in Table 2.4. FIFOs can be implemented using the built in read and write address counters and programmable full, almost full, empty and almost empty flags. The EBR block facilitates parity checking by supporting an optional parity bit for each data byte. EBR blocks provide byte-enable support for configurations with 18-bit and 36-bit data widths. For more information, refer to Memory User Guide for Nexus Platform (FPGA-TN-02094).

**Table 2.4. sysMEM Block Configurations** 

Memory Mode	Configurations
Single Port	16,384 × 1
	8,192 × 2
	4,096 × 4
	2,048 × 9
	1,024 × 18
	512 × 36
True Dual Port	16,384 × 1
	8,192 × 2
	4,096 × 4
	2,048 × 9
	1,024 × 18
Pseudo Dual Port	16,384 × 1
	8,192 × 2
	4,096 × 4
	2,048 × 9
	1,024 × 18
	512 × 36

#### 2.5.2. Bus Size Matching

All the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

#### 2.5.3. RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

#### 2.5.4. Memory Cascading

Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.



#### 2.5.5. Single, Dual and Pseudo-Dual Port Modes

In all the sysMEM RAM modes, the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

#### 2.5.6. Memory Output Reset

The EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously or synchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B, respectively. The Global Reset (GSRN) signal can reset both ports. The output data latches and associated resets for both ports are as shown in Figure 2.13. The optional Pipeline Registers at the outputs of both ports are also reset in the same way.




Figure 2.13. Memory Core Reset

For further information on the sysMEM EBR block, see the list of technical documentation in Supplemental Information section.

## 2.6. Large RAM

The CrossLink-NX-33 and CrossLink-NX-33U device includes additional memory resources in the form of Large Random-Access Memory (LRAM) blocks.

The LRAM is designed to work as Single-Port RAM, Dual-Port RAM, Pseudo Dual-Port RAM, and ROM memories. It is meant to function as additional memory resources for the user beyond what is available in the EBR and PFU.

Each individual Large RAM block contains 0.5 Mbits of memory and has a programmable data width of up to 32 bits. Cascading Large RAM blocks allows data widths of up to 64 bits. Additionally, there is the ability to use either Error Correction Coding (ECC) or byte enable.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## 2.7. sysDSP

CrossLink-NX-33 and CrossLink-NX-33U provides an enhanced sysDSP architecture, making it ideally suited for low-cost, high-performance Digital Signal Processing (DSP) applications. Typical functions used in these applications are Finite Impulse Response (FIR) filters, Fast Fourier Transforms (FFT) functions, Correlators, Reed-Solomon/Turbo/Convolution encoders and decoders. These complex signal processing functions use similar building blocks such as multiply-adders and multiply-accumulators.

### 2.7.1. sysDSP Approach Compared to General DSP

Conventional general-purpose DSP chips typically contain one to four (Multiply and Accumulate) MAC units with fixed data-width multipliers; this leads to limited parallelism and limited throughput. Their throughput is increased by higher clock speeds. In the CrossLink-NX-33 and CrossLink-NX-33U device family, there are many DSP blocks that can be used to support different data widths. This allows the user to use highly parallel implementations of DSP functions. User can optimize DSP performance versus area by choosing appropriate levels of parallelism. Figure 2.14 compares the fully serial implementation to the mixed parallel and serial implementation.




Figure 2.14. Comparison of General DSP, CrossLink-NX-33, and CrossLink-NX-33U Approaches



#### 2.7.2. sysDSP Architecture Features

The CrossLink-NX-33 and CrossLink-NX-33U sysDSP block contains two sysDSP slices. The CrossLink-NX-33 and CrossLink-NX-33U sysDSP Slice has been significantly enhanced to provide functions needed for advanced processing applications. These enhancements provide improved flexibility and resource utilization.

The CrossLink-NX-33 and CrossLink-NX-33U sysDSP block (two sysDSP slices) supports many functions that include the following:

- Symmetry support. The primary target application is wireless. 1D Symmetry is useful for many applications that use FIR filters when their coefficients have symmetry or asymmetry characteristics. The main motivation for using 1D symmetry is cost/size optimization. The expected size reduction is up to 2x.
  - Odd Mode Filter with Odd number of taps
  - Even Mode Filter with Even number of taps
  - Two dimensional (2D) Symmetry Mode Supports 2D filters for mainly video applications
- Dual-multiplier architecture. Lower accumulator overhead to half and the latency to half compared to single multiplier architecture.
- Fully cascadable DSP across slices. Support for symmetric, asymmetric and non-symmetric filters.
- Multiply (36 × 36, two 18 × 36, four 18 × 18 or eight 9 × 9)
- Multiply Accumulate (supports one 18 × 36 multiplier result accumulation, two 18 × 18 multiplier result accumulation or four 9 × 9 multiplier result accumulation)
- Two Multiplies feeding one Accumulate per cycle for increased processing with lower latency (two 18 × 18 Multiplies feed into an accumulator that can accumulate up to 54 bits)
- Pipeline registers
- 1D Symmetry support. The coefficients of FIR filters have symmetry or negative symmetry characteristics.
  - Odd Mode Filter with Odd number of taps
  - Even Mode Filter with Even number of taps
- 2D Symmetry support. The coefficients of 2D FIR filters have symmetry or negative symmetry characteristics.
  - 3 × 3 and 3 × 5 Internal DSP Slice support
  - 5 × 5 and larger size 2D blocks Semi internal DSP Slice support
- Flexible saturation and rounding options to satisfy a diverse set of applications situations
- Flexible cascading DSP blocks
  - Minimizes fabric use for common DSP functions
  - · Enables implementation of FIR Filter or similar structures using dedicated sysDSP slice resources only
  - Provides matching pipeline registers
  - Can be configured to continue cascading from one row of sysDSP slices to another for longer cascade chains
- RTL Synthesis friendly synchronous reset on all registers, while still supporting asynchronous reset for legacy users.
- Dynamic MUX selection to allow Time Division Multiplexing (TDM) of resources for applications that require processor-like flexibility that enables different functions for each clock cycle.

For most cases, as shown in Figure 2.15, the CrossLink-NX-33 and CrossLink-NX-33U sysDSP block is backwards-compatible with the LatticeECP3™ sysDSP block, such that, legacy applications can be targeted to CrossLink-NX-33 and CrossLink-NX-33U sysDSP. Figure 2.15 shows the diagram of sysDSP block.






Figure 2.15. DSP Functional Block Diagram

The CrossLink-NX-33 and CrossLink-NX-33U sysDSP block supports the following basic elements.

- MULT (Multiply)
- MAC (Multiply, Accumulate)
- MULTADDSUB (Multiply, Addition/Subtraction)
- MULTADDSUBSUM (Multiply, Addition/Subtraction, Summation)

Table 2.5 shows the capabilities of CrossLink-NX-33 and CrossLink-NX-33U sysDSP block versus the above functions.

Table 2.5. Maximum Number of Elements in a sysDSP Block

Width of Multiply	х9	x18	х36
MULT	8	4	1
MAC	2	2	_
MULTADDSUB	2	2	_
MULTADDSUBSUM	2	2	_

Some options are available in the four elements. The input register in all the elements can be directly loaded or can be loaded as a shift register from previous operand registers. By selecting *dynamic operation,* the following operations are possible:

- In the Add/Sub option, the Accumulator can be switched between addition and subtraction on every cycle.
- The loading of operands can switch between parallel and serial operations.

For further information, refer to sysDSP User Guide for Nexus Platform (FPGA-TN-02096).

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



## 2.8. Programmable I/O (PIO)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysI/O buffers and pads.

On all CrossLink-NX-33 and CrossLink-NX-33U devices, two adjacent PIO can be combined to provide a complementary output driver pair.

## 2.9. Programmable I/O Cell (PIC)

The programmable I/O cells (PIC) provides I/O function and necessary gearing logic associated with PIO. CrossLink-NX-33 and CrossLink-NX-33U consists of base PIC and gearing PIC.

Base PICs contain three blocks: an input register block, output register block, and tri-state register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic. Base PICs cover the top bank. Gearing PICs contain gearing logic and edge monitor used for locating the center of data window. Gearing PICs cover the bottom banks to support DDR operation.




Figure 2.16. Group of Two High Performance Programmable I/O Cells






Figure 2.17. Wide Range Programmable I/O Cells

#### 2.9.1. Input Register Block

The input register blocks for the PIO on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core.

The Input register block on the bottom side includes gearing logic and registers to implement IDDRX1, IDDRX2, IDDRX4, IDDRX5 gearing functions. With two PICs sharing the DDR register path, it can also implement the IDDRX71 function used for 7:1 LVDS interfaces. It uses three sets of registers – shift, update, and transfer to implement gearing and the clock domain transfer. The first stage registers sample the high-speed input data by the high-speed edge clock on its rising and falling edges. The second stage registers perform data alignment based on the control signals. The third stage pipeline registers pass the data to the device core synchronized to the low-speed system clock. For more information on gearing function, refer to CrossLink-NX-33 and CrossLink-NX-33U High-Speed I/O Interface (FPGA-TN-02280).

#### Input FIFO

The CrossLink-NX-33 and CrossLink-NX-33U PIO has a dedicated input FIFO per single-ended pin for input data register for DDR Memory interfaces. The FIFO resides before the gearing logic. It transfers data from DQS domain to continuous ECLK domain. On the Write side of the FIFO, it is clocked by DQS clock, which is the delayed version of the DQS Strobe signal from DDR memory. On the Read side of FIFO, it is clocked by ECLK. ECLK may be any high-speed clock with identical frequency as DQS (the frequency of the memory chip). Each DQS group has one FIFO control block. It distributes FIFO read/write pointers to every PIC in same DQS group. DQS Grouping and the DQS Control Block is described in DLL Calibrated DQS Delay and Control Block (DQSBUF) section.



**Table 2.6. Input Block Port Description** 

Name	Туре	Description
D	Input	High Speed Data Input
Q[1:0]/Q[3:0]/Q[6:0]/Q[7:0]/Q[9:0]	Output	Low Speed Data to the device core
RST	Input	Reset to the Output Block
SCLK	Input	Slow Speed System Clock
ECLK	Input	High Speed Edge Clock
DQS	Input	Clock from DQS control Block used to clock DDR memory data
ALIGNWD	Input	Data Alignment signal from device core.

Figure 2.18 shows the input register block for the PIO on the top edge.





Figure 2.18. Input Register Block for PIO on Top Side of the Device

Figure 2.19 shows the input register block for the PIO located on the bottom edge.



\*For 7:1 LVDS interface only. It is required to use PIO pair pins (PIOA/B or PIOC/D).

Figure 2.19. Input Register Block for PIO on Bottom Side of the Device



### 2.9.2. Output Register Block

The output register block registers signals from the core of the device before they are passed to the sysl/O buffers.

The CrossLink-NX-33 and CrossLink-NX-33U output data path has programmable registers and output gearing logic. On the bottom side, the output register block can support 1x, 2x, x4, x5, and 7:1 gearing enabling high speed DDR and DDR memory interfaces. On the top side, the banks support 1x gearing. The CrossLink-NX-33 and CrossLink-NX-33U output data path diagram is shown in Figure 2.20. The programmable delay cells are also available in the output data path.

For a detailed description of the output register block modes and usage, refer to CrossLink-NX-33 and CrossLink-NX-33U High-Speed I/O Interface (FPGA-TN-02280).





Figure 2.20. Output Register Block on Top Side



\*For 7:1 LVDS interface only. It is required to use PIO pair pins PIOA/B.

Figure 2.21. Output Register Block on Bottom Side



Table 2.7. Output Block Port Description

Name	Туре	Description
Q	Output	High Speed Data Output
D	Input Data from core to output SDR register	
Q[1:0]/Q[3:0]/Q[6:0]/Q[7:0]/Q[9:0]	Input	Low Speed Data from device core to output DDR register
RST	Input	Reset to the Output Block
SCLK	Input	Slow Speed System Clock
ECLK	Input High Speed Edge Clock	
DQSW	Input	Clock from DQS control Block used to generate DDR memory DQS output
DQSW270	Input	Clock from DQS control Block used to generate DDR memory DQ output

## 2.10. Tri-state Register Block

The tri-state register block registers tri-state control signals from the core of the device before they are passed to the sysl/O buffers. The block contains a register for SDR operation. In SDR, the TD input feeds one of the flip-flops that then feeds the output. In DDR, operations used mainly for DDR memory interfaces can be implemented on the bottom side of the device. Here, two inputs feed the tri-state registers clocked by both ECLK and SCLK.

Figure 2.22 and Figure 2.23 show the Tri-state Register Block functions on the device. For a detailed description of the tri-state register block modes and usage, refer to CrossLink-NX-33 and CrossLink-NX-33U High-Speed I/O Interface (FPGA-TN-02280).




Figure 2.22. Tri-state Register Block on Top Side




Figure 2.23. Tri-state Register Block on Bottom Side

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Table 2.8. Tri-state Block Port Description

Name	Туре	Description
TD	Input	Tri-state Input to Tri-state SDR Register
RST	Input	Reset to the Tri-state Block
T[1:0]	Input	Tri-state input to TSHX2 function
SCLK	Input	Slow Speed System Clock
ECLK	Input	High Speed Edge Clock
DQSW	Input	Clock from DQS control Block used to generate DDR memory DQS output
DQSW270	Input	Clock from DQS control Block used to generate DDR memory DQ output
TQ	Output	Output of the Tri-state block

### 2.10.1. DLL Calibrated DQS Delay and Control Block (DQSBUF)

To support DDR memory interfaces (DDR3/DDR3L, LPDDR2/3), the DQS strobe signal from the memory must be used to capture the data (DQ) in the PIC registers during memory reads. This signal is output from the DDR memory device aligned to data transitions and must be time shifted before it can be used to capture data in the PIC. This time shift is achieved by using the DQSBUF programmable delay line in the DQS Delay Block (DQS read circuit). The DQSBUF is implemented as a slave delay line and works in conjunction with a master DDRDLL.

This block also includes a slave delay line to generate delayed clocks used during writes to generate DQ and DQS with correct phases within one DQS group. There is a third delay line inside this block used to provide write leveling for DDR write if needed.

Each of the read and write side delays can be dynamically shifted using margin control signals from the core logic.

The FIFO Control Block included here generates the Read and Write Pointers for the FIFO inside the Input Register Block. These pointers are generated to control the DQS to ECLK domain crossing using the FIFO module.




Figure 2.24. DQS Control and Delay Block (DQSBUF)

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Table 2.9. DQSBUF Port List Description

Name	Туре	Description
DQS	Input	DDR memory DQS strobe
READ[1:0]	Input	Read Input from DDR Controller
READCLKSEL[2:0]	Input	Read pulse selection
SCLK	Input	Slow System Clock
ECLK	Input	High Speed Edge Clock (same frequency as DDR memory)
RDLOADN, RDMOVE, RDDIRECTION	Input	Dynamic Margin Control ports for Read delay
WRLOADN, WRMOVE, WRDIRECTION	Input	Dynamic Margin Control ports for Write delay
DELAYCODE_I[8:0]	Input	Dynamic Delay Control
WRITE_LEVELING_LOADN, WRITE_LEVELING_DIRECTION, WRITE_LEVELING_MOVE	Input	Write Leveling Control
DQSR90	Output	90 delay DQS used for Read
DQSW270	Output	90 delay clock used for DQ Write
DQSW	Output	Clock used for DQS Write
RDPNTR[2:0]	Output	Read Pointer for IFIFO module
WRPNTR[2:0]	Output	Write Pointer for IFIFO module
DATAVALID	Output	Signal indicating start of valid data
BURSTDET	Output	Burst Detect indicator
RD_COUT	Output	Read Count
WR_COUT	Output	Write Count
DELAYCODE_O[8:0]	Output	Dynamic Delay Control

# 2.11. sysI/O Buffer

Each I/O is associated with a flexible buffer referred to as a sysI/O buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysl/O buffers allow users to implement a wide variety of standards that are found in today's systems including LVDS, LVCMOS, LVTTL, and MIPI.

The CrossLink-NX-33 and CrossLink-NX-33U family contains multiple Programmable I/O Cell (PIC) blocks. Each PIC contains two Programmable I/O, PIOA and PIOB. Each PIO includes a sysI/O buffer and I/O logic. Two adjacent PIO can be joined to provide a differential I/O pair referred to as True and Comp, where True Pad is associated with the positive side of the differential I/O, and the complement with the negative.

The top side bank support I/O standards from 3.3 V to 1.0 V while the bottom supports I/O standards from 1.8 V to 1.0 V. Every pair of I/O on the bottom bank also have a true LVDS and SLVS Tx Driver. In addition, the bottom bank supports single-ended input termination. Both static and dynamic termination are supported. Dynamic termination is used to support the DDR/LPDDR interface standards. For more information about DDR implementation in I/O Logic and DDR memory interface support, refer CrossLink-NX-33 and CrossLink-NX-33U High-Speed I/O Interface (FPGA-TN-02280).

### 2.11.1. Supported sysI/O Standards

CrossLink-NX-33 and CrossLink-NX-33U sysl/O buffers support both single-ended differential and differential standards. Single-ended standards can be further subdivided into internally ratioed standards such as LVCMOS, LVTTL and externally referenced standards such as HSTL. The buffers support the LVTTL, LVCMOS 1.0 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V standards. Differential standards supported include LVDS, SLVS, and differential LVCMOS. For better support of video standards, subLVDS and MIPI\_D-PHY are also supported. Table 2.10 and Table 2.11 provide a list of sysI/O standards supported in CrossLink-NX-33 and CrossLink-NX-33U devices.



Table 2.10. Single-Ended I/O Standards

Standard	Input	Output	<b>Bi-directional</b>
LVTTL33	Yes	Yes	Yes
LVCMOS33	Yes	Yes	Yes
LVCMOS25	Yes	Yes	Yes
LVCMOS18	Yes	Yes	Yes
LVCMOS15	Yes	Yes	Yes
LVCMOS12	Yes	Yes	Yes
LVCMOS10	Yes	No	No
HTSL15 I	Yes	Yes	Yes
LVCMOS18H	Yes	Yes	Yes
LVCMOS15H	Yes	Yes	Yes
LVCMOS12H	Yes	Yes	Yes
LVCMOS10H	Yes	Yes	Yes
LVCMOS10R	Yes	_	Yes <sup>1</sup>

#### Note:

1. Output supported by LVCMOS10H.

Table 2.11. Differential I/O Standards

Standard	Input	Output	Bi-directional
LVDS	Yes	Yes	Yes
SUBLVDS	Yes	No	_
SLVS	Yes	Yes	_
SUBLVDSE	_	Yes	_
SUBLVDSEH	_	Yes	_
LVDSE	ı	Yes	_
MIPI_D-PHY	Yes	Yes	Yes
HSTL15D_I	Yes	Yes	Yes
LVTTL33D	_	Yes	_
LVCMOS33D		Yes	<del>-</del>
LVCMOS25D	_	Yes	_



### 2.11.2. sysI/O Banking Scheme

The CrossLink-NX-33 and CrossLink-NX-33U devices has up to six banks in total. There are three banks on the top, and three at the bottom side of the device. Bank 0, Bank 1, and Bank 5 support up to VCCIO 3.3 V while Bank 2, Bank 3, and Bank 4 support up to VCCIO 1.8 V.

Bank 5 is only supported in CrossLink-NX-33, while AON and USB signals are only available in CrossLink-NX-33U.

#### Typical sysI/O Behavior During Power-up

The internal Power-On-Reset (POR) signal is deactivated when V<sub>CC</sub> and V<sub>CCAUX</sub> have reached satisfactory levels. After the POR signal is deactivated the FPGA core logic becomes active. It is the responsibility of the user to ensure that all other V<sub>CCIO</sub> banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. For more information about controlling the output logic state with valid input logic levels during power-up in CrossLink-NX-33 and CrossLink-NX-33U devices, see the list of technical documentation in Supplemental Information section.

V<sub>CC</sub> and V<sub>CCAUX</sub> supply the power to the FPGA core fabric, whereas V<sub>CCIO</sub> supplies power to the I/O buffers. In order to simplify the system design while providing consistent and predictable I/O behavior, it is recommended that the I/O buffers be powered-up prior to the FPGA core fabric. For the different power supply voltage levels supported by the I/O banks, refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for detailed information.

#### **VREF1 and VREF2**

FPGA-DS-02104-0 92

Bank 2, Bank 3, and Bank 4 can support two separate VREF input voltages, VREF1, and VREF2. To assign a VREF driver, use IO\_Type = VREF1\_DRIVER or VREF2\_DRIVER. To assign VREF to a buffer, use VREF1\_LOAD or VREF2\_LOAD.

#### sysI/O Standards Supported by I/O Bank

All banks can support multiple I/O standards under the VCCIO rules discussed above. Table 2.12 and Table 2.13 summarize the I/O standards supported on various sides of the CrossLink-NX-33 and CrossLink-NX-33U device.

Table 2.12. Single-Ended I/O Standards Supported on Various Sides

Standard	Тор	Bottom
LVTTL33	Yes	_
LVCMOS33	Yes	_
LVCMOS25	Yes	_
LVCMOS18	Yes	_
LVCMOS15	Yes	_
LVCMOS12	Yes	_
LVCMOS10	Yes	_
LVCMOS18H	_	Yes
LVCMOS15H	_	Yes
LVCMOS12H	_	Yes
LVCMOS10H	_	Yes
LVCMOS10R	_	Yes
HTSL15 I	_	Yes



Table 2.13. Differential I/O Standards Supported on Various Sides

Standard	Тор	Bottom
LVDS	_	Yes
SUBLVDS	_	Yes
SLVS	_	Yes
SUBLVDSE	Yes	_
SUBLVDSEH	_	Yes
LVDSE	Yes	_
MIPI_D-PHY	_	Yes
HSTL15D_I	_	Yes
LVTTL33D	Yes	_
LVCMOS33D	Yes	_
LVCMOS25D	Yes	_

#### **Hot Socketing**

CrossLink-NX-33 and CrossLink-NX-33U devices have been carefully designed to ensure predictable behavior during powerup and power-down. During power-up and power-down sequences, the I/O remain in tri-state until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled within specified limits. Bank 0, Bank 1, and Bank 5 wide range I/O (excluding MCLK/MCSN/MOSI/INITN/DONE) are hot socketable. Bank 2, Bank 3, and Bank 4 do not support hot socketing.

### 2.11.3. sysI/O Buffer Configurations

This section describes the various sysI/O features available on the CrossLink-NX-33 and CrossLink-NX-33U device. Refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for detailed information.

# 2.12. IEEE 1149.1-Compliant Boundary Scan Testability

All CrossLink-NX-33 and CrossLink-NX-33U devices contain various ports that can be used for configuration, including a Test Access Port (TAP). This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/O: TDI, TDO, TCK, and TMS. The test access port uses VCCIO1 for power supply. The test access port is supported for VCCIO1 = 1.8 V - 3.3 V.

For more information, refer to sysCONFIG User Guide for Nexus Platform (FPGA-TN-02099).

# 2.13. Always On (AON)

The Hardware (HW) AON block in CrossLink-NX-33U is provided to support low power application, where the main FPGA device can be put in the power down state while the AON block continues to operate as a wake-up timer. The auxiliary power (always on power domain) to the AON block is provided by the dedicated V<sub>CCAUX</sub> AON supply rail. This is isolated from the rest of the FPGA power domain that can be turned off for low power applications. The AON OUT output pin is provided to control the external power switch and AON\_INT is provided to interrupt or to override the power down state. Both external signals follow the 1.8 V LVCMOS I/O standard. Figure 2.25 shows the high-level block diagram with internal FPGA internal interface control signals for the AON block. Table 2.14 provides the descriptions of the AON ports.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 2.25. AON Functional Block Diagram

**Table 2.14. AON Port Description** 

Interface	Port Names	In/Out to AON	Description
	cnt_set<15:0>	Input	Upon FPGA power up, this 16-bit AON timer counter value is used to set the AON wake up timer output (AON_OUT). Internal timer is running at 1 kHz nominal clock frequency
FPGA	pre_sleep	Input	This input from the FPGA logic is used to indicate to the AON to drive the AON_OUT low indicating that FPGA can be powered down.
Internal I/F	Internal I/F test_mode_en Input		This input can be used to trigger AON test mode
	aon_time_cal_clk	Output	Internal AON timer clock output can be used for calibration. Nominal clock frequency is 16 kHz.
	pre_aon_out	Output	Internal test mode output before the AON_OUT external signal.
External	AON_INT	Input	Active high (AON_INT = 1) strobe signal to externally switch FPGA from power down state (AON_OUT=0) to power on state (AON_OUT=1)
LXterrial	AON_OUT	Output	Always On output to control power regulator(s). FPGA Power Down=0; FPGA Power Up = 1

## 2.14. USB

The Hardened USB block in CrossLink-NX33U is designed to support device controller applications such as image sensor data transfer through USB 3.2 Gen 1 and I<sup>2</sup>C, GPIO, SPI control signals through USB 2.0. It can support USB 3.2 Gen 1 (5 Gbps), USB 2.0 HS (480 Mbps), FS (12 Mbps) and LS (1.5 Mbps) modes. Internal interface consists of PIPE interface to AXI (Main) DMA data transfer for high-speed video applications. For control interface, internal UTMI data is translated to AHB (Secondary) and LMMI interface to FPGA fabric. The high-level block diagram of the USB hard IP is shown in Figure 2.26.






Figure 2.26. USB Hard IP Functional Block Diagram

### 2.14.1. USB Hardware Architecture

The typical device applications found in USB 3.2 Gen 1 and CrossLink-NX-33U internal interface are described in this section. The following are the example USB applications:

- USB low speed I/O interface aggregation
- USB video class streaming

Figure 2.27 shows the internal interface block diagram.




Figure 2.27. Typical USB Hardware Application Diagram

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



#### 2.14.1.1. USB Device Controller:

The controller has the following interfaces:

- Application interfaces AXI and LMMI per hard macro design. The secondary interface is LMMI used as control path for register and RAM debug access. The primary interface is AXI used ad data path for internal DMA accessing external memory. The hard-macro has internal bridge to convert LMMI interface.
- FIFO interface is implemented in PDP RAM and used to access EP RAM per IP definition.
- The PHY interfaces (UTMI and PIPE) are transparent and integrated in Hard Macro.
- Infrastructure connection for clock, reset, debug and power. Refer to Clock, Reset, Debug, and Power section for more

#### 2.14.1.2. Endpoints

The number of end points and packet sizes are user-configurable. Table 2.15 provides the maximum number and types of EP and maximum packet sizes supported by each end points.

Table 2.15. USB Endpoint FIFO Size and Burst Size (Maximum Packet Size)

ЕР Туре	FIFO Size	Burst size
Control BiDir	_	-
Bulk	4 kB	4x MPS
Bulk	4 kB	4x MPS
Isoc	4 kB	4x MPS
Isoc	4 kB	4x MPS
Interrupt	4 kB	4x MPS
Interrupt	256 B	-
Interrupt	256 B	-
Interrupt	256 B	_

### 2.14.1.3. Clock, Reset, Debug, and Power

- The following clocks need to be supplied per IP Databook:
  - AHB bus clock and RAM clock can be the same
  - U2MAC clock same as UTMI clock
  - U3MAC clock link clock, or same as pipe clock
  - Pipe clock PHY interface clock
- Clock gating is enabled for low power device application.
- The USB device bus power is managed by the host controller (SoC) for LP PHY modes like P1/2/3 and link states like U1/2/3. The USB 2.0 mode enables LPM-L1 and suspend states to reduce the application power.

#### 2.14.1.4. USB PHY

- Reference clock and DIV5 is implemented in hard-macro.
- Based on speed negotiation only one PHY is be active during connect, and are mutually exclusive.

#### 2.14.1.5. Application Fabric

- The application fabric could be AHB with the appropriate individual bridge (AHB to APB/AXI/LMMI) interface IP.
- Provides main (M) and secondary (S) nodes for all the controller interface with RISC-V.

#### 2.14.1.6. RISCV

- The core could be RISC-V MC SIP core with the Lattice Propel™ toolchain.
- The LRAMs are allocated for core system memory and as intermediate buffer to exchange data structures and payload between RISC-V and the controller such as USB, I<sup>2</sup>C, and SPI.

### 2.14.1.7. I/O Aggregation and Common Modules

- The standard IP from the library is used for I<sup>2</sup>C, SPI, and GPIO.
- The SPI (M) controller is mandatory for all USB applications to interface with the flash memory.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal FPGA-DS-02104-0 92



- The I<sup>2</sup>C (M) controller is used for I/O aggregation to interface with platform sensors like temperature sensor.
- The GPIO controller provides access to input (such as DIP switches) and output (LED) wires.

#### 2.14.1.8. Camera streaming Modules

- The image preprocessing block provides the processed image which can be sent to the SoC imaging application. Two
  possible options are:
  - Typical image preprocessing functions provide downscaling and optionally apply digital gain, gamma, and other functions.
  - Optional standard ISP IP can be used for reference design to improve the image quality.
- There are two options for USB streaming:
  - UVC This needs the controller IP to convert pixel data to USB video class stream through bulk or isochronous endpoints.
  - RAW streaming this is custom streaming per Host RAW streaming driver requirement through bulk or isochronous endpoints.
- I<sup>2</sup>C primary controller is used as camera sensor programming interface.
- GPIO signal provides power and reset signals for camera sensor.

#### 2.14.2. USB RISC-V Firmware Stack and Host Software Interface

Figure 2.28 shows the RISCV Firmware (FW) stack and the Host Software (SW) interface with boot loader pointer to SPI Flash. The SPI Flash holds the FPGA bitfile (USB APP) and RISCV FW. The FW stack can be bare metal or RTOS-based, with the module in the figure are applicable for corresponding to typical USB application design.

The USB peripheral driver provides the device application layer based on the application.




Figure 2.28. CrossLink-NX-33U USB RISC-V Host FW Stack

# 2.15. Device Configuration

All CrossLink-NX-33 and CrossLink-NX-33U devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration, and the sysCONFIG port, support serial, quad, and byte configuration. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02104-0 92



System Configuration specification. JTAG\_EN is the only dedicated configuration pin. *PPROGRAMN/INITN/DONE* are enabled by default but can be turned into GPIO. The remaining sysCONFIG pins are used as dual function pins. Refer to sysCONFIG User Guide for Nexus Platform (FPGA-TN-02099) for more information about using the dual-use pins as general purpose I/O.

There are various ways to configure the CrossLink-NX-33 and CrossLink-NX-33U devices:

- JTAG (TAP)
- Master Serial Peripheral Interface (SPI) to load from external SPI flash using x1, x2, or x4 (QSPI) interfaces.
- Inter-Integrated Circuit Bus (I<sup>2</sup>C)
- Improved Inter-Integrated Circuit Bus (I3C)
- Slave SPI from a system host
- Lattice Memory Mapped Interface (LMMI), refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for more details
- JTAG, SSPI, MSPI, I<sup>2</sup>C, and I3C are supported for VCCIO = 1.8 V 3.3 V

On power-up, based on the voltage level (high or low) of the PROGRAMN pin, the FPGA SRAM is configured by the appropriate sysCONFIG port. If PROGRAMN pin is *low*, the FPGA is in Slave configuration mode (Slave SPI, Slave I<sup>2</sup>C, or Slave I3C) and is waiting for the correct Slave Configuration port activation key. PROGRAMN must be driven high within 50 ns of the end of transmission of the Slave Configuration port activation key, that is, the deassertion of SCSN. If no slave port is declared active before the PROGRAMN pin is sensed HIGH, the FPGA is in Master SPI booting mode. In Master SPI booting mode, the FPGA boots from an external SPI flash. Once a configuration port is activated, it remains active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by enabling the JTAG\_EN pin and sending the appropriate command through the TAP port.

## 2.15.1. Enhanced Configuration Options

CrossLink-NX-33 and CrossLink-NX-33U devices have enhanced configuration features such as:

- Bitstream Decryption
- Decompression Support
- Watchdog Timer support
- Dual and Multi-boot image support

For more details, refer to sysCONFIG User Guide for Nexus Platform (FPGA-TN-02099).

The Watchdog Timer is a new configuration feature that helps the user to add a programmable timer option for timeout applications.

### **Dual-Boot and Multi-Boot Image Support**

Dual-boot and multi-boot images are supported for applications requiring reliable remote updates of configuration data for the system FPGA. After the system is running with a basic configuration, a new boot image can be downloaded remotely and stored in a separate location in the configuration storage device. Any time after the update the CrossLink-NX-33 and CrossLink-NX-33U devices can be re-booted from this new configuration file. If there is a problem, such as corrupt data during download or incorrect version number with this new boot image, the CrossLink-NX-33 and CrossLink-NX-33U device can revert to the original backup golden configuration and try again. This all can be done without power cycling the system. For more information, refer to sysCONFIG User Guide for Nexus Platform (FPGA-TN-02099).



# 2.16. Single Event Upset (SEU) Handling

The CrossLink-NX-33 and CrossLink-NX-33U devices are unique in that the underlying technology used to build these devices is much more robust and less prone to soft errors.

The CrossLink-NX-33 and CrossLink-NX-33U devices have an improved, hardware implemented, Soft Error Detection (SED) circuit which can be used to detect SRAM errors so they can be corrected. There are two layers of SED implemented in CrossLink-NX-33 and CrossLink-NX-33U making it more robust and reliable.

The SED hardware in CrossLink-NX-33 and CrossLink-NX-33U devices is part of the Configuration block. The SED module in CrossLink-NX-33 and CrossLink-NX-33U is an enhanced version as compared to the SED modules implemented in other Lattice devices. The configuration data is divided into frames so that the entire FPGA can be programmed precisely with ease. The SED hardware reads data from the FPGAs configuration memory and performs an Error Correcting Code (ECC) calculation on every frame of configuration data (see Figure 2.2). Once an error is detected, a notification is generated and SED resumes operation. For single bit errors, the corrected value is rewritten to the particular frame using ECC information. If more than one-bit error is detected within one frame of configuration data, an error message is generated. CrossLink-NX-33 and CrossLink-NX-33U devices also have dedicated logic to perform Cycle Redundancy Code (CRC) checks for the entire bitstream, which runs in parallel along with ECC.

After the ECC is calculated on all frames of configuration data, CRC is calculated and checked for the entire bitstream. ECC and CRC checks do not include the contents of RAMs (EBR, Large RAM, and distributed RAM).

For further information on SED support, refer to Soft Error Detection (SED)/Correction (SEC) User Guide for Nexus (FPGA-TN-02076).

# 2.17. On-Chip Oscillator

The CrossLink-NX-33 and CrossLink-NX-33U device features two on board oscillators. Both Oscillators are controlled with internally generated current.

The low frequency oscillator (LFOSC) is tailored for low power operation and runs at a nominal frequency of 128 kHz. The LFOSC always runs and can be used to perform always on functions with the lowest possible power. The high frequency oscillator (HFOSC) runs at a nominal frequency of 450 MHz but can be divided down to a range of 256 MHz to 2 MHz by user attributes.

#### 2.18. User I<sup>2</sup>C IP

The CrossLink-NX-33 and CrossLink-NX-33U device has one hard I<sup>2</sup>C interface, which can be configured either as a master (controller) or a slave (responder). The pins for the I<sup>2</sup>C interface are pre-assigned.

The interface core has the option to delay the either the input or the output data (SDA), or both, by 50 ns nominal, using dedicated on-chip delay elements. This provides an easier interface to any external I<sup>2</sup>C components. In addition, 50 ns glitch filters are available for both SDA and SCL.

When the IP interface is configured as master (controller), it is able to control other devices on the  $I^2C$  bus through the preassigned pins. When the core is configured as a slave (responder), the device is able to provide, for example, I/O expansion to an  $I^2C$  master (controller). The  $I^2C$  core supports the following functionality:

- Master (controller) and Slave (responder) operation
- 7-bit and 10-bit addressing
- Multi-master (controller) arbitration support
- Clock stretching
- Up to 1 MHz data transfer speed (Standard-Mode, Fast-Mode, Fast-Mode Plus)
- General Call support
- Optional receive and transmit data FIFOs with programmable sizes
- Optionally 50 ns delay on input or output data (SDA), or both
- Hard-Connection and Programmable I/O Connection Support
- Programmable to a mode compliant with I3C requirements on legacy I<sup>2</sup>C Slave Devices.
- Fast-Mode and Fast-Mode Plus Support



- Disabled Clock Stretching
- 50 ns SCL and SDA Glitch Filters
- Programmable 7-bit Address

For further information on the User I<sup>2</sup>C, refer to I<sup>2</sup>C Hardened IP User Guide for Nexus Platform (FPGA-TN-02142).

### 2.19. Trace ID

Each CrossLink-NX-33 and CrossLink-NX-33U device contains a unique (per device) TraceID that can be used for tracking purposes or for IP security applications. The TraceID is 64 bits long. Eight out of 64 bits are user-programmable, the remaining 56 bits are factory-programmed. The TraceID is accessible through the SPI, I<sup>2</sup>C, or JTAG interfaces. For further information on TraceID, refer to Using TraceID (FPGA-TN-02084).

# 2.20. Cryptographic Engine

The CrossLink-NX-33 and CrossLink-NX-33U family of devices support several cryptographic features that helps customer secure their design. Some of the key cryptographic features include Advanced Encryption Standard (AES), Hashing Algorithms and true random number generator (TRNG). The CrossLink-NX-33 and CrossLink-NX-33U device also features bitstream encryption (using AES-256), used for protecting confidential FPGA bitstream data, and bitstream authentication (using ECDSA), which maintains bitstream integrity and protects the FPGA design bitstream from copying and tampering.

The Cryptographic Engine (CRE) is the main engine, which is responsible for the bitstream encryption as well as authentication of the CrossLink-NX-33 and CrossLink-NX-33U device. Once the bitstream is authenticated and the device is ready for user functions, the CRE is available for users to implement various cryptographic functions in the FPGA design. To enable specific cryptographic function, the CRE must be configured by setting a few registers.

The Cryptographic Engine supports the below user-mode features:

- True Random Number generator (TRNG)
- Secure Hashing Algorithm (SHA)-256 bit
- Message authentication codes (MACs) HMAC
- Lattice Memory Mapped Interface (LMMI) interface to user logic
- High Speed Port (HSP) for FIFO-based streaming data transfer




Figure 2.29. Cryptographic Engine Block Diagram



# 3. DC and Switching Characteristics for Commercial and Industrial

All specifications in this chapter are characterized within recommended operating conditions unless otherwise specified.

# 3.1. Absolute Maximum Ratings

**Table 3.1. Absolute Maximum Ratings** 

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub> , V <sub>CCECLK</sub>	Supply Voltage	-0.5	1.10	V
VCCAUX, VCCAUXA, VCCAUXH3, VCCAUXH4, VCCAUXH5, VCCAUX_AON <sup>5</sup>	Supply Voltage	-0.5	1.98	V
V <sub>CCIO0, 1, 2, 6, 7</sub>	I/O Supply Voltage	-0.5	3.63	V
V <sub>CCIO3, 4, 5</sub>	I/O Supply Voltage	-0.5	1.98	V
AVDD33 <sup>5</sup>	Supply Voltage for Hardened USB	-0.5	3.63	V
AVDD18, AVDD18_TX, AVDD18_COM <sup>5</sup>	Supply Voltage for Hardened USB	-0.5	1.98	V
AVDD, AVDD_TX <sup>5</sup>	Supply Voltage for Hardened USB	-0.5	1.10	V
_	Input or I/O Voltage Applied, Bank 0, Bank 1, Bank 5 <sup>6</sup>	-0.5	3.63	V
_	Input or I/O Voltage Applied, Bank 2, Bank 3, Bank 4	-0.5	1.98	V
T <sub>A</sub>	Storage Temperature (Ambient)	-65	+150	°C
T <sub>J</sub>	Junction Temperature	_	+125	°C

#### Notes:

- Stress above those listed under the Absolute Maximum Ratings may cause permanent damage to the device. Functional operation of
  the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
- 2. Compliance with the Lattice Thermal Management document is required.
- 3. All voltages referenced to GND.
- 4. All V<sub>CCAUX</sub> should be connected on PCB.
- 5. V<sub>CCAUX\_AON</sub> and AVDD are only supported in CrossLink-NX-33U.
- 6. Bank 5 is only supported in CrossLink-NX-33.



# **3.2.** Recommended Operating Conditions<sup>1, 2, 3</sup>

# **Table 3.2. Recommended Operating Conditions**

Symbol	Parameter	Conditions	Min	Тур.	Max	Unit
V <sub>CC</sub> , V <sub>CCECLK</sub>	Core Supply Voltage	V <sub>CC</sub> = 1.0	0.95	1.00	1.05	V
V <sub>CCAUX</sub>	Auxiliary Supply Voltage	Bank O, Bank 1, Bank 5 <sup>6</sup>	1.71	1.80	1.89	V
V <sub>CCAUXH3/4/5</sub>	Auxiliary Supply Voltage	Bank 2, Bank 3, Bank 4	1.71	1.80	1.89	V
V <sub>CCAUXA</sub> , V <sub>CCAUX_AON</sub> <sup>5</sup>	Auxiliary Supply Voltage for core logic and AON	_	1.71	1.80	1.89	V
AVDD33 <sup>5</sup>	Supply Voltage for Hardened USB	_	3.135	3.30	3.465	V
AVDD18, AVDD18_TX, AVDD18_COM <sup>5</sup>	Supply Voltage for Hardened USB	_	1.71	1.80	1.89	V
AVDD, AVDD_TX <sup>5</sup>	Supply Voltage for Hardened USB	_	0.95	1.00	1.05	V
		V <sub>CCIO</sub> = 3.3 V, Bank 0, Bank 1, Bank 5 <sup>6</sup>	3.135	3.30	3.465	V
		V <sub>CCIO</sub> = 2.5 V, Bank 0, Bank 1, Bank 5 <sup>6</sup>	2.375	2.50	2.625	V
V <sub>CCIO</sub>	I/O Driver Supply Voltage	V <sub>CCIO</sub> = 1.8 V, All Banks	1.71	1.80	1.89	V
		V <sub>CCIO</sub> = 1.5 V, All Banks <sup>4</sup>	1.425	1.50	1.575	V
		V <sub>CCIO</sub> = 1.2 V, All Banks <sup>4</sup>	1.14	1.20	1.26	V
		V <sub>CCIO</sub> = 1.0 V, Bank 2, Bank 3, Bank 4	0.95	1.00	1.05	V
Operating Temperature						
t <sub>JCOM</sub>	Junction Temperature, Commercial Operation	_	0	_	85	°C
t <sub>JIND</sub>	Junction Temperature, Industrial Operation	_	-40	_	100	°C

#### Notes:

- 1. For correct operation, all supplies must be held in their valid operation voltage range.
- 2. All supplies with same voltage should be from the same voltage source. Proper isolation filters are needed to properly isolate noise from each other.
- 3. Common supply rails must be tied together.
- 4. MSPI (Bank0) and JTAG, SSPI,  $I^2$ C, and I3C (Bank 1) ports are supported for  $V_{CCIO} = 1.8 \text{ V}$  to 3.3 V.
- 5. V<sub>CCAUX AON</sub> and AVDD are only supported in CrossLink-NX-33U.
- 6. Bank 5 is only supported in CrossLink-NX-33.



# 3.3. Power Supply Ramp Rates

**Table 3.3. Power Supply Ramp Rates** 

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>RAMP</sub>	Power Supply ramp rates for all supplies <sup>1</sup>	0.1	ı	50	V/ms

#### Notes:

- Assumes monotonic ramp rates.
- All supplies need to be in the operating range as defined in Recommended Operating Conditions, when the device has completed
  configuration and entering into User Mode. Supplies that are not in the operating range needs to be adjusted to faster ramp rate, or
  users have to delay configuration or wake up.

# 3.4. Power up Sequence

Power-On-Reset (POR) puts the CrossLink-NX-33 and CrossLink-NX-33U devices into a reset state. There is no power up sequence required for the CrossLink-NX-33 and CrossLink-NX-33U devices.

Table 3.4. Power-On Reset

Symbol	Parameter		Min	Тур	Max	Unit
V <sub>PORUP</sub> (Mor	Power-On-Reset ramp-up trip point	V <sub>CC</sub>	0.73	ı	0.83	V
	(Monitoring $V_{CC}$ , $V_{CCAUX}$ , $V_{CCI00}$ , and	V <sub>CCAUX</sub>	1.34	1	1.62	V
	V <sub>CCI01</sub> )	V <sub>CCIOO</sub> ,V <sub>CCIO1</sub>	0.89	ı	1.05	V
V	Power-On-Reset ramp-up trip point (Monitoring V <sub>CC</sub> and V <sub>CCAUX</sub> )	V <sub>CC</sub>	0.51	1	0.81	V
V <sub>PORDN</sub>		V <sub>CCAUX</sub>	1.38	ı	1.59	V

# 3.5. On-Chip Programmable Termination

The CrossLink-NX-33 and CrossLink-NX-33U devices support a variety of programmable on-chip terminations options, including:

- Dynamically switchable Single-Ended Termination with programmable resistor values of 40  $\Omega$ , 50  $\Omega$ , 60  $\Omega$ , or 75  $\Omega$ .
- Common mode termination of 100  $\Omega$  for differential inputs.




Figure 3.1. On-Chip Termination

See Table 3.5 for termination options for input modes.



**Table 3.5. On-Chip Termination Options for Input Modes** 

IO_TYPE	Differential Termination Resistor <sup>1</sup>	Terminate to V <sub>CCIO</sub> /2 <sup>1</sup>
subLVDS	100, OFF	OFF
SLVS	100, OFF	OFF
MIPI_DPHY	100	OFF
HSTL15D_I	100, OFF	OFF
LVCMOS15H	OFF	OFF
LVCMOS12H	OFF	OFF
LVCMOS10H	OFF	OFF
LVCMOS12H	OFF	OFF
LVCMOS10H	OFF	OFF
LVCMOS18H	OFF	OFF, 40, 50, 60, 75
HSTL15_I	OFF	50

#### Note:

Refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for on-chip termination usage and value ranges.

# 3.6. Hot Socketing Specifications

**Table 3.6. Hot Socketing Specifications for GPIO** 

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I <sub>DK</sub>	Input or I/O Leakage Current for Wide Range I/O (excluding MCLK/MCSN/MOSI/INITN/DONE)	$0 < V_{IN} < V_{IH} (max)$ $0 < V_{CC} < V_{CC} (max)$ $0 < V_{CCIO} < V_{CCIO} (max)$ $0 < V_{CCAUX} < V_{CCAUX} (max)$	-1.5	-	1.5	mA

#### Notes:

- I<sub>DK</sub> is additive to I<sub>PU</sub>, I<sub>PD</sub>, or I<sub>BH</sub>.
- Hot socketing specs are defined at a device junction temperature of 85 °C or below. When the device junction temperature is above 85 °C, the I<sub>DK</sub> current can exceed the above spec.
- Going beyond the hot socketing ranges specified here will cause exponentially higher Leakage currents and potential reliability issues. A total of 64 mA per 8 I/O should not be exceeded.

## 3.7. ESD Performance

Refer to the CrossLink-NX-33 and CrossLink-NX-33U Product Family Qualification Summary for complete Commercial and Industrial grade qualification data, including ESD performance.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02104-0.92

<sup>1.</sup> Use of TERMINATE to V<sub>CCIO</sub>/2 and DIFFRENTIAL TERMINATION RESISTOR are mutually exclusive in an I/O bank. On-chip termination tolerance –10%/+60%.



# 3.8. DC Electrical Characteristics

Table 3.7. DC Electrical Characteristics - Wide Range

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I <sub>IL</sub> , I <sub>IH</sub> <sup>1</sup>	Input or I/O Leakage current (Commercial/Industrial)	0 ≤ V <sub>IN</sub> ≤ V <sub>CCIO</sub>	_	_	10	μΑ
l <sub>IH</sub> <sup>2</sup>	Input or I/O Leakage current	$V_{CCIO} \le V_{IN} \le V_{IH}$ (max)	_	_	100	μΑ
I <sub>PU</sub>	I/O Weak Pull-up Resistor Current	$0 \le V_{IN} \le 0.7 \times V_{CCIO}$	-30	_	-150	μΑ
I <sub>PD</sub>	I/O Weak Pull-down Resistor Current	$V_{IL}(max) \le V_{IN} \le V_{CCIO}$	30	_	150	μΑ
I <sub>BHLS</sub>	Bus Hold Low Sustaining Current	V <sub>IN</sub> = V <sub>IL</sub> (max)	30	_		μΑ
I <sub>BHHS</sub>	Bus Hold High Sustaining Current	$V_{IN} = 0.7 \times V_{CCIO}$	-30	_		μΑ
I <sub>BHLO</sub>	Bus hold low Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	_	150	μΑ
I <sub>внно</sub>	Bus hold high Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	_	-150	μΑ
$V_{BHT}$	Bus Hold Trip Points	_	V <sub>IL</sub> (max)	_	V <sub>IH</sub> (min)	V

#### Notes:

- 1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tristated. Bus Maintenance circuits are disabled.
- 2. The input leakage current  $I_{IH}$  is the worst case input leakage per GPIO when the pad signal is high and also higher than the bank  $V_{CCIO}$ . This is considered a mixed mode input.

Table 3.8. DC Electrical Characteristics - High Speed

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I <sub>IL</sub> , I <sub>IH</sub> <sup>1</sup>	Input or I/O Leakage	$0 \le V_{IN} \le V_{CCIO}$	_	-	10	μΑ
I <sub>PU</sub>	I/O Weak Pull-up Resistor Current	$0 \le V_{IN} \le 0.7 \times V_{CCIO}$	-30	_	-150	μΑ
I <sub>PD</sub>	I/O Weak Pull-down Resistor Current	$V_{IL}$ (max) $\leq V_{IN} \leq V_{CCIO}$	30	_	150	μΑ
I <sub>BHLS</sub>	Bus Hold Low Sustaining Current	V <sub>IN</sub> = V <sub>IL</sub> (max)	30	_	_	μΑ
I <sub>BHHS</sub>	Bus Hold High Sustaining Current	$V_{IN} = 0.7 \times V_{CCIO}$	-30	_	_	μΑ
I <sub>BHLO</sub>	Bus hold low Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	1	150	μΑ
I <sub>BHHO</sub>	Bus hold high Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_		-150	μΑ
V <sub>BHT</sub>	Bus Hold Trip Points	_	V <sub>IL</sub> (max)		V <sub>IH</sub> (min)	V

#### Note:

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tri-stated. Bus Maintenance circuits are disabled.

Table 3.9. Capacitors - Wide Range

Symbol	Parameter	Condition	Min	Тур	Max	Unit
C <sub>1</sub> <sup>1</sup>	I/O Capacitance <sup>1</sup>	V <sub>CCIO</sub> = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V <sub>CC</sub> = typ., V <sub>IO</sub> = 0 to V <sub>CCIO</sub> + 0.2V	1	6	1	pF
C <sub>2</sub> <sup>1</sup>	Dedicated Input Capacitance <sup>1</sup>	V <sub>CCIO</sub> = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V <sub>CC</sub> = typ., V <sub>IO</sub> = 0 to V <sub>CCIO</sub> + 0.2V	1	6	1	pF

### Note:

1.  $T_A 25 \, ^{\circ}\text{C}$ , f = 1.0 MHz.



Table 3.10. Capacitors - High Performance

Symbol	Parameter	Condition	Min	Тур	Max	Unit
C <sub>1</sub> <sup>1</sup>	I/O Capacitance <sup>1</sup>	$V_{CCIO} = 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = \text{typ.},$ $V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	-	6	_	pF
C <sub>2</sub> <sup>1</sup>	Dedicated Input Capacitance <sup>1</sup>	$V_{CCIO} = 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = \text{typ.},$ $V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	-	6	_	pF
C <sub>3</sub> <sup>1</sup>	D-PHY I/O Capacitance	$V_{CCA\_D-PHY} = 1.8 \text{ V}, V_{CC} = \text{typ.}, V_{IO} = 0 \text{ to}$ $V_{CCA\_D-PHY} + 0.2 \text{V}$	_	5	_	pF

#### Note:

Table 3.11. Single Ended Input Hysteresis - Wide Range

IO_TYPE	VCCIO	TYP Hysteresis
LVCMOS33	3.3 V	250 mV
LVCMOC3E	3.3 V	200 mV
LVCMOS25	2.5 V	250 mV
LVCMOS18	1.8 V	180 mV
LVCMOS15	1.5 V	50 mV
LVCMOS12	1.2 V	0
LVCMOS10	1.2 V	0

Table 3.12. Single Ended Input Hysteresis – High Performance

IO_TYPE	VCCIO	TYP Hysteresis
LVCMOS18H	1.8 V	180 mV
LVCMOS15H	1.8 V	50 mV
	1.5 V	150 mV
LVCMOS12H	1.2 V	0
LVCMOS10H	1.0 V	0
MIPI-LP-RX	1.2 V	>25 mV

# 3.9. Supply Currents

For estimating and calculating current, use Power Calculator in the Lattice Design software.

This operating and peak current is design dependent and can be calculated in the Lattice Design software. Some blocks can be placed into low current standby modes. Refer to Power Management and Calculation for CrossLink-NX Devices (FPGA-TN-02075).

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice FPGA-DS-02104-0.92

<sup>1.</sup>  $T_A 25$  °C, f = 1.0 MHz.



# 3.10. sysI/O Recommended Operating Conditions

Table 3.13. sysI/O Recommended Operating Conditions

Ctondond	Cumpart Danks	V <sub>CCIO</sub> (Input)	V <sub>CCIO</sub> (Output)
Standard	Support Banks	Тур.	Тур.
Single-Ended	<u>.</u>		
LVCMOS33	0, 1, 5	3.3	3.3
LVTTL33	0, 1, 5	3.3	3.3
LVCMOS25 <sup>1, 2</sup>	0, 1, 5	2.5, 3.3	2.5
LVCMOS18 <sup>1, 2</sup>	0, 1, 5	1.2, 1.5, 1.8, 2.5, 3.3	1.8
LVCMOS18H	2, 3, 4	1.8	1.8
LVCMOS15 <sup>1, 2</sup>	0, 1, 5	1.2, 1.5, 1.8, 2.5, 3.3	1.5
LVCMOS15H <sup>1</sup>	2, 3, 4	1.5, 1.8	1.5
LVCMOS12 <sup>1, 2</sup>	0, 1, 5	1.2, 1.5, 1.8, 2.5, 3.3	1.2
LVCMOS12H1	2, 3, 4	1.2, 1.35, 1.5, 1.8	1.2
LVCMOS10 <sup>1</sup>	0, 1, 5	1.2, 1.5, 1.8, 2.5, 3.3	_
LVCMOS10H1	2, 3, 4	1.0, 1.2, 1.35, 1.5, 1.8	1.0
LVCMOS10R <sup>1</sup>	2, 3, 4	1.0, 1.2, 1.35, 1.5, 1.8	_
HSTL15_I <sup>3</sup>	2, 3, 4	1.5 <sup>7</sup>	1.5 <sup>7</sup>
MIPI D-PHY LP Input <sup>6</sup>	2, 3, 4	1.2	1.2
Differential <sup>6</sup>			
LVDS	2, 3, 4	1.2, 1.35, 1.5, 1.8	1.8
LVDSE <sup>5</sup>	0, 1, 5	_	2.5
subLVDS	2, 3, 4	1.2, 1.35, 1.5, 1.8	_
subLVDSE <sup>5</sup>	0, 1, 5	_	1.8
subLVDSEH <sup>5</sup>	2, 3, 4	_	1.8
SLVS <sup>6</sup>	2, 3, 4	1.0, 1.2, 1.35, 1.5, 1.8 <sup>4</sup>	1.2, 1.35, 1.5, 1.8 4
MIPI D-PHY <sup>6</sup>	2, 3, 4	1.2	1.2
LVCMOS33D <sup>5</sup>	0, 1, 5	_	3.3
LVTTL33D <sup>5</sup>	0, 1, 5	_	3.3
LVCMOS25D <sup>5</sup>	0, 1, 5	_	2.5
HSTL15D_I <sup>5</sup>	2, 3, 4	_	1.5

#### Notes:

- Single-ended input can mix into I/O Banks with V<sub>CCIO</sub> different from the standard requires due to some of these input standards use
  internal supply voltage source (V<sub>CC</sub>, V<sub>CCAUX</sub>) to power the input buffer, which makes them to be independent of V<sub>CCIO</sub> voltage. For
  more details, please refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067). The following is a brief guideline to follow:
  - a. Weak pull-up on the I/O must be set to OFF.
  - b. Bank 2, Bank 3, and Bank 4 I/O can only mix into banks with V<sub>CCIO</sub> higher than the pin standard, due to clamping diode on the pin in these banks. Bank 0 and Bank 1 does not have this restriction.
  - c. LVCMOS25 uses  $V_{CCIO}$  supply on input buffer in Bank 0, Bank 1, and Bank 5. It can be supported with  $V_{CCIO}$  = 3.3 V to meet the  $V_{IH}$  and  $V_{IL}$  requirements, but there is additional current drawn on  $V_{CCIO}$ . Hysteresis has to be disabled when using 3.3 V supply voltage.
  - d. LVCMOS15 uses  $V_{CCIO}$  supply on input buffer in Bank 2, Bank 3, and Bank 4. It can be supported with  $V_{CCIO}$  = 1.8 V to meet the  $V_{IH}$  and  $V_{IL}$  requirements, but there is additional current drawn on  $V_{CCIO}$ .
- 2. Single-ended LVCMOS inputs can mixed into I/O Banks with different V<sub>CCIO</sub>, providing weak pull-up is not used. For additional information on Mixed I/O in Bank V<sub>CCIO</sub>, refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067).
- These inputs use differential input comparator in Bank 2, Bank 3, and Bank 4. The differential input comparator uses V<sub>CCAUXH</sub> power supply. These inputs require the V<sub>REF</sub> pin to provide the reference voltage in the Bank. Refer to sysl/O User Guide for Nexus Platform (FPGA-TN-02067) for details.
- 4. All differential inputs use differential input comparator in Bank 2, Bank 3, and Bank 4. The differential input comparator uses V<sub>CCAUXH</sub> power supply. There is no differential input signaling supported in Bank 0, Bank 1, and Bank 5.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



- 5. These outputs are emulating differential output pair with single-ended output drivers with true and complement outputs driving on each of the corresponding true and complement output pair pins. The common mode voltage, V<sub>CM</sub>, is ½ × V<sub>CCIO</sub>. Refer to sysl/O User Guide for Nexus Platform (FPGA-TN-02067) for details.
- 6. Soft MIPI D-PHY HS using sysl/O is supported with SLVS input and output that can be placed in banks with  $V_{CCIO}$  voltage shown in SLVS. D-PHY with HS and LP modes supported needs to be placed in banks with  $V_{CCIO}$  voltage = 1.2 V. Soft MIPI D-PHY LP input and output using sysl/O are supported with LVCMOS12.
- 7. LVCMOS15 input uses V<sub>CCIO</sub> supply voltage. If V<sub>CCIO</sub> is 1.8 V, the DC levels for LVCMOS15 are still met, but there could be increase in input buffer current.

# 3.11. sysI/O Single-Ended DC Electrical Characteristics<sup>3</sup>

Table 3.14. sysI/O DC Electrical Characteristics – Wide Range I/O

Input/Output		V <sub>IL</sub>	VIH	I	V <sub>OL</sub> Max	V <sub>OH</sub> Min	I (m A)	1 /m 1
Standard	Min (V)	Max (V)	Min (V)	Max (V)	(V)	(V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
LVTTL33 LVCMOS33	_	0.8	2.0	3.465 <sup>4</sup>	0.4	V <sub>CCIO</sub> – 0.4	2, 4, 8, 12, "50RS" <sup>3</sup>	-2, -4, -8, -12, "50RS" <sup>3</sup>
					0.48	V <sub>CCIO</sub> – 0.52	16	-16
						V <sub>CCIO</sub> – 0.45	2, 4, 8,	-2, -4, -8
LVCMOS25	_	0.7	1.7	3.465 <sup>4</sup>	0.4	V <sub>CCIO</sub> – 0.60	10	-10
						V <sub>CCIO</sub> – 0.64	"50RS" <sup>3</sup>	"50RS" <sup>3</sup>
LVCMOS18	_	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	3.465 <sup>4</sup>	0.4	V <sub>CCIO</sub> – 0.45	2, 4, 8, "50RS" <sup>3</sup>	-2, -4, -8, "50RS" <sup>3</sup>
LVCMOS15	_	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	3.465 <sup>4</sup>	0.4	V <sub>CCIO</sub> – 0.4	2, 4	-2, -4
LVCMOS12	_	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	3.465 <sup>4</sup>	0.4	V <sub>CCIO</sub> – 0.4	2, 4	-2, -4
LVCMOS10	_	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	3.465 <sup>4</sup>	No O/P Support			

#### Notes:

- 1. For electro-migration, the average DC current drawn by the I/O pads within a bank of I/O shall not exceed 10 mA per I/O average.
- 2. For the types of I/O standard supported in which bank, refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for details.
- 3. Select "50RS" in driver strength is selecting 50  $\Omega$  series impedance driver.
- 4. V<sub>IH</sub> (MAX) for inputs on these standards (in Bank 0, Bank 1, and Bank 5) can go up to 3.465 V if the input clamp is OFF. Otherwise, the input cannot be higher than VCCIO + 0.3 V.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Table 3.15. sysI/O DC Electrical Characteristics – High Performance I/O<sup>3</sup>

Input/Output		V <sub>IL</sub>	V <sub>IH</sub>		V <sub>oL</sub> Max	V <sub>он</sub> Min	1 (m A)	1 (m A)
Standard	Min (V)	Max (V)	Min (V)	Max (V)	(V)	(V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
LVCMOS18H	_	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.4	V <sub>CCIO</sub> – 0.45	2, 4, 8, 12, "50RS" <sup>3</sup>	-2, -4, -8, -12, "50RS" <sup>3</sup>
LVCMOS15H	_	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.4	V <sub>CCIO</sub> – 0.4	2, 4, 8, "50RS" <sup>3</sup>	-2, -4, -8, "50RS" <sup>3</sup>
LVCMOS12H	_	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.4	V <sub>CCIO</sub> – 0.4	2, 4, 8, "50RS" <sup>3</sup>	-2, -4, -8, "50RS" <sup>3</sup>
LVCMOS10H	_	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.27 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	2, 4	-2, -4
HSTL15_I	_	V <sub>REF</sub> – 0.10	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	0.40	V <sub>CCIO</sub> – 0.40	8	-8
LVCMOS10R	_	V <sub>REF</sub> - 0.10	V <sub>REF</sub> + 0.10	V <sub>CCIO</sub> + 0.3	_	_	_	_

#### Notes:

- 1. For electro-migration, the average DC current drawn by the I/O pads within a bank of I/O shall not exceed 10 mA per I/O average.
- 2. For the types of I/O standard supported in which bank, refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for details.
- 3. Select "50RS" in driver strength is selecting 50  $\Omega$  series impedance driver.

# Table 3.16. I/O Resistance Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
50RS	Output Drive Resistance when 50RS Drive Strength Selected	V <sub>CCIO</sub> = 1.8 V, 2.5 V, or 3.3 V	_	50	_	Ω
R <sub>DIFF</sub>	Input Differential Termination Resistance	Bank 2, Bank 3, and Bank 4 for I/O selected to be differential	_	100	_	Ω
			36	40	64	
SE Input	Input Single Ended Termination	Bank 2, Bank 3, and Bank 4 for I/O	46	50	80	
Termination	Resistance	selected to be Single Ended	56	60	96	Ω
			67	75	120	



Table 3.17. V<sub>IN</sub> Maximum Overshoot/Undershoot Allowance – Wide Range<sup>1, 2</sup>

AC Voltage Overshoot	% of UI at -40 °C to 100 °C	AC Voltage Undershoot	% of UI at -40 °C to 100 °C
V <sub>CCIO</sub> + 0.4	100.0%	-0.4	100.0%
V <sub>CCIO</sub> + 0.5	100.0%	-0.5	44.2%
V <sub>CCIO</sub> + 0.6	94.0%	-0.6	10.1%
V <sub>CCIO</sub> + 0.7	21.0%	-0.7	1.3%
V <sub>CCIO</sub> + 0.8	10.2%	-0.8	0.3%
V <sub>CCIO</sub> + 0.9	2.5%	-0.9	0.1%

#### Notes:

- The peak overshoot or undershoot voltage and the duration above V<sub>CCIO</sub> + 0.2 V or below GND 0.2 V must not exceed the values in this table.
- 2. For UI less than 20 μs.

Table 3.18. V<sub>IN</sub> Maximum Overshoot/Undershoot Allowance – High Performance<sup>1, 2</sup>

AC Voltage Overshoot	% of UI at -40 °C to 100 °C	AC Voltage Undershoot	% of UI at -40 °C to 100 °C
V <sub>CCIO</sub> + 0.5	100.0%	-0.5	100.0%
V <sub>CCIO</sub> + 0.6	47.3%	-0.6	47.3%
V <sub>CCIO</sub> + 0.7	10.9%	-0.7	10.9%
V <sub>CCIO</sub> + 0.8	2.7%	-0.8	2.7%
V <sub>CCIO</sub> + 0.9	0.7%	-0.9	0.7%

#### Notes:

- 1. The peak overshoot or undershoot voltage and the duration above V<sub>CCIO</sub> + 0.2 V or below GND 0.2 V must not exceed the values in this table.
- 2. For UI, less than 20 μs.

# 3.12. sysI/O Differential DC Electrical Characteristics

## 3.12.1. LVDS

LVDS input buffer on CrossLink-NX-33 and CrossLink-NX-33U is powered by  $V_{CCAUX} = 1.8 \text{ V}$ , and protected by the bank  $V_{CCIO}$ . Therefore, the LVDS input voltage cannot exceed the bank  $V_{CCIO}$  voltage. LVDS output buffer is powered by the Bank  $V_{CCIO}$  at 1.8 V.

LVDS can only be supported in Bank 2, Bank 3, and Bank 4. LVDS25 output can be emulated with LVDS25E in Bank 0, Bank 1, and Bank 5. This is described in LVDS25E (Output Only) section.

Table 3.19. LVDS DC Electrical Characteristics<sup>1</sup>

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>INP</sub> , V <sub>INM</sub>	Input Voltage	_	0	_	1.60 <sup>3</sup>	٧
V <sub>ICM</sub>	Input Common Mode Voltage	Half the sum of the two Inputs	0.05	_	1.55 <sup>2</sup>	V
$V_{THD}$	Differential Input Threshold	Difference between the two Inputs	±100	_	_	mV
I <sub>IN</sub>	Input Current	Power On or Power Off	_	_	±10	μΑ
V <sub>OH</sub>	Output High Voltage for V <sub>OP</sub> or V <sub>OM</sub>	$R_T = 100 \Omega$	_	1.425	1.60	V
V <sub>OL</sub>	Output Low Voltage for V <sub>OP</sub> or V <sub>OM</sub>	R <sub>T</sub> = 100 Ω	0.9 V	1.075	_	V
V <sub>OD</sub>	Output Voltage Differential	$(V_{OP} - V_{OM})$ , $R_T = 100 \Omega$	250	350	450	mV
$\Delta V_{\text{OD}}$	Change in V <sub>OD</sub> Between High and Low	_	_	_	50	mV
V <sub>OCM</sub>	Output Common Mode Voltage	$(V_{OP} + V_{OM})/2$ , $R_T = 100 \Omega$	1.125	1.25	1.375	V
$\Delta V_{OCM}$	Change in V <sub>OCM</sub> , V <sub>OCM(MAX)</sub> - V <sub>OCM(MIN)</sub>	_	_	_	50	mV
I <sub>SAB</sub>	Output Short Circuit Current	V <sub>OD</sub> = 0 V Driver outputs shorted to each other	_	_	12	mA
$\Delta V_{OS}$	Change in V <sub>OS</sub> between H and L	_	_	_	50	mV

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice FPGA-DS-02104-0.92



#### Notes:

- LVDS input or output are supported in Bank 2, Bank 3, and Bank 4. LVDS input uses V<sub>CCAUX</sub> on the differential input comparator, and can be located in any V<sub>CCIO</sub> voltage bank. LVDS output uses V<sub>CCIO</sub> on the differential output driver, and can only be located in bank with V<sub>CCIO</sub> = 1.8 V.
- 2. V<sub>ICM</sub> is depending on VID, input differential voltage, so the voltage on pin cannot exceed V<sub>INP/ INM (min/max)</sub> requirements. V<sub>ICM(min)</sub> = V<sub>INP/INM(min)</sub> + ½ V<sub>ID</sub>, V<sub>ICM(max)</sub> = V<sub>INP/INM (max)</sub> ½ V<sub>ID</sub>. Values in the table is based on minimum V<sub>ID</sub> of +/- 100 mV.
- 3.  $V_{INP}$  and  $V_{INM}$  (max) must be less than or equal to  $V_{CCIO}$  in all cases.

# 3.12.2. LVDS25E (Output Only)

The top side of the CrossLink-NX-33 and CrossLink-NX-33U devices support LVDS25 outputs with emulated complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 3.2 is one possible solution for point-to-point signals.

Table 3.20. LVDS25E DC Conditions

Parameter	Description	Typical	Unit
V <sub>CCIO</sub>	Output Driver Supply (±5%)	2.50	V
Z <sub>OUT</sub>	Driver Impedance	20	Ω
R <sub>S</sub>	Driver Series Resistor (±1%)	158	Ω
R <sub>P</sub>	Driver Parallel Resistor (±1%)	140	Ω
R <sub>T</sub>	Receiver Termination (±1%)	100	Ω
V <sub>OH</sub>	Output High Voltage	1.43	V
V <sub>OL</sub>	Output Low Voltage	1.07	V
V <sub>OD</sub>	Output Differential Voltage	0.35	V
V <sub>CM</sub>	Output Common Mode Voltage	1.25	V
Z <sub>BACK</sub>	Back Impedance	100.5	Ω
I <sub>DC</sub>	DC Output Current	6.03	mA




Figure 3.2. LVDS25E Output Termination Example

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### 3.12.3. SubLVDS (Input Only)

SubLVDS is a reduced-voltage form of LVDS signaling, very similar to LVDS. It is a standard used in many camera types of applications, and follow the SMIA 1.0, Part 2: CCP2 Specification. Being similar to LVDS, the CrossLink-NX-33 and CrossLink-NX-33U devices can support the subLVDS input signaling with the same LVDS input buffer. The output for subLVDS is implemented in subLVDSE/subLVDSEH with a pair of LVCMOS18 output drivers (see SubLVDSE/SubLVDSEH (Output Only) section).

Table 3.21. SubLVDS Input DC Electrical Characteristics (Over Recommended Operating Conditions)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>ID</sub>	Input Differential Threshold Voltage	Over V <sub>ICM</sub> range	70	150	200	mV
V <sub>ICM</sub>	Input Common Mode Voltage	Half the sum of the two Inputs	0.4	0.9	1.4 <sup>1</sup>	V

#### Note:

1.  $V_{ICM} + 1/2 V_{ID}$  cannot exceed the bank  $V_{CCIO}$  in all cases.




Figure 3.3. SubLVDS Input Interface

### 3.12.4. SubLVDSE/SubLVDSEH (Output Only)

SubLVDS output uses a pair of LVCMOS18 drivers with True and Complement outputs. The VCCIO of the bank used for subLVDSE or subLVDSEH needs to be powered by 1.8V. SubLVDSE is for Bank 0, Bank 1, and Bank 5; and subLVDSEH is for Bank 2, Bank 3, and Bank 4.

Performance of the subLVDSE/subLVDSEH driver is limited to the performance of LVCMOS18.

Table 3.22. SubLVDS Output DC Electrical Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>OD</sub>	Output Differential Voltage Swing	_	-	150	_	mV
V <sub>OCM</sub>	Output Common Mode Voltage	Half the sum of the two Outputs	_	0.9	_	V

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 3.4. SubLVDS Output Interface

#### 3.12.5. SLVS

Scalable Low-Voltage Signaling (SLVS) is based on a point-to-point signaling method defined in the JEDEC JESD8-13 (SLVS-400) standard. This standard evolved from the traditional LVDS standard with smaller voltage swings and a lower commonmode voltage. The 200 mV (400 mV p-p) SLVS swing contributes to a reduction in power.

The CrossLink-NX-33 and CrossLink-NX-33U devices receive SLVS differential input with the LVDS input buffer. This LVDS input buffer is design to cover wide input common mode range that can meet the SLVS input standard specified by the JEDEC standard.

**Table 3.23. SLVS Input DC Characteristics** 

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>ID</sub>	Input Differential Threshold Voltage	Over V <sub>ICM</sub> range	70	_	_	mV
V <sub>ICM</sub>	Input Common Mode Voltage	Half the sum of the two Inputs	70	200	330	mV

The SLVS output on CrossLink-NX-33 and CrossLink-NX-33U is supported with the LVDS drivers found in Bank 2, Bank 3, and Bank 4. The LVDS driver on

CrossLink-NX-33 and CrossLink-NX-33U is a current controlled driver. It can be configured as LVDS driver, or configured with the 100  $\Omega$  differential termination with center-tap set to  $V_{OCM}$  at 200 mV. This means the differential output driver can be placed into bank with  $V_{CCIO} = 1.2 \text{ V}$ , 1.5 V, or 1.8 V, even if it is powered by  $V_{CCIO}$ .

**Table 3.24. SLVS Output DC Characteristics** 

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
				1.2,		
V <sub>CCIO</sub>	Bank V <sub>CCIO</sub>	_	-5%	1.5,	+ 5%	V
				1.8		
V <sub>OD</sub>	Output Differential Voltage Swing	_	140	200	270	mV
V <sub>OCM</sub>	Output Common Mode Voltage	Half the sum of the two Outputs	150	200	250	mV
Zos	Single-Ended Output Impedance	_	37.5	50	80	Ω






Figure 3.5. SLVS Interface

### 3.12.6. Soft MIPI D-PHY


When Soft D-PHY is implemented inside the FPGA logic, the I/O interface needs to use sysI/O buffers to connect to external D-PHY pins.

The CrossLink-NX-33 and CrossLink-NX-33U sysI/O provides support for SLVS, as described in SLVS section, plus the LVCMOS12 input / output buffers together to support the High Speed (HS) and Low Power (LP) mode as defined in MIPI Alliance Specification for D-PHY.

To support MIPI D-PHY with SLVS (LVDS) and LVCMOS12, the bank  $V_{CCIO}$  cannot be set to 1.5 V or 1.8 V. It has to connect to 1.2 V. or 1.1 V.

All other DC parameters are the same as listed in SLVS section. DC parameters for the LP driver and receiver are the same as listed in LVCMOS12.








Figure 3.6. MIPI Interface



# Table 3.25. Soft D-PHY Input Timing and Levels

Symbol	Description	Conditions	Min	Тур	Max	Unit					
High Speed (D	High Speed (Differential) Input DC Specifications										
V <sub>CMRX(DC)</sub>	Common-mode Voltage in High Speed Mode	_	70	_	330	mV					
$V_{IDTH}$	Differential Input HIGH Threshold	_	70	_	_	mV					
$V_{IDTL}$	Differential Input LOW Threshold	_	_	_	-70	mV					
$V_{IHHS}$	Input HIGH Voltage (for HS mode)	_	_	_	460	mV					
$V_{ILHS}$	Input LOW Voltage	_	-40	_	_	mV					
$V_{TERM-EN}$	Single-ended voltage for HS Termination Enable <sup>4</sup>	_	_	_	450	mV					
Z <sub>ID</sub>	Differential Input Impedance	_	80	100	125	Ω					
High Speed (D	ifferential) Input AC Specifications										
$\Delta V_{CMRX(HF)}^{1}$	Common-mode Interference (>450 MHz)	_	_	_	100	mV					
$\Delta V_{CMRX(LF)}^{2,3}$	Common-mode Interference (50 MHz - 450 MHz)	_	-50	_	50	mV					
$C_{CM}$	Common-mode Termination	_	_	_	60	pF					
Low Power (Si	ingle-Ended) Input DC Specifications										
$V_{IH}$	Low Power Mode Input HIGH Voltage	_	740	_	_	mV					
$V_{IL}$	Low Power Mode Input LOW Voltage	_	_	_	480	mV					
$V_{IL-ULP}$	Ultra Low Power Input LOW Voltage	_	_	_	300	mV					
$V_{HYST}$	Low Power Mode Input Hysteresis	_	25	_	_	mV					
$\mathbf{e}_{ extsf{spike}}$	Input Pulse Rejection	_	_	_	300	V∙ps					
T <sub>MIN-RX</sub>	Minimum Pulse Width Response	_	20	_	_	ns					
V <sub>INT</sub>	Peak Interference Amplitude	_	_	_	200	mV					
f <sub>INT</sub>	Interference Frequency	_	450	_	_	MHz					

#### Notes:

- 1. This is peak amplitude of sine wave modulated to the receiver inputs.
- 2. Input common-mode voltage difference compared to average common-mode voltage on the receiver inputs.
- 3. Exclude any static ground shift of 50 mV.
- 4. High Speed Differential  $R_{TERM}$  is enabled when both  $D_P$  and  $D_N$  are below this voltage.



Table 3.26. Soft D-PHY Output Timing and Levels

Symbol	Description	Conditions	Min	Тур	Max	Unit
High Speed (Di	fferential) Output DC Specifications			•	•	•
V <sub>CMTX</sub>	Common-mode Voltage in High Speed Mode	_	150	200	250	mV
ΔV <sub>CMTX(1,0)</sub>	V <sub>CMTX</sub> Mismatch Between Differential HIGH and LOW	_	_	_	5	mV
V <sub>OD</sub>	Output Differential Voltage	D-PHY-P — D-PHY-N	140	200	270	mV
$ \Delta V_{\text{OD}} $	$V_{\text{OD}}$ Mismatch Between Differential HIGH and LOW	_	ı	_	10	mV
V <sub>OHHS</sub>	Single-Ended Output HIGH Voltage	_	ı	_	360	mV
Zos	Single Ended Output Impedance	_	37.5	50	80	Ω
$\Delta z_{os}$	Z <sub>OS</sub> mismatch	_	-	_	20	%
High Speed (Di	fferential) Output AC Specifications					
$\Delta V_{CMTX(LF)}$	Common-Mode Variation, 50 MHz–450 MHz	_	_	_	25	$mV_{RMS}$
$\Delta V_{CMTX(HF)}$	Common-Mode Variation, above 450 MHz	_	_	_	15	$mV_{RMS}$
	Output 20%–80% Rise Time	$0.08 \text{ Gbps} \le t_R \le 1.00$ Gbps	_	_	0.30	UI
t <sub>R</sub>	Output 80%–20% Fall Time	1.00 Gbps < t <sub>R</sub> ≤ 1.50 Gbps	_	_	0.35	UI
	O to the Data Wall of Africa CIV O to the	$0.08 \text{ Gbps} \le t_F \le 1.00$ Gbps	_	_	0.30	UI
t <sub>F</sub>	Output Data Valid After CLK Output	1.00 Gbps < t <sub>F</sub> ≤ 1.50 Gbps	_	_	0.35	UI
Low Power (Sir	ngle-Ended) Output DC Specifications					
V <sub>OH</sub>	Low Power Mode Output HIGH Voltage	0.08 Gbps – 1.5 Gbps	1.07	1.2	1.3	V
V <sub>OL</sub>	Low Power Mode Input LOW Voltage	_	-50	_	50	mV
Z <sub>OLP</sub>	Output Impedance in Low Power Mode	_	110	_	_	Ω
Low Power (Sir	ngle-Ended) Output AC Specifications					
t <sub>RLP</sub>	15%–85% Rise Time	_	_	_	25	ns
t <sub>FLP</sub>	85%–15% Fall Time	_	_	_	25	ns
t <sub>REOT</sub>	HS – LP Mode Rise and Fall Time, 30%–85%	_	_	_	35	ns
T <sub>LP-PULSE-TX</sub>	Pulse Width of the LP Exclusive-OR Clock	First LP XOR Clock Pulse after STOP State or Last Pulse before STOP State	40	_	_	ns
		All Other Pulses	20	_	_	ns
T <sub>LP-PER-TX</sub>	Period of the LP Exclusive-OR Clock	_	90	_	_	ns
C <sub>LOAD</sub>	Load Capacitance	_	0	_	70	pF

### Table 3.27. Soft D-PHY Clock Signal Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit			
Clock Signal Speci	Clock Signal Specification								
UI Instantaneous	UI <sub>INST</sub>	_	-	1	12.5	ns			
UI Variation	ΔUΙ	_	-10%	-	10%	UI			
		_	-5%	_	5%	UI			



**Table 3.28. Soft D-PHY Data-Clock Timing Specifications** 

Symbol	Description	Conditions	Min	Тур	Max	Unit				
Data-Clock Tir	Data-Clock Timing Specifications									
т	Data to Clock Skew	$0.08 \text{ Gbps} \le T_{SKEW[TX]} \le$ 1.00  Gbps	-0.15	_	0.15	UI <sub>INST</sub>				
T <sub>SKEW[TX]</sub>	Data to Clock Skew	1.00 Gbps < T <sub>SKEW[TX]</sub> ≤ 1.50 Gbps	-0.20	-	0.20	UI <sub>INST</sub>				
т.	Data to Clock Skew	$0.08 \text{ Gbps} \le T_{SKEW[TLIS]}$ $\le 1.00 \text{ Gbps}$	-0.20	-	0.20	UI <sub>INST</sub>				
T <sub>SKEW[TLIS]</sub>	Data to Clock Skew	1.00 Gbps < T <sub>SKEW[TLIS]</sub> ≤ 1.50 Gbps	-0.10	_	0.10	UI <sub>INST</sub>				
т	Japust Data Satua Bafara CLK	0.08 Gbps ≤ T <sub>SETUP[RX]</sub> ≤ 1.00 Gbps	0.15	_	_	UI				
T <sub>SETUP[RX]</sub>	Input Data Setup Before CLK	1.00 Gbps < T <sub>SETUP[RX]</sub> ≤ 1.50 Gbps	0.20	_	_	UI				
T <sub>HOLD[RX]</sub>	Janut Data Hald After CLV	0.08 Gbps ≤ T <sub>HOLD[RX]</sub> ≤ 1.00 Gbps	0.15	_	_	UI				
	Input Data Hold After CLK	1.00 Gbps < T <sub>HOLD[RX]</sub> ≤ 1.50 Gbps	0.20	_	_	UI				

# 3.12.7. Differential HSTL15D (Output Only)

Differential HSTL outputs are implemented as a pair of complementary single-ended HSTL outputs.

# 3.12.8. Differential LVCMOS25D, LVCMOS33D, LVTTL33D (Output Only)

Differential LVCMOS and LVTTL outputs are implemented as a pair of complementary single-ended outputs. All allowable single-ended output drive strengths are supported.



# 3.13. Maximum sysl/O Buffer Speed

Over recommended operating conditions.

Table 3.29. Maximum I/O Buffer Speed<sup>1, 2, 3, 4, 7</sup>

Buffer	Description	Banks	Max	Unit
Maximum sysI/O Input Frequency		•		•
Single-Ended				
LVCMOS33	LVCMOS33, V <sub>CCIO</sub> = 3.3 V	0, 1, 5	200	MHz
LVTTL33			200	MHz
LVCMOS25	LVCMOS25, V <sub>CCIO</sub> = 2.5 V	0, 1, 5	200	MHz
LVCMOS18 <sup>5</sup>	LVCMOS18, V <sub>CCIO</sub> = 1.8 V	0, 1, 5	200	MHz
LVCMOS18H	LVCMOS18, V <sub>CCIO</sub> = 1.8 V	2, 3, 4	200	MHz
LVCMOS15 <sup>5</sup>	LVCMOS15, V <sub>CCIO</sub> = 1.5 V	0, 1, 5	100	MHz
LVCMOS15H <sup>5</sup>	LVCMOS15, V <sub>CCIO</sub> = 1.5 V	2, 3, 4	150	MHz
LVCMOS12 <sup>5</sup>	LVCMOS12, V <sub>CCIO</sub> = 1.2 V	0, 1, 5	50	MHz
LVCMOS12H <sup>5</sup>	LVCMOS12, V <sub>CCIO</sub> = 1.2 V	2, 3, 4	100	MHz
LVCMOS10 <sup>5</sup>	LVCMOS 1.0, V <sub>CCIO</sub> = 1.2 V	0, 1, 5	50	MHz
LVCMOS10H <sup>5</sup>	LVCMOS 1.0, V <sub>CCIO</sub> = 1.0 V	2, 3, 4	50	MHz
LVCMOS10R	LVCMOS 1.0, V <sub>CCIO</sub> independent	2, 3, 4	50	MHz
HSTL15	HSTL15, V <sub>CCIO</sub> = 1.5 V	2, 3, 4	250	Mbps
MIPI D-PHY (LP Mode)	MIPI, Low Power Mode, V <sub>CCIO</sub> = 1.2 V	2, 3, 4	10	Mbps
Differential <sup>8</sup>	, colo			
LVDS	LVDS, V <sub>CCIO</sub> independent	2, 3, 4	1250	Mbps
subLVDS			1250	Mbps
SLVS	SLVS similar to MIPI HS, V <sub>CCIO</sub> independent	2, 3, 4	1250	Mbps
MIPI D-PHY (HS Mode)	MIPI, High Speed Mode, V <sub>CCIO</sub> = 1.2 V	2, 3, 4	1250	Mbps
HSTL15D	Differential HSTL15, V <sub>CCIO</sub> independent	2, 3, 4	250	Mbps
Maximum sysl/O Output Frequency				
Single-Ended				
LVCMOS33 (all drive strengths)	LVCMOS33, V <sub>CCIO</sub> = 3.3 V	0, 1, 5	200	MHz
LVCMOS33 (RS50)	LVCMOS33, $V_{CCIO} = 3.3 \text{ V}$ , $R_{SERIES} = 50 \Omega$	0, 1, 5	200	MHz
LVTTL33 (all drive strengths)	LVTTL33, V <sub>CCIO</sub> = 3.3 V	0, 1, 5	200	MHz
LVTTL33 (RS50)	LVTTL33, $V_{CCIO}$ = 3.3 V, $R_{SERIES}$ = 50 $\Omega$	0, 1, 5	200	MHz
LVCMOS25 (all drive strengths)	LVCMOS25, V <sub>CCIO</sub> = 2.5 V	0, 1, 5	200	MHz
LVCMOS25 (RS50)	LVCMOS25, $V_{CCIO} = 2.5 \text{ V}$ , $R_{SERIES} = 50 \Omega$	0, 1, 5	200	MHz
LVCMOS18 (all drive strengths)	LVCMOS18, V <sub>CCIO</sub> = 1.8 V	0, 1, 5	200	MHz
LVCMOS18 (RS50)	LVCMOS18, $V_{CCIO} = 1.8 \text{ V}$ , $R_{SERIES} = 50 \Omega$	0, 1, 5	200	MHz
LVCMOS18H (all drive strengths)	LVCMOS18, V <sub>CCIO</sub> = 1.8 V	2, 3, 4	200	MHz
LVCMOS18H (RS50)	LVCMOS18, $V_{CCIO} = 1.8 \text{ V}$ , $R_{SERIES} = 50 \Omega$	2, 3, 4	200	MHz
LVCMOS15 (all drive strengths)	LVCMOS15, V <sub>CCIO</sub> = 1.5 V	0, 1, 5	100	MHz
LVCMOS15H (all drive strengths)	LVCMOS15, V <sub>CCIO</sub> = 1.5 V	2, 3, 4	150	MHz
LVCMOS12 (all drive strengths)	LVCMOS12, V <sub>CCIO</sub> = 1.2 V	0, 1, 5	50	MHz
LVCMOS12H (all drive strengths)	LVCMOS12, V <sub>CCIO</sub> = 1.2 V	2, 3, 4	100	MHz
LVCMOS10H (all drive strengths)	LVCMOS12, V <sub>CCIO</sub> = 1.2 V	2, 3, 4	50	MHz
HSTL15	HSTL15, V <sub>CCIO</sub> = 1.5 V	2, 3, 4	250	Mbps
MIPI D-PHY (LP Mode)	MIPI, Low Power Mode, V <sub>CCIO</sub> = 1.2 V	2, 3, 4	10	Mbps



Buffer	Description	Banks	Max	Unit
Differential <sup>8</sup>				
LVDS	LVDS, V <sub>CCIO</sub> = 1.8 V	2, 3, 4	1250	Mbps
LVDS25E <sup>6</sup>	LVDS25, Emulated, V <sub>CCIO</sub> = 2.5 V	0, 1, 5	400	Mbps
SubLVDSE <sup>6</sup>	subLVDS, Emulated, V <sub>CCIO</sub> = 1.8 V	0, 1, 5	400	Mbps
SubLVDSEH <sup>6</sup>	subLVDS, Emulated, V <sub>CCIO</sub> = 1.8 V	2, 3, 4	800	Mbps
SLVS	SLVS similar to MIPI, V <sub>CCIO</sub> = 1.2 V	2, 3, 4	1250	Mbps
MIPI D-PHY (HS Mode)	MIPI, High Speed Mode, V <sub>CCIO</sub> = 1.2 V	2, 3, 4	1250	Mbps
HSTL15D	Differential HSTL15, V <sub>CCIO</sub> = 1.5 V	2, 3, 4	250	Mbps

#### Notes:

- 1. Maximum I/O speed is the maximum switching rate of the I/O operating within the guidelines of the defining standard. The actual interface speed performance using the I/O also depends on other factors, such as internal and external timing.
- 2. These numbers are characterized but not test on every device.
- 3. Performance is specified in MHz, as defined in clock rate when the sysI/O is used as pin. For data rate performance, this can be converted to Mbps, which equals to 2 times the clock rate.
- 4. LVCMOS and LVTTL are measured with load specified in Table 3.41.
- 5. These LVCMOS inputs can be placed in different V<sub>CCIO</sub> voltage. Performance may vary. Please refer to Lattice Design software.
- These emulated outputs performance is based on externally properly terminated as described in LVDS25E (Output Only) and SubLVDSE/SubLVDSEH (Output Only).
- 5. All speeds are measured with fast slew.
- 6. For maximum differential I/O performance only Differential I/O should be placed in the bottom I/O banks. If this is not possible, the following will impact on maximum performance:
  - If Fast Slew Rate LVCMOS I/O are used, they should be limited to no more than nine I/O (adjacent), four I/O (same bank), 55 I/O to keep degradation below 50%.
  - b. If non-Differential I/O (SLOW SLEW) are placed on the bottom but not within the same bank as differential I/O, then the maximum Differential performance is degraded to 70% of original when 21 aggressors are toggling.
  - c. If non-Differential I/O (SLOW SLEW) are placed within the same bank as Differential I/O then the maximum performance is degraded to 50% of original when 16 aggressor are toggling.
  - d. No performance impact if MIPI LP and MIPI HS are in the same bank.
  - e. If Differential RX/TX I/O are both placed within the same bank then the maximum performance is degraded to 90%.
  - f. For DDR3/3L, LPDDR2/3 separate DQ/DQS groups from Address/Commands/CLK groups into separate banks.

# **3.14.** Typical Building Block Function Performance

These building block functions can be generated using Lattice Design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

Table 3.30. Pin-to-Pin Performance

Function	Typ. @ VCC = 1.0 V	Unit
16-bit Decoder (I/O configured with LVCMOS18, Top Banks)	5.5	ns
16-bit Decoder (I/O configured with HSTL15_I, Bottom Banks)	5.1	ns
16:1 Mux (I/O configured with LVCMOS18, Top Banks)	6	ns
16:1 Mux (I/O configured with HSTL15_I, Bottom Banks)	6.1	ns

**Note**: These functions are generated using Lattice Radiant Design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice FPGA-DS-02104-0-92



Table 3.31. Register-to-Register Performance

Function	Typ. @ VCC = 1.0 V	Unit	
Basic Functions			
16-bit Adder	500 <sup>2</sup>	MHz	
32-bit Adder	496	MHz	
16-bit Counter	402	MHz	
32-bit Counter	371	MHz	
Embedded Memory Functions	<u> </u>		
512 × 36 Single Port RAM, with Output Register	500 <sup>2</sup>	MHz	
1024 × 18 True-Dual Port RAM using same clock, with EBR Output Registers	500 <sup>2</sup>	MHz	
1024 × 18 True-Dual Port RAM using asynchronous clocks, with EBR Output Registers	500 <sup>2</sup>	MHz	
Large Memory Functions	<u>.</u>		
32k × 32 Single Port RAM, with Output Register	375	MHz	
32k × 32 Single Port RAM with ECC, with Output Register	350	MHz	
32k × 32 True-Dual Port RAM using same clock, with Output Registers	200	MHz	
Distributed Memory Functions	<u> </u>		
16 × 4 Single Port RAM (One PFU)	500 <sup>2</sup>	MHz	
16 × 2 Pseudo-Dual Port RAM (One PFU)	500 <sup>2</sup>	MHz	
16 × 4 Pseudo-Dual Port (Two PFUs)	500 <sup>2</sup>	MHz	
DSP Functions	·		
9 × 9 Multiplier with Input Output Registers	376	MHz	
18 × 18 Multiplier with Input/Output Registers	287	MHz	
36 × 36 Multiplier with Input/Output Registers	200	MHz	
MAC 18 × 18 with Input/Output Registers	203	MHz	
MAC 18 × 18 with Input/Pipelined/Output Registers	287	MHz	
MAC 36 × 36 with Input/Output Registers	119	MHz	
MAC 36 × 36 with Input/Pipelined/Output Registers	155	MHz	

#### Notes:

- 1. The Clock port is configured with LVDS I/O type. Performance Grade: 9\_High-Performance\_1.0V.
- 2. Limited by the Minimum Pulse Width of the component.
- 3. These functions are generated using Lattice Radiant Design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.
- 4. For the Pipelined designs, the number of pipeline stages used are 2.

### 3.15. LMMI

Table 3.34 summarizes the performance of the LMMI interface with supported IPs. Additional timing requirement and constraint can be identified through the Lattice Radiance design tools.

Table 3.32. LMMI F<sub>MAX</sub> Summary

	•
IP	F <sub>MAX</sub> (MHz)
CRE	54
I <sup>2</sup> C	38
PLL LLC	55

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice FPGA-DS-02104-0.92



# 3.16. Derating Timing Tables

Logic timing provided in the following sections of this data sheet and the Lattice Radiant design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Lattice Radiant design tool can provide logic timing numbers at a particular temperature and voltage.

# 3.17. External Switching Characteristics

Over recommended commercial operating conditions.

Table 3.33. External Switching Characteristics ( $V_{CC} = 1.0 \text{ V}$ )

Darameter	Description	-8		-7		
Parameter		Min	Max	Min	Max	Unit
Clocks	·					•
Primary Clocks						
f <sub>MAX_PRI</sub>	Frequency for Primary Clock	_	325.2	_	276	MHz
t <sub>W_PRI</sub>	Clock Pulse Width for Primary Clock	1.384	_	1.63	_	ns
t <sub>SKEW_PRI</sub> 6	Primary Clock Skew Within a Device	_	554	_	653	ps
Edge Clock						
f <sub>MAX_EDGE</sub>	Frequency for Edge Clock Tree	_	650.4	_	551.7	MHz
t <sub>W_EDGE</sub>	Clock Pulse Width for Edge Clock	0.661	_	0.779	_	ns
t <sub>SKEW_EDGE</sub> 6	Edge Clock Skew Within a Device	_	148	_	174	ps
Generic SDR Inp	ut					
General I/O Pin	Parameters Using Dedicated Primary Clock	Input without	PLL			
t <sub>co</sub>	Clock to Output - PIO Output Register	_	8.53	_	8.67	ns
t <sub>SU</sub>	Clock to Data Setup - PIO Input	_	_	_	_	ns
t <sub>H</sub>	Clock to Data Hold - PIO Input	3.83	_	3.93	_	ns
t <sub>SU_DEL</sub>	Clock to Data Setup - PIO Input	1.84	_	1.84	_	ns
t <sub>H_DEL</sub> (Top)	Clock to Data Hold - PIO Input	0.22	_	0.22	_	ns
t <sub>H_DEL</sub> (Bottom)	Clock to Data Hold - PIO Input	1.77	_	1.77	_	ns
General I/O Pin	Parameters Using Dedicated Primary Clock	Input with PLL				
t <sub>COPLL</sub>	Clock to Output - PIO Output Register	_	4.67	_	5.51	ns
t <sub>SUPLL</sub> (Top)	Clock to Data Setup - PIO Input	1.54	_	1.54	_	ns
t <sub>H_DEL</sub> (Bottom)	Clock to Data Setup - PIO Input	1.33	_	1.33	_	ns
t <sub>HPLL</sub>	Clock to Data Hold - PIO Input	1.21	_	1.42	_	ns
t <sub>SU_DELPLL</sub>	Clock to Data Setup - PIO Input	4.74	_	4.74	_	ns
t <sub>H_DELPLL</sub>	Clock to Data Hold - PIO Input	_	_	_	_	ns
Generic DDR Inp	out/Output					
	nputs/Outputs with Clock and Data Cente and Bank 5 – Figure 3.7 and Figure 3.9	red at Pin (GDD	RX1_RX/TX.SCL	K.Centered) usir	ng PCLK Clock	Input –
	January Data Catura Dafarra CLV	0.917	_	0.917	_	ns
t <sub>SU_GDDR1</sub>	Input Data Setup Before CLK	0.275	_	0.275	_	UI
t <sub>HO_GDDR1</sub>	Input Data Hold After CLK	0.917	_	0.917	_	ns
	Output Data Validation GIV Output	1.113	_	1.014	_	ns
t <sub>DVB_GDDR1</sub>	Output Data Valid After CLK Output	-0.554	_	-0.653	_	ns + 1/2 UI
		1.113	_	1.014	_	ns
t <sub>DQVA_GDDR1</sub>	Output Data Valid After CLK Output	-0.554	_	-0.653	_	ns + 1/2 UI
f <sub>DATA GDDRX1</sub>	Input/Output Data Rate	_	300	_	300	Mbps



Parameter	Description	-8		-7		J.I.o.!A
Parameter	Description	Min Max		Min	Max	Unit
f <sub>MAX_GDDRX1</sub>	Frequency of PCLK	_	150	_	150	MHz
<u>-</u> ½ UI	Half of Data Bit Time, or 90 degrees	1.667	_	1.667	_	ns
Output TX to Inp	ut RX Margin per Edge	0.197	_	0.097	_	ns
Generic DDRX1 I	nputs/Outputs with Clock and Data Aligne	d at Pin (GDDR	X1_RX/TX.SCLK	.Aligned) using P	CLK Clock Inp	out – Bank 0,
	5 - Figure 3.8 and Figure 3.10	·			·	
		_	-0.917	_	-0.917	ns + 1/2 U
t <sub>DVA_GDDR1</sub>	Input Data Valid After CLK	_	0.75	_	0.75	ns
		_	0.225	_	0.225	UI
		0.917	_	0.917	_	ns + 1/2 U
t <sub>DVE_GDDR1</sub>	Input Data Hold After CLK	2.583	_	2.583	_	ns
		0.775	_	0.775	_	UI
t <sub>DIA_GDDR1</sub>	Output Data Invalid After CLK Output	_	0.554	_	0.653	ns
t <sub>DIB GDDR1</sub>	Output Data Invalid Before CLK	_	0.554	_	0.653	ns
f <sub>DATA GDDRX1</sub>	Input/Output Data Rate	_	300	_	300	Mbps
f <sub>MAX GDDRX1</sub>	Frequency for PCLK	_	150	_	150	MHz
<u></u>	Half of Data Bit Time, or 90 degree	1.667	_	1.667	_	ns
Output TX to Inp	ut RX Margin per Edge	0.197	_	0.097	_	ns
Generic DDRX1 I	nputs/Outputs with Clock and Data Center	ed at Pin (GDD	RX1 RX/TX.SCL	K.Centered) usir	ng PCLK Clock	Input –
	and Bank 4 – Figure 3.7 and Figure 3.9		_ ,		0	•
	Level Data Catura Dafarra CLK	0.917	_	0.917	_	ns
t <sub>SU_GDDR1</sub>	Input Data Setup Before CLK	0.275	_	0.275	_	UI
t <sub>HO_GDDR1</sub>	Input Data Hold After CLK	0.917	_	0.917	_	ns
f <sub>DATA_IN_GDDRX1</sub>	Input Data Rate	_	300	_	300	Mbps
		0.631	_	0.744	_	ns
t <sub>DVB_GDDR1</sub>	Output Data Valid After CLK Output	-0.369	_	-0.435	_	ns + 1/2 U
		0.631	_	0.744	_	ns
t <sub>DQVA_GDDR1</sub>	Output Data Valid After CLK Output	-0.369	_	-0.435	_	ns + 1/2 U
f <sub>DATA OUT GDDRX1</sub>	Output Data Rate	_	500	_	424	Mbps
f <sub>MAX_GDDRX1</sub>	Frequency of PCLK	_	250	_	212	MHz
½ UI	Half of Data Bit Time, or 90 degree	1	_	1.179	_	ns
Output TX to Inp	ut RX Margin per Edge	0.081	_	0.095	_	ns
	nputs/Outputs with Clock and Data Aligne	d at Pin (GDDR	X1 RX/TX.SCLK	.Aligned) using P	CLK Clock Inp	out – Bank 2.
	k 4 – Figure 3.8 and Figure 3.10	,	<u> </u>	0 , 0	•	·
		_	-0.917	_	-0.917	ns + 1/2 U
t <sub>DVA GDDR1</sub>	Input Data Valid After CLK	_	0.75	_	0.75	ns
_	<b>F</b> • • • • • • • • • • • • • • • • • • •	_	0.225	_	0.225	UI
		0.917	_	0.917	_	ns + 1/2 U
t <sub>DVE GDDR1</sub>	Input Data Hold After CLK	2.583	_	2.583	_	ns
	'	0.775	_	0.775	_	UI
f <sub>data in gddrx1</sub>	Input Data Rate	_	300	_	300	Mbps
t <sub>DIA GDDR1</sub>	Output Data Invalid After CLK Output	_	0.369	_	0.435	ns
t <sub>DIB GDDR1</sub>	Output Data Invalid Before CLK	_	0.369	_	0.435	ns
f <sub>DATA_OUT_GDDRX1</sub>	Output Data Rate	_	500	_	424	Mbps
	Frequency for PCLK		250	_	212	MHz
f <sub>MAX_GDDRX1</sub> ½ UI	Half of Data Bit Time, or 90 degree	1		1.179		
	ut RX Margin per Edge	0.081		0.095	<del>-</del>	ns



			·8	-7		
Parameter	Description	Min Max		Min	Max	Unit
Generic DDRX2	Inputs/Outputs with Clock and Data Cente				-	Innut -
Figure 3.7 and F			,			
		0.209	_	0.206	_	ns
t <sub>SU_GDDRX2</sub>	Data Setup before CLK Input	0.209	_	0.175	_	UI
t <sub>HO GDDRX2</sub>	Data Hold after CLK Input	0.213	_	0.206	_	ns
<del>-</del>		0.352	_	0.415	_	ns
t <sub>DVB_GDDRX2</sub>	Output Data Valid Before CLK Output	-0.148	_	-0.174	_	ns + 1/2 UI
		0.352	_	0.415	_	ns
t <sub>DQVA_GDDRX2</sub>	Output Data Valid After CLK Output	-0.148	_	-0.174	_	ns + 1/2 UI
f <sub>DATA_GDDRX2</sub>	Input/Output Data Rate	_	1000	_	848	Mbps
f <sub>MAX_GDDRX2</sub>	Frequency for ECLK	_	500	_	424	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.5	500	0.589	_	ns
f <sub>PCLK</sub>	PCLK frequency	_	250	_	212.1	MHz
Output TX to Inj	out RX Margin per Edge	0.202	_	0.239	_	ns
Generic DDRX2	Inputs/Outputs with Clock and Data Aligno	ed at Pin (GDDR	X2_RX/TX.ECLK	.Aligned) using F	CLK Clock Inp	ut -
Figure 3.8 and F	igure 3.10	T		<u>,                                      </u>	<u> </u>	<u> </u>
		_	-0.275	_	-0.324	ns + 1/2 UI
t <sub>DVA_GDDRX2</sub>	Input Data Valid After CLK	_	0.225	_	0.265	ns
		_	0.225	_	0.265	UI
	Input Data Hold After CLK	0.275	_	0.324	_	ns + 1/2 UI
$t_{\text{DVE\_GDDRX2}}$		0.775	_	0.914		ns
		0.775	_	0.775	_	UI
t <sub>DIA_GDDRX2</sub>	Output Data Invalid After CLK Output	_	0.148	_	0.174	ns
t <sub>DIB_GDDRX2</sub>	Output Data Invalid Before CLK	_	0.148	_	0.174	ns
f <sub>DATA_GDDRX2</sub>	Input/Output Data Rate	_	1000	_	848	Mbps
f <sub>MAX_GDDRX2</sub>	Frequency for ECLK	_	500	_	424	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.5	_	0.589	_	ns
f <sub>PCLK</sub>	PCLK frequency	_	250	_	212.1	MHz
Output TX to Inp	out RX Margin per Edge	0.077	_	0.091	_	ns
	Inputs/Outputs with Clock and Data Cente	red at Pin (GDD	RX4_RX/TX.ECL	.K.Centered) usir	ng PCLK Clock	Input -
Figure 3.7 and F	igure 3.9			1		
t <sub>SU_GDDRX4</sub>	Input Data Set-Up Before CLK	0.210	_	0.244	_	ns
		0.252	<del>-</del>	0.252	_	UI
t <sub>HO_GDDRX4</sub>	Input Data Hold After CLK	0.254	_	0.244	_	ns
t <sub>DVB_GDDRX4</sub>	Output Data Valid Before CLK Output	0.269	_	0.309	_	_
		-0.148	<del>                                     </del>	-0.174	_	_
t <sub>DQVA GDDRX4</sub>	Input/Output Data Rate	0.269	_	0.309	_	_
•		-0.148	_	-0.174	_	<del>  -</del>
foata coopya Ma	Input Data Bit Rate for MIPI PHY (USG84)	_	1000	_	861	Mbps
f <sub>DATA_GDDRX4_MP</sub>	Input Data Bit Rate for MIPI PHY (CTG104)	_	1200	_	1034	Mbps
f <sub>MAX_GDDRX4</sub>	PCLK frequency	_	600	_	517	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.417	_	0.483	_	ns
f <sub>PCLK</sub>	Input Data Set-Up Before CLK	_	150	_	129.3	MHz
Output TX to Inc	out RX Margin per Edge	0.102	_	0.116	_	ns



D	B		-8	-7	-7		
Parameter	Description	Min	Max	Min	Max	Unit	
Generic DDRX4	Inputs/Outputs with Clock and Data Aligne	ed at Pin (GDDR	X4_RX/TX.ECLK.	Aligned) using P	CLK Clock Inp	ut -	
Figure 3.8 and F	igure 3.10						
		1	-0.229	_	-0.266	ns + 1/2 UI	
t <sub>DVA_GDDRX4</sub>	Input Data Valid After CLK	_	0.188	_	0.218	ns	
		_	0.225	_	0.225	UI	
		0.229	_	0.266	_	ns + 1/2 UI	
t <sub>DVE_GDDRX4</sub>	Input Data Hold After CLK	0.646	_	0.749	_	ns	
		0.775	_	0.775	_	UI	
t <sub>DIA_GDDRX4</sub>	Output Data Invalid After CLK Output	_	0.148	_	0.174	ns	
t <sub>DIB_GDDRX4</sub>	Output Data Invalid Before CLK	_	0.148	_	0.174	ns	
f <sub>DATA_GDDRX4</sub>	Input/Output Data Rate	_	1200	_	1034	Mbps	
f <sub>MAX_GDDRX4</sub>	Frequency for ECLK	_	600	_	517	MHz	
½ UI	Half of Data Bit Time, or 90 degree	0.417	_	0.483	_	ns	
f <sub>PCLK</sub>	PCLK frequency	_	150	_	129.3	MHz	
	out RX Margin per Edge	0.040	_	0.044	_	ns	
<u> </u>	Inputs/Outputs with Clock and Data Cente	red at Pin (GDD	RX5 RX/TX.ECL	K.Centered) usir	ng PCLK Clock	Input -	
Figure 3.7 and F		,,	- ,		•	•	
		0.231	T –	0.224	_	ns	
t <sub>SU_GDDRX5</sub>	Input Data Set-Up Before CLK	0.277	_	0.224	_	UI	
t <sub>HO GDDRX5</sub>	Input Data Hold After CLK	0.229	_	0.224	_	ns	
twindow gddrx5c	Input Data Valid Window	_	_	_	_	ns	
		0.269	_	0.326	_	ns	
tdvb_gddrx5	Output Data Valid Before CLK Output	-0.148	_	-0.174	_	ns+1/2UI	
		0.269	_	0.326	_	ns	
tdqva_gddrx5	Output Data Valid After CLK Output	-0.148	_	-0.174	_	ns+1/2UI	
f <sub>DATA_GDDRX5</sub>	Input/Output Data Rate	_	1200	_	1000	Mbps	
f <sub>MAX_GDDRX5</sub>	Frequency for ECLK	_	600	_	500	MHz	
½ UI	Half of Data Bit Time, or 90 degree	0.417	_	0.500	_	ns	
f <sub>PCLK</sub>	PCLK frequency	_	120	_	100.0	MHz	
	out RX Margin per Edge	0.102		0.126	_	ns	
	Inputs/Outputs with Clock and Data Aligne		YS DY/TY ECIK		CLK Clock Inn		
Figure 3.8 and F		.u at i iii (GDDii	AS_RAY TALLEER.	Aligned, daing i	CER CIOCK IIIp	ut -	
		_	-0.229	_	-0.275	ns + 1/2 UI	
tour cooper	Input Data Valid After CLK		0.188	_	0.225	ns	
t <sub>DVA_GDDRX5</sub>	input bata valid Arter CER		0.225	_	0.225	UI	
		0.229	- 0.225	0.275	-	ns + 1/2 U	
+	Input Data Hold After CLK	0.646	<u> </u>	0.775	_	ns	
t <sub>DVE_GDDRX5</sub>	input bata floid After CER	0.775	_	0.775			
+ .	Input Data Valid Window	U.775 —		U.775 —	<u> </u>	UI	
twindow_gddrx5a	<u>'</u>			_	0 174	ns	
t <sub>DIA_GDDRX5</sub>	Output Data Invalid After CLK Output	_	0.148	_	0.174	ns	
t <sub>DIB_GDDRX5</sub>	Output Data Invalid Before CLK	_	0.148	_	0.174	ns	
f <sub>DATA_GDDRX5</sub>	Input/Output Data Rate	_	1200	_	1000	Mbps	
f <sub>MAX_GDDRX5</sub>	Frequency for ECLK		600	-	500	MHz	
½ UI	Half of Data Bit Time or 90 degrees	0.417	_	0.500	_	ns	
$f_{PCLK}$	PCLK frequency	_	120	_	100.0	MHz	



74

D	Description	-	-8	-7		Unit	
Parameter	Description	Min	Max	Min	Max	Onit	
Output TX to Inp	ut RX Margin per Edge	0.04	_	0.051	_	ns	
Soft D-PHY DDRX	(4 Inputs/Outputs with Clock and Data Cer	ntered at Pin, u	sing PCLK Clock	Input	•		
	Install Date Cat Ha Dafage CIV	0.167	_	0.193	_	ns	
t <sub>SU_GDDRX4_MP</sub>	Input Data Set-Up Before CLK	0.2	_	0.2	_	UI	
t <sub>HO_GDDRX4_MP</sub>	Input Data Hold After CLK	0.167	_	0.193	_	ns	
	Outrout Date Valid Refere CLK Outrout	0.167	_	0.193	_	ns	
t <sub>DVB_GDDRX4_MP</sub>	Output Data Valid Before CLK Output	0.2	_	0.2	_	UI	
	Outrout Date Valid After CLK Outrout	0.167	_	0.193	_	ns	
t <sub>DQVA_GDDRX4_MP</sub>	Output Data Valid After CLK Output	0.2	_	0.2	_	UI	
face consume	Input Data Bit Rate for MIPI PHY (USG84)	_	1000	_	_	Mbps	
f <sub>DATA_</sub> GDDRX4_MP	Input Data Bit Rate for MIPI PHY (CTG104)	_	1200	_	1034	Mbps	
½ UI	Half of Data Bit Time or 90 degrees	0.417	_	0.483	_	ns	
f <sub>PCLK</sub>	PCLK frequency	_	150	_	129.3	MHz	
	ut RX Margin per Edge	0.083	_	0.097	_	ns	
Video DDRX71 In Figure 3.13	nputs/Outputs with Clock and Data Aligned	d at Pin (GDDR)	K71_RX.ECLK) u	sing PLL Clock Inp	out - Figure 3	.12 and	
	Input Valid Bit "i" switch from CLK	_	0.264	_	0.3	UI	
t <sub>rpbi_dva</sub>	Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	_	-0.250	_	-0.249	ns+(1/2+i) × UI	
	Input Hold Bit "i" switch from CLK	0.761	_	0.7	_	UI	
t <sub>RPBi_DVE</sub>	Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	0.276	_	0.249	_	ns+(1/2+i) × UI	
t <sub>TPBi_DOV</sub>	Data Output Valid Bit "i" switch from	_	0.159	_	0.187	ns+l × UI	
t <sub>TPBi_DOI</sub>	Data Output Invalid Bit "i" switch from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	-0.159	_	-0.187	_	ns+(i+ 1) × UI	
t <sub>TPBi_skew_UI</sub>	TX skew in UI	_	0.15	_	0.150	UI	
t <sub>B</sub>	Serial Data Bit Time, = 1 UI	1.058	_	1.247	_	ns	
f <sub>DATA_TX71</sub>	DDR71 Serial Data Rate	_	945	_	802	Mbps	
f <sub>MAX_TX71</sub>	DDR71 ECLK Frequency	_	473	_	401	MHz	
f <sub>CLKIN</sub>	7:1 Clock (PCLK) Frequency	_	135	_	114.5	MHz	
Output TX to Inp	ut RX Margin per Edge	0.159	_	0.187	_	ns	

#### Notes:

- 1. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Lattice Radiant software.
- General I/O timing numbers are based on LVCMOS 1.8, 8 mA, Fast Slew Rate, 0 pF load. Generic DDR timing are numbers based on LVDS I/O.
- 3. Uses LVDS I/O standard for measurements.
- 4. Maximum clock frequencies are tested under best case conditions. System performance may vary upon the user environment.
- 5. All numbers are generated with the Lattice Radiant software.
- 6. This clock skew is not the internal clock network skew. The Nexus family devices have very low internal clock network skew that can be approximated to 0 ps. These tskew values measured externally at system level includes additional skew added by the I/O, wire bonding and package ball.

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 3.7. Receiver RX.CLK.Centered Waveforms




Figure 3.8. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms




Figure 3.9. Transmit TX.CLK.Centered and DDR Memory Output Waveforms

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.







Figure 3.10. Transmit TX.CLK.Aligned Waveforms

#### Receiver - Shown for one LVDS Channel



#### Transmitter - Shown for one LVDS Channel




Figure 3.11. DDRX71 Video Timing Waveforms

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 3.12. Receiver DDRX71\_RX Waveforms




Figure 3.13. Transmitter DDRX71\_TX Waveforms



## 3.18. sysCLOCK PLL Timing ( $V_{cc} = 1.0 \text{ V}$ )

Over recommended operating conditions.

Table 3.34. sysCLOCK PLL Timing (V<sub>CC</sub> = 1.0 V)

Parameter	Descriptions	Conditions	Min	Тур.	Max	Units
f <sub>IN</sub>	Input Clock Frequency (CLKI, CLKFB)	_	18	_	500	MHz
f <sub>OUT</sub>	Output Clock Frequency	_	6.25	_	800	MHz
f <sub>VCO</sub>	PLL VCO Frequency	_	800	_	1600	MHz
,		Without Fractional- N Enabled	18	_	500	MHz
f <sub>PFD</sub>	Phase Detector Input Frequency	With Fractional-N Enabled	18	_	100	MHz
AC Characteris	stics		L	l	l	
t <sub>DT</sub>	Output Clock Duty Cycle	_	45	_	55	%
t <sub>PH</sub> <sup>4</sup>	Output Phase Accuracy	_	-5	_	5	%
	Output Clark Paried Litter	f <sub>OUT</sub> ≥ 200 MHz	_	_	250	ps p-p
	Output Clock Period Jitter	f <sub>OUT</sub> < 200 MHz	_	_	0.05	UIPP
	Outrout Clask Coals to Coals litter	f <sub>OUT</sub> ≥ 200 MHz	_	_	250	ps p-p
	Output Clock Cycle-to-Cycle Jitter	f <sub>OUT</sub> < 200 MHz	_	_	0.05	UIPP
		$f_{PFD} \geq 200 \; MHz$	_	_	250	ps p-p
	Output Clack Phase litter	$60~\text{MHz} \leq f_{PFD} < 200$	_	_	350	ps p-p
	Output Clock Phase Jitter	$30~\text{MHz} \leq f_{PFD} < 60$	_	_	450	ps p-p
. 1		$18\text{MHz} \leq f_{\text{PFD}} {<}30$	_	_	650	ps p-p
t <sub>OPJIT</sub> <sup>1</sup>	Output Clock Period Jitter (Fractional-N)	f <sub>OUT</sub> ≥ 200 MHz	_	_	350	ps p-p
		f <sub>OUT</sub> < 200 MHz	_	_	0.07	UIPP
	Outrot Clark Code to Code litter (Freetians N)	f <sub>OUT</sub> ≥ 200 MHz	_	_	400	ps p-p
	Output Clock Cycle-to-Cycle Jitter (Fractional-N)	f <sub>OUT</sub> < 200 MHz	_	_	0.08	UIPP
$f_{BW}^{3}$	PLL Loop Bandwidth	_	0.45	_	13	MHz
$t_{\text{LOCK}}^{2}$	PLL Lock-in Time	_	_	_	10	ms
t <sub>UNLOCK</sub>	PLL Unlock Time (from RESET goes HIGH)	_	_	_	50	ns
+	Input Clark Pariod litter	f <sub>PFD</sub> ≥ 20 MHz	_	_	500	ps p-p
t <sub>IPJIT</sub>	Input Clock Period Jitter	f <sub>PFD</sub> < 20 MHz	_	_	0.01	UIPP
t <sub>HI</sub>	Input Clock High Time	90% to 90%	0.5	_	_	ns
t <sub>LO</sub>	Input Clock Low Time	10% to 10%	0.5	_	_	ns
t <sub>RST</sub>	RST/ Pulse Width	_	1	_	_	ms
f <sub>SSC_MOD</sub>	Spread Spectrum Clock Modulation Frequency	_	20		200	kHz
f <sub>SSC_MOD_AMP</sub>	Spread Spectrum Clock Modulation Amplitude Range	_	0.25	_	2.00	%
f <sub>SSC_MOD_STEP</sub>	Spread Spectrum Clock Modulation Amplitude Step Size	_	_	0.25	_	%

### Notes:

<sup>1.</sup> Jitter sample is taken over 10,000 samples for Period jitter, and 1,000 samples for Cycle-to-Cycle jitter of the primary PLL output with clean reference clock with no additional I/O toggling.



- 2. Output clock is valid after t<sub>LOCK</sub> for PLL reset and dynamic delay adjustment.
- 3. Result from Lattice Radiant software.
- CLKOS as compared to CLKOP output for one phase step at the maximum VCO frequency.

### 3.19. Internal Oscillators Characteristics

Table 3.35. Internal Oscillators (V<sub>cc</sub> = 1.0 V)

Symbol	Parameter Description	Min	Тур	Max	Unit
f <sub>CLKHF</sub>	HFOSC CLKK Clock Frequency	418.5	450	481.5	MHz
f <sub>CLKLF</sub>	LFOSC CLKK Clock Frequency	25.6	32	38.4	kHz
DCH <sub>CLKHF</sub>	HFOSC Duty Cycle (Clock High Period)	45	50	55	%
DCH <sub>CLKLF</sub>	LFOSC Duty Cycle (Clock High Period)	45	50	55	%

### 3.20. User I<sup>2</sup>C Characteristics

Table 3.36. User I<sup>2</sup>C Specifications (V<sub>CC</sub> = 1.0 V)

Cumbal	Parameter	STD Mode		FAST Mode			FAST Mode Plus <sup>2</sup>			Units	
Symbol	Description	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
f <sub>scl</sub>	SCL Clock Frequency	_	_	100	_	_	400	_	_	1000	kHz
T <sub>DELAY</sub> <sup>1</sup>	Optional delay through delay block	ı	ı	62	ı	ı	62	_	-	62	ns

#### Notes:

- 1. Refer to the I<sup>2</sup>C Specification for timing requirements. User design should set constraints in Lattice Design software to meet this industrial I<sup>2</sup>C Specification.
- 2. Fast Mode Plus maximum speed may be achieved by using external pull up resistor on I<sup>2</sup>C bus. Internal pull up may not be sufficient to support the maximum speed.

## 3.21. sysCONFIG Port Timing Specifications

Over recommended operating conditions.

**Table 3.37. sysCONFIG Port Timing Specifications** 

Symbol	Parameter	Min	Тур.	Max	Unit					
Master SPI POR/REFE	Master SPI POR/REFRESH Timing									
t <sub>ICFG</sub>	REFRESH command executed, to the rising edge of INITN (bulk-erase off)	-	_	30	μs					
t <sub>VMC</sub>	Time from rising edge of INITN to the valid Master MCLK	-	_	5	μs					
f <sub>MCLK_DEF</sub>	Default MCLK frequency (Before MCLK frequency selection in bitstream)	-	3.5	_	MHz					
t <sub>ICFG_POR</sub>	Time during POR, from VCC, VCCAUX, VCCIO0, or VCCIO1 (whichever is the last) pass POR trip voltage, to the rising edge if INITN	I	_	5	ms					



Symbol	Parameter	Min	Тур.	Max	Unit
Slave SPI/I <sup>2</sup> C/I3C P	POR				
		T			
	Time during POR, from $V_{CC}$ , $V_{CCAUX}$ , $V_{CCIO0}$ or $V_{CCIO1}$				
t <sub>MSPI_INH</sub>	(whichever is the last) pass POR trip voltage, to pull	_	_	1	μs
	PROGRAMN LOW to prevent entering MSPI mode				
t <sub>ACT PROGRAMN H</sub>	Minimum time driving PROGRAMN HIGH after last	50	_	_	ns
CACI_PROGRAMM_H	activation clock	F0			113
t <sub>CONFIG_CCLK</sub>	Minimum time to start driving CCLK (SSPI) after PROGRAMN HIGH	50	_	_	ns
t <sub>CONFIG_SCL</sub>	Minimum time to start driving SCL (I <sup>2</sup> C/I3C) after PROGRAMN HIGH	50	_	_	ns
PROGRAMN Confi		-			L
t <sub>PROGRAMN</sub>	PROGRAMN LOW pulse accepted	50	_	_	ns
t <sub>PROGRAMN</sub> RJ	PROGRAMN LOW pulse rejected	_		25	ns
t <sub>INIT LOW</sub>	PROGRAMN LOW to INITN LOW	_	_	100	ns
tinit high	PROGRAMN LOW to INITN HIGH (bulk-erase off)	<u> </u>	30	_	μѕ
t <sub>DONE LOW</sub>	PROGRAMN LOW to DONE LOW	+ _		55	μs
t <sub>DONE HIGH</sub> <sup>2</sup>	PROGRAMN HIGH to DONE HIGH	_	_	2	S
t <sub>iodiss</sub>	PROGRAMN LOW to I/O Disabled	_		125	ns
Master SPI	The divinity 2011 to 1/0 Bloadica			123	113
f <sub>MCLK</sub> <sup>1</sup>	Max selected MCLK output frequency	T _	150	165	MHz
f <sub>MCLK_DC</sub>	MCLK output clock duty cycle	40	_	60	%
	MCLK output clock duty cycle  MCLK output clock pulse width HIGH	3		_	ns
t <sub>MCLKH</sub>	MCLK output clock pulse width HGH  MCLK output clock pulse width LOW	3			ns
t <sub>MCLKL</sub>		3	_	_	
t <sub>SU_MSI</sub>	MSI to MCLK setup time  MSI to MCLK hold time	_		_	ns
t <sub>HD_MSI</sub>		0.5		- 12	ns
t <sub>CO_MSO</sub> <sup>2</sup> Slave SPI	MCLK to MSO delay			12	ns
	CCLV in part along from a part			125	NALL-
f <sub>CCLK</sub>	CCLK input clock frequency	-	_	135	MHz
t <sub>CCLKH</sub>	CCLK input clock pulse width HIGH	3.5	-	_	ns
t <sub>CCLKL</sub>	CCLK input clock pulse width LOW	3.5	-	_	ns
t <sub>vmc_slave</sub>	Time from rising edge of INITN to Slave CCLK driven	50	_	_	ns
t <sub>VMC_MASTER</sub>	CCLK input clock duty cycle	40	-	60	%
t <sub>SU_SSI</sub>	SSI to CCLK setup time	3.2	1	_	ns
t <sub>HD_SSI</sub>	SSI to CCLK hold time	1.9	1	_	ns
t <sub>CO_SSO</sub>	CCLK falling edge to valid SSO output	1	1	30	ns
$t_{\text{EN\_SSO}}$	CCLK falling edge to SSO output enabled	1	1	30	ns
t <sub>DIS_SSO</sub>	CCLK falling edge to SSO output disabled	_	-	30	ns
t <sub>HIGH_SCSN</sub>	SCSN HIGH time	74	_	_	ns
t <sub>SU_SCSN</sub>	SCSN to CCLK setup time	3.5		_	ns
t <sub>HD_SCSN</sub>	SCSN to CCLK hold time	1.6	_	_	ns
I <sup>2</sup> C/I3C					
f <sub>SCL_I2C</sub>	SCL input clock frequency for I <sup>2</sup> C	_	_	1	MHz
f <sub>SCL_I3C</sub>	SCL input clock frequency for I3C	_	_	12	MHz
t <sub>SCLH 12C</sub>	SCL input clock pulse width HIGH for I <sup>2</sup> C	400	_	_	ns
	SCL input clock pulse width LOW for I <sup>2</sup> C	400	_	_	ns
t <sub>SCLL_I2C</sub>	SCL input clock pulse width LOW for I <sup>2</sup> C	400	_	_	n:



Symbol	Parameter	Min	Тур.	Max	Unit
t <sub>SU_SDA_I2C</sub>	SDA to SCL setup time for I <sup>2</sup> C	250	_	_	ns
t <sub>HD_SDA_I2C</sub>	SDA to SCL hold time for I <sup>2</sup> C	50	_	_	ns
t <sub>SU_SDA_I3C</sub>	SDA to SCL setup time for I3C	30	_	_	ns
t <sub>HD_SDA_I3C</sub>	SDA to SCL hold time for I3C	30	_	_	ns
t <sub>CO_SDA</sub>	SCL falling edge to valid SDA output	_	_	200	ns
t <sub>EN_SDA</sub>	SCL falling edge to SDA output enabled	_	_	200	ns
t <sub>DIS_SDA</sub>	SCL falling edge to SDA output disabled	_	_	200	ns
Wake-Up Timing					
twakeup_done_high <sup>2</sup>	Last configuration clock cycle to DONE going HIGH	_	_	60	μs
t <sub>FIO_EN</sub> <sup>2</sup>	User I/O enabled in Early I/O Mode			31184	cycles
t <sub>IOEN</sub> <sup>2</sup>	Config clock to user I/O enabled		_	_	ns
t <sub>MCLKZ</sub> <sup>2, 3</sup>	Master MCLK to Hi-Z	_	_	2.5	μs

#### Notes:

- 1.  $f_{MCLK}$  has a dependency on HFOSC and is 1/3 of  $f_{CLKHF}$ .
- 2. Based on 30k uncompressed/unauthenticated/default MCLK timing (3.5 MHz)/x1. Other permutations result in different values.
- 3. Measure using LVCMOS18, default MCLK frequency, slow slew rate.




Figure 3.14. Master SPI POR/REFRESH Timing






Figure 3.15. Slave SPI/I<sup>2</sup>C/I3C POR/REFRESH Timing




Figure 3.16. Master SPI PROGRAMN Timing






Figure 3.17. Slave SPI/I<sup>2</sup>C/I3C PROGRAMN Timing




Figure 3.18. Master SPI Configuration Timing






Figure 3.19. Slave SPI Configuration Timing




Figure 3.20. I<sup>2</sup>C /I3C Configuration Timing




Figure 3.21. Master SPI Wake-Up Timing

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 3.22. Slave SPI/I<sup>2</sup>C/I3C Wake-Up Timing

# 3.22. AON Block Specifications (V<sub>CCAUX\_AON</sub> = 1.8V)

Over recommended operating conditions.

Table 3.38. AON Block Specification (V<sub>CCAUX\_AON</sub> = 1.8 V)

Symbol	Description	Condition	Min	Тур.	Max	Unit
I <sub>CCAUX_AON</sub>	AON Supply Current	_	_	70	_	uA
f <sub>OSC_AON_TIMER_CAL</sub>	Internal timer calibration frequency	_	_	11	_	kHz
t <sub>PWRDN</sub>	Power down time	_	-	_	90	sec
t <sub>PWRDN</sub>	Power down time	_	2.5	_	-	ms

## 3.23. Hardened USB Specifications

Over recommended operating conditions.

**Table 3.39. Hardened USB Specifications** 

Symbol	Description	Condition	Min	Тур.	Max	Unit
f <sub>REF_CLK</sub>	Reference Clock Frequency	_	25	50	100	MHz
t <sub>OFFSET</sub>	Clock offset	_	-300	_	+300	ppm
t <sub>DUTY</sub>	Clock duty cycle	_	40	_	60	%
t <sub>RAN_JIT</sub>	Random Jitter	_	_	_	TBD	ps
t <sub>SKEW</sub>	Clock skew	_	_	_	TBD	ps
t <sub>C2C_JIT</sub>	Cycle to Cycle jitter	_	_	_	TBD	ps



## 3.24. JTAG Port Timing Specifications

Over recommended operating conditions.

**Table 3.40. JTAG Port Timing Specifications** 

Symbol	Parameter	Min	Тур.	Max	Units
f <sub>MAX</sub>	TCK clock frequency	_	_	25	MHz
t <sub>BTCPH</sub>	TCK clock pulse width high	20	_	_	ns
t <sub>BTCPL</sub>	TCK clock pulse width low	20	_	_	ns
t <sub>BTS</sub>	TCK TAP setup time	5	_	_	ns
t <sub>BTH</sub>	TCK TAP hold time	5	_	_	ns
t <sub>BTRF</sub>	TAP controller TDO rise/fall time <sup>1</sup>	100	_	_	mV/ns
t <sub>BTCO</sub>	TAP controller falling edge of clock to valid output	_	_	14	ns
t <sub>BTCODIS</sub>	TAP controller falling edge of clock to valid disable	_	_	14	ns
t <sub>BTCOEN</sub>	TAP controller falling edge of clock to valid enable	_	_	14	ns
t <sub>BTCRS</sub>	BSCAN test capture register setup time	8	_	_	ns
t <sub>BTCRH</sub>	BSCAN test capture register hold time	25	_	_	ns
t <sub>BUTCO</sub>	BSCAN test update register, falling edge of clock to valid output	_	_	25	ns
t <sub>BTUODIS</sub>	BSCAN test update register, falling edge of clock to valid disable	_	_	25	ns
t <sub>BTUPOEN</sub>	BSCAN test update register, falling edge of clock to valid enable	_	_	25	ns

#### Note:

1. Based on default I/O setting of slow slew rate.





Figure 3.23. JTAG Port Timing Waveforms

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## 3.25. Switching Test Conditions

Figure 3.24 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are listed in Table 3.41.



<sup>\*</sup>CL Includes Test Fixture and Probe Capacitance

Figure 3.24. Output Test Load, LVTTL, and LVCMOS Standards

Table 3.41. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R <sub>1</sub>	R <sub>2</sub>	CL	Timing Ref.	V <sub>T</sub>
LVTTL and other LVCMOS settings (L ≥ H, H ≥ L)	$\infty$	∞	0 pF	LVCMOS 3.3 = 1.5 V	_
				LVCMOS $2.5 = V_{CCIO}/2$	_
				LVCMOS $1.8 = V_{CCIO}/2$	_
				LVCMOS 1.5 = $V_{CCIO}/2$	_
				LVCMOS $1.2 = V_{CCIO}/2$	_
LVCMOS 2.5 I/O (Z ≥ H)	$\infty$	1 ΜΩ	0 pF	V <sub>CCIO</sub> /2	_
LVCMOS 2.5 I/O (Z ≥ L)	1 ΜΩ	∞	0 pF	V <sub>CCIO</sub> /2	V <sub>CCIO</sub>
LVCMOS 2.5 I/O (H ≥ Z)	∞	100	0 pF	V <sub>OH</sub> - 0.10	_
LVCMOS 2.5 I/O (L ≥ Z)	100	∞	0 pF	V <sub>OL</sub> + 0.10	V <sub>CCIO</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.



# 4. Pinout Information

### 4.1. Signal Descriptions

Signal Name	Bank	Туре	Description
Power and GND	1	•	
Vss, AVSSx, VSS_AON <sup>1</sup>	_	GND	Ground for internal FPGA logic, USB logic, Always ON (AON), and I/O
V <sub>CC</sub>	_	Power	Power supply pins for core logic. $V_{CC}$ is connected to 1.0 V (nom.) supply voltage. Power On Reset (POR) monitors this supply voltage.
V <sub>CCAUXA</sub>	_	Power	Auxiliary power supply pin for internal analog circuitry. This supply is connected to 1.8 V (nom.) supply voltage. POR monitors this supply voltage.
V <sub>CCAUX</sub>	_	Power	Auxiliary power supply pin for I/O Bank 0, Bank 1, and Bank 5. This supply is connected to 1.8 V (nom.) supply voltage, and is used for generating stable drive current for the I/O.
V <sub>CCAUXH</sub> x	_	Power	Auxiliary power supply pin for I/O Bank 2, Bank 3, and Bank 4. This supply is connected to 1.8 V (nom.) supply voltage and is used for generating stable current for the differential input comparators.
V <sub>CCAUX_AON</sub> <sup>1</sup>	81	Power	Auxiliary power for Always ON (AON) functional block
AVDD33 <sup>1</sup>	80	Power	3.3 V power for Hardened USB Block
AVDD18, AVDD18_TX, AVDD18_COM <sup>1</sup>	80	Power	1.8 V power for Hardened USB Block
AVDD, AVDD_TX <sup>1</sup>	80	Power	1.0 V power for Hardened USB Block
Vcciox	0-4 <sup>2</sup> 0-5 <sup>3</sup>	Power	Power supply pins for I/O bank x.  For x = 0, 1, and 5, VCCIO can be connected to (nom.) 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V.  For x = 2, 3, and 4, VCCIO can be connected to (nom.) 1.0 V, 1.2 V, 1.35 V, 1.5 V, or 1.8 V.  There are dedicated and shared configuration pins in banks 0 and 1. POR monitors these banks supply voltages.
Dedicated Pins			
Dedicated Configuration I/O Pi	n		
JTAG_EN	1	Input	LVCMOS input pin. This input selects the JTAG shared GPIO to be used for JTAG  0 = GPIO  1 = JTAG
Misc Pins			
NC	_	_	No connect.
RESERVED	_	_	This pin is reserved and should not be connected to anything on the board.
Always ON (AON) I/O Pins	1	•	
AON_xxx <sup>1</sup>	81	Input, Output	Dedicated input and output pin for AON function
USB I/O Pins		•	
DP/DM, TX_M/P, RX_M/P	_	Input, Output	USB Data pins
REFIN_CLK_EXT_P/N	_	Input	USB Clock Pins
VBUS, REXT23	_	Input, Output	USB Control pins



Signal Name	Bank	Туре	Description				
General Purpose I/O Pins							
P[T/B] [Number]_[A/B]	T = 0, 1, 5 B = 2, 3, 4	Input, Output, Bi-Dir	Programmable User I/O: $[T/B/L/R]$ indicates the package pin/ball is in T (Top), B (Bottom) of the device. $[Number]$ identifies the PIO $[A/B]$ pair. $[A/B]$ shows the package pin/ball is A or B signal in the pair. PIO A and PIO B are grouped as a pair. $[A/B]$ shows the bottom banks supports true differential input and output buffers. When configured as differential input, differential termination of $100~\Omega$ can be selected. $[A/B]$ pair in the top bank does not support true differential input or output buffer. It supports all single-ended inputs and outputs, and can be used for emulated differential output buffer. Some of these user-programmable I/O are used during configuration, depending on the configuration mode. User needs to make appropriate connection on the board to isolate the two different functions before/after configuration. Some of these user-programmable I/O are shared with special function pins. These pins, when not used as special purpose pins, can be programmed as I/O for user logic. During configuration the user-programmable I/O are tri-stated with an internal weak pull-down resistor enabled. If any pin is not used (or not bonded to a package pin), it is tri-stated and default to have weak pull-down enabled after configuration.				

#### **Shared Configuration Pins**

- 1. These pins can be used for configuration during configuration mode. When configuration is completed, these pins can be used as GPIO, or shared function in GPIO. When these pins are used in dual function, the users need to isolate the signal paths for the dual functions on the board.
- 2. The pins used are defined by the configuration modes detected. Slave SPI or I<sup>2</sup>C/I3C modes are detected during slave activation. Pins that are not used in the configuration mode selected are tri-stated during configuration, and can connect directly as GPIO in user's function.

PTxxx/SDA/USER_SDA	1	Input, Output, Bi-Dir	Configuration:  I <sup>2</sup> C/I3C Mode: SDA signal  User Mode:  PTxxx: GPIO  User_SDA: SDA signal for I <sup>2</sup> C/I3C interface
PTxxx/SCL/USER_SCL	1	Input, Output, Bi-Dir	Configuration: I <sup>2</sup> C/I3C Mode: SCL signal User Mode: PTxxx: GPIO User_SDA: SCL signal for I <sup>2</sup> C/I3C interface
PTxxx/TDO/SSO	1	Input, Output, Bi-Dir	Configuration: Slave SPI Mode: Slave Serial Output User Mode: PTxxx: GPIO TDO: When JTAG_EN = 1, used as TDO signal for JTAG
PTxxx/TDI/SSI	1	Input, Output, Bi-Dir	Configuration: Slave SPI Mode: Slave Serial Input User Mode: PTxxx: GPIO TDI: When JTAG_EN = 1, used as TDI signal for JTAG

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Signal Name	Bank	Туре	Description		
PTxxx/TMS/SCSN	1	Input, Output, Bi-Dir	Configuration: Slave SPI Mode: Slave Chip Select User Mode: PTxxx: GPIO TMS: When JTAG_EN = 1, used as TMS signal for JTAG		
PTxxx/TCK/SCLK	1	Input, Output, Bi-Dir	Configuration: Slave SPI Mode: Slave Clock Input User Mode: PTxxx: GPIO TCK: When JTAG_EN = 1, used as TCK signal for JTAG		
PTxxx/MCSNO	0	Input, Output, Bi-Dir	Configuration: Flow-through Daisy Chain Mode: Chip Select Output User Mode: PTxxx: GPIO		
PTxxx/MD3	0	Input, Output, Bi-Dir	Configuration: Master Quad SPI Mode: I/O3 User Mode: PTxxx: GPIO		
PTxxx/MD2	0	Input, Output, Bi-Dir	Configuration: Master Quad SPI Mode: I/O2 User Mode: PTxxx: GPIO		
PTxxx/MSI/MD1	0	Input, Output, Bi-Dir	Configuration: Master SPI Mode: Master Serial Input Master Quad SPI Mode: I/O1 User Mode: PTxxx: GPIO		
PTxxx/MSO/MD0	0	Input, Output, Bi-Dir	Configuration: Master SPI Mode: Master Serial Output Master Quad SPI Mode: I/O0 User Mode: PTxxx: GPIO		
PTxxx/MCSN/PCLKT0_1	0	Input, Output, Bi-Dir	Configuration: Master SPI Mode: Master Chip Select Output User Mode: PTxxx: GPIO PCLKTO_0: Top PCLK Input		
PTxxx/MCLK/PCLKT0_0	0	Input, Output, Bi-Dir	Configuration: Master SPI Mode: Master Clock Output User Mode: PTxxx: GPIO PCLKTO_1: Top PCLK Input		
PTxxx/PROGRAMN	0	Input, Output, Bi-Dir	Configuration: PROGRAMN: Initiate configuration sequence when asserted LOW. User Mode: PTxxx: GPIO		



Signal Name	Bank	Туре	Description
PTxxx/INITN	0	Input, Output, Bi-Dir	Configuration: INITN: Open Drain I/O pin. This signal is driven to LOW when configuration sequence is started, to indicate the device is in initialization state. This signal is released after initialization is completed, and the configuration download can start. User can keep drive this signal LOW to delay configuration download to start. User Mode: PTxxx: GPIO
PTxxx/DONE	0	Input, Output, Bi-Dir	Configuration:  DONE: Open Drain I/O pin. This signal is driven to LOW during configuration time. It is released to indicate the device has completed configuration. User can keep drive this signal LOW to delay the device to wake up from configuration.  User Mode:  PTxxx: GPIO

#### **Shared User GPIO Pins**

- 1. Shared User GPIO pins are pins that can be used as GPIO, or functional pins that connect directly to specific functional blocks, when device enters into User Mode.
- 2. Declaring on assigning the pin as GPIO or specific functional pin is done by configuration bitstream, except JTAG pins.
- 3. JTAG pins are controlled by JTAG\_EN signal. When JTAG\_EN = 1, the pins are used for JTAG interface. When JTAG = 0, the pins are used as GPIO or specific functional pin defined by configuration bitstream.
- 4. Refer to package pin file.

Shared JTAG Pins			
PTxxx/TDO/yyyy	1	Input, Output, Bi-Dir	User Mode: PTxxx: GPIO TDO: When JTAG_EN = 1, used as TDO signal for JTAG yyyy: Other possible selectable specific functional
PTxxx/TDI/yyyy	1	Input, Output, Bi-Dir	User Mode: PTxxx: GPIO TDI: When JTAG_EN = 1, used as TDI signal for JTAG yyyy: Other possible selectable specific functional
PTxxx/TMS/yyyy	1	Input, Output, Bi-Dir	User Mode: PTxxx: GPIO TMS: When JTAG_EN = 1, used as TMS signal for JTAG yyyy: Other possible selectable specific functional
PTxxx/TCK/ yyy	1	Input, Output, Bi-Dir	User Mode: PTxxx: GPIO TCK: When JTAG_EN = 1, used as TCK signal for JTAG Yyyy: Other possible selectable specific functional



Signal Name	Bank	Bank Type Description		
Shared CLOCK Pins  1. Some PCLK pins can also be used as GPLL reference clock input pin. Refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).				
PBxxx/PCLK[T,C][2,3,4]_[0- 3]/yyyy	2, 3, 4	Input, Output, Bi-Dir	User Mode: PBxxx: GPIO PCLK: Primary Clock or GPLL Refclk signal [T,C] = True/Complement when using differential signaling [2,3,4] = Bank [0-3] Up to 4 signals in the bank yyyy: Other possible selectable specific functional	
PTxxx/PCLKT0_[0-1]/yyyy	0	Input, Output, Bi-Dir	User Mode: PTxxx: GPIO PCLKT: Primary Clock or GPLL Refclk signal (Only Single Ended) [0-1] Up to 2 signals in the bank yyyy: Other possible selectable specific functional	
PTxxx/PCLKT1_[0-3]/yyyy	1	Input, Output, Bi-Dir	User Mode: PTxxx: GPIO PCLKT: Primary Clock or GPLL Refclk signal (Only Single Ended) [0-2] Up to 3 signals in the bank yyyy: Other possible selectable specific functional	
PBxxx/PCLK2_[0-3]/yyyy	2	Input, Output, Bi-Dir	User Mode: PBxxx: GPIO yyyy: Other possible selectable specific functional	
PBxxx/LLC_GPLL[T,C]_IN/yyyy	4	Input, Output, Bi-Dir	User Mode: PBxxx: GPIO LLC_GPLL: Lower Left GPLL Refclk signal (PLLCK) [T,C] = True/Complement when using differential signaling yyyy: Other possible selectable specific functional	
Shared VREF Pins				
PBxxx/VREF[2,3,4]_[1-2]/yyyy	2, 3, 4	Input, Output, Bi-Dir	User Mode: PBxxx: GPIO VREF: Reference Voltage for DDR memory function [2,3,4] = Bank [1-2] Up to VREFs for each bank yyyy: Other possible selectable specific functional	

### Notes:

- 1. AON and AVDD signals are only supported in CrossLink-NX-33U.
- 2. Bank 0 to Bank 4 are supported in CrossLink-NX-33U only.
- 3. Bank 0 to Bank 5 are supported in CrossLink-NX-33 only.



### 4.2. Pin Information Summary

Pin Information Summary		NX33-84WLCSP	NX33U-84WLCSP	NX33U-104FCCSP		
User I/O Pins						
	Bank 0	7	7	8		
	Bank 1	11	9	11		
Conserval Dominion 1/O man Domin	Bank 2	14	14	16		
General Purpose I/O per Bank	Bank 3	10	11	12		
	Bank 4	2	2	4		
	Bank 5	15	0	0		
Total Single-Ended User I/O		59	43	51		
	Bank 0	3	3	4		
	Bank 1	5	4	5		
Differential I/O Dains	Bank 2	7	7	8		
Differential I/O Pairs	Bank 3	5	5	6		
	Bank 4	1	1	2		
	Bank 5	7	0	0		
Total Differential I/O Pairs	•	28	20	25		
Power Pins		-		•		
VCC		5	5	7		
VCCAUX		5	5	5		
	Bank 0	1	1	1		
	Bank 1	1	1	1		
	Bank 2	1	1	1		
VCCIO	Bank 3	1	1	1		
	Bank 4	1	1	1		
	Bank 5	1	0	0		
Total Power Pins	1	16	15	17		
GND Pins		,		•		
VSS		8	8	11		
Total GND Pins		8	8	11		
USB Hardened Block Pins		-				
Hardened USB Pairs		0	3	4		
REXT23		0	1	1		
VBUS		0	1	1		
AVDD		0	4	6		
AVSS		0	2	4		
Always ON Block Pins		-				
Always ON I/O		0	2	2		
VCCAUX		0	1	1		
VSS		0	0	1		




Pin Information Summa	ry	NX33-84WLCSP	NX33U-84WLCSP	NX33U-104FCCSP
Dedicated Miscellaneou	s Pins			
JTAGEN		1	1	1
Shared Pins				1
	Bank 0	7	7	7
	Bank 1	9	8	9
Shared Configuration	Bank 2	0	0	0
Pins	Bank 3	0	0	0
	Bank 4	0	0	0
	Bank 5	0	0	0
	Bank 0	0	0	0
	Bank 1	4	4	4
Charad ITAC Dina	Bank 2	0	0	0
Shared JTAG Pins	Bank 3	0	0	0
	Bank 4	0	0	0
	Bank 5	0	0	0
	Bank 0	0	0	0
	Bank 1	4	4	4
	Bank 2	8	8	8
Shared PCLK Pins	Bank 3	8	8	8
	Bank 4	2	2	2
	Bank 5	0	0	0
	Bank 0	0	0	0
	Bank 1	0	0	0
Charad CDLL Dina	Bank 2	0	0	0
Shared GPLL Pins	Bank 3	0	0	0
	Bank 4	0	0	2
	Bank 5	0	0	0
	Bank 0	0	0	0
	Bank 1	0	0	0
Shared VREF Pins	Bank 2	2	2	2
SHALEU VNET PILIS	Bank 3	2	2	2
	Bank 4	1	1	2
	Bank 5	0	0	0



# 5. Ordering Information

Lattice provides a wide variety of services for its products including custom marking, factory programming, known good die, and application specific testing. Contact the local sales representatives for more details.

### 5.1. Part Number Description



\*Note: ECC is only available on CTG104 -8 speed grade device

## 5.2. Ordering Part Numbers

### 5.2.1. Commercial

Part Number	Speed	Package	Pins	Grade	Logic Cells (k)
LIFCL-33-8USG84C	-8	Lead free WLCSP	84	Commercial	33
LIFCL-33U-7CTG104C	<b>-</b> 7	Lead free FCCSP	104	Commercial	33
LIFCL-33U-8USG84C	-8	Lead free WLCSP	84	Commercial	33
LIFCL-33U-8CTG104C	-8	Lead free FCCSP	104	Commercial	33

### 5.2.2. Industrial

Part Number	Speed	Package	Pins	Grade	Logic Cells (k)
LIFCL-33-8USG84I	-8	Lead free WLCSP	84	Industrial	33
LIFCL-33U-7CTG104I	<b>-</b> 7	Lead free FCCSP	104	Industrial	33
LIFCL-33U-8USG84I	-8	Lead free WLCSP	84	Industrial	33
LIFCL-33U-8CTG104I	-8	Lead free FCCSP	104	Industrial	33

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# **Supplemental Information**

### For Further Information

CrossLink-NX Web Page

A variety of technical notes for CrossLink-NX-33 and CrossLink-NX-33U are available.

- CrossLink-NX-33 and CrossLink-NX-33U High-Speed I/O Interface (FPGA-TN-02280)
- CrossLink-NX Single Event Upset (SEU) Report (FPGA-TN-02174)
- High-Speed PCB Design Considerations (FPGA-TN-02178)
- I<sup>2</sup>C Hardened IP User Guide for Nexus Platform (FPGA-TN-02142)
- Lattice Memory Mapped Interface and Lattice Interrupt Interface User Guide (FPGA-UG-02039)
- Memory User Guide for Nexus Platform (FPGA-TN-02094)
- Multi-Boot User Guide for Nexus Platform (FPGA-TN-02145)
- Power Management and Calculation for CrossLink-NX Devices (FPGA-TN-02075)
- Soft Error Detection (SED)/Correction (SEC) User Guide for Nexus Platform (FPGA-TN-02076)
- sub-LVDS Signaling Using Lattice Devices (FPGA-TN-02028)
- sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095)
- sysCONFIG User Guide for Nexus Platform (FPGA-TN-02099)
- sysDSP User Guide for Nexus Platform (FPGA-TN-02096)
- sysI/O User Guide for Nexus Platform (FPGA-TN-02067)
- Thermal Management (FPGA-TN-02044)
- Using TraceID (FPGA-TN-02084)

For more information on the CrossLink-NX-33 and CrossLink-NX-33U-related IP, reference designs, and board documents, refer to the following pages:

- IP and Reference Designs for CrossLink-NX
- Development Kits and Boards for CrossLink-NX

For further information on interface standards refer to the following websites:

JEDEC Standards (LVTTL, LVCMOS, SSTL) – www.jedec.org

#### Other references:

- Lattice Insights for Lattice Semiconductor training courses and learning plans
- Lattice Radiant FPGA design software



# **Revision History**

### Revision 0.92, September 2023

Section	Change Summary
All	Added CrossLink-NX-33U support, including AON and USB, across the document.
	<ul> <li>Changed document title from CrossLink-NX-33 to CrossLink-NX-33 and CrossLink-NX-33U.</li> </ul>
Acronyms in This Document	Added AON, GPIO, MPS, and USB definition.
	Removed PCS from the acronym list.
General Description	Added USB 2.0, USB 3.2 Gen 1, and AON information for CrossLink-NX-33U only.
	Restructured the Features section by adding Table 1.1. CrossLink-NX-33 and CrossLink-NX-
	33U Key Features and updating the following in the table:
	<ul> <li>Changed programmable sysl/O from 68 to 60.</li> </ul>
	<ul> <li>Updated support from 1.5 Gbps to 1.2 Gbps.</li> </ul>
	<ul> <li>Removed SEU Mitigation Support and its sub-items from the Cryptographic Engine section and added it as another main section.</li> </ul>
	<ul> <li>Removed AXI4-Streaming as main section and moved it under Internal Bus Interface Support section.</li> </ul>
	Added AON and USB 2.0/USB 3.2 Gen 1 sections.
	Updated the following in Table 1.2. CrossLink-NX-33 and CrossLink-NX-33U
	Commercial/Industrial Family Selection Guide:
	<ul> <li>Changed table name to add CrossLink-NX-33U.</li> </ul>
	Added column for CrossLink-NX-33U.
	Added USB 2.0/USB 3.2 Gen 1 and AON support.
	Added 104 FCCSP package.
	• Changed cell title to <i>Total I/O (Wide Range, High Performance)</i> and adjusted format.
	Updated support from 1.5 Gbps to 1.2 Gbps.
Architecture	Added Figure 2.2. CrossLink-NX-33U Simplified Block Diagram.
	<ul> <li>Updated Figure 2.14. Comparison of General DSP, CrossLink-NX-33, and CrossLink-NX-33U Approaches to add CrossLink-NX-33U.</li> </ul>
	<ul> <li>Added text in sysI/O Banking Scheme specifying Bank 5 is supported in CrossLink-NX-33 and AON and USB signals in CrossLink-NX-33U only.</li> </ul>
	Added Always On (AON) and USB sections.
	<ul> <li>Updated Figure 2.29. Cryptographic Engine Block Diagram to change Unique ID to Unique Device Secret and HMAC SHA256 to HMAC256.</li> </ul>
DC and Switching Characteristics	Updated the following in Table 3.1. Absolute Maximum Ratings:
for Commercial and Industrial	<ul> <li>Added V<sub>CCAUX_AON</sub> and AVDD, AVDD_TX.</li> </ul>
	<ul> <li>Changed V<sub>CCA_DPHYO</sub>, 1 to AVDD33 and updated Max value to 3.63.</li> </ul>
	<ul> <li>Changed V<sub>CC_DPHYO</sub>, 1 to AVDD18, AVDD18_TX, AVDD18_COM and updated Max value to 1.98.</li> </ul>
	<ul> <li>Added V<sub>CCAUX_AON</sub> and rows for AVDD33, AVDD, AVDD_TX, AVDD18, AVDD18_TX, AVDD18_COM, and and AVDD, AVDD_TX in Table 3.2. Recommended Operating Conditions.</li> </ul>
	<ul> <li>Updated Table 3.14. sysI/O DC Electrical Characteristics – Wide Range I/O to change LVCMOS10 V<sub>IL</sub> Min value to 0.35 x V<sub>CCIO</sub>.</li> </ul>
	<ul> <li>Updated the following in Table 3.33. External Switching Characteristics (VCC = 1.0 V):</li> </ul>
	Added column and values for -7 speed grade.
	Updated unit for t <sub>H DEL</sub> (Bottom).
	Changed -8 speed grade value of f <sub>MAX_GDDR2</sub> to blank.
	<ul> <li>Updated f<sub>DATA_GDDRX4_MP</sub> to add rows per package.</li> </ul>
	<ul> <li>Added AON Block Specifications (VCCAUX_AON = 1.8V) and Hardened USB Specifications sections.</li> </ul>



Section	Change Summary
Pinout Information	<ul> <li>Updated the following in Signal Descriptions:</li> <li>Added AVSSx and V<sub>SS_AON</sub> in V<sub>SS</sub> signal and updated description to add USB logic and AON.</li> <li>Added rows for AVDD33, AVDD, AVDD_TX, AVDD18, AVDD18_TX, AVDD18_COM, and REFIN_CLK_EXT_P/N.</li> <li>Added table notes and reference to table notes to specify that AON and AVDD signals are supported in CrossLink-NX-33U as well as Bank 0-4, and Bank 0-5 are supported in CrossLink-NX-33.</li> <li>Added Pin Information Summary.</li> </ul>
Ordering Information	<ul> <li>Added new package option CTG104, -7 speed grade, and note for -8 speed grade in Part Number Description, as well as updated Logic Capacity to add Hardened USB.</li> <li>Added CrossLink-NX-33U part numbers in Ordering Part Numbers.</li> <li>Updated Commercial and Industrial tables to change column name from Temp to Grade.</li> </ul>
Supplemental Information	<ul> <li>Updated document links, rearranged list in alphabetical order, and updated document name for High-Speed I/O Interface and Hardware Checklist documents.</li> <li>Added references to the CrossLink-NX, Lattice Insights, and Lattice Radiant Web Page, IP Core, Reference Design, and Evaluation Board documents.</li> </ul>

### Revision 0.91, March 2023

Section	Change Summary
Acronyms in This Document	Removed MLVDS in the table.
Architecture	Adjustment in formatting to move Clocking Structure as sub-section under the Architecture section.
Supplemental Information	Added link for High Speed PCB Design Considerations (FPGA-TN-02178).
Technical Support Assistance	Added this section.

### Revision 0.90, November 2022

Section	Change Summary
All	Removed EBR-ECC references across the document.
Architecture	<ul> <li>Removed HSUL and SSTL references in the following sections and tables:</li> <li>sysI/O Buffer</li> <li>Supported sysI/O Standards</li> <li>Table 2.10. Single-Ended I/O Standards</li> <li>Table 2.11. Differential I/O Standards</li> <li>Table 2.12. Single-Ended I/O Standards Supported on Various Sides</li> <li>Table 2.13. Differential I/O Standards Supported on Various Sides</li> </ul>
DC and Switching Characteristics for Commercial and Industrial	<ul> <li>Removed Differential SSTL135D/SSTL15D and HSUL12D sections.</li> <li>Added row for tJIND and removed VCCIO DDR3L in Table 3.2. Recommended Operating Conditions.</li> <li>Updated max value of VCCAUX for VPORUP and VPORDN in Table 3.4. Power-On Reset.</li> <li>Removed HSUL and SSTL references in Table 3.5. On-Chip Termination Options for Input Modes and Table 3.29. Maximum I/O Buffer Speed.</li> <li>Removed table note referring to DDR3L and HSUL/SSTL references in Table 3.13. sysl/O Recommended Operating Conditions.</li> <li>Updated VOL (max), VOH (min), IOL and IOH for LVTTL33/LVCMOS33 and LVCMOS25 in Table 3.14. sysl/O DC Electrical Characteristics – Wide Range I/O.</li> <li>Updated VIH (min) in HSTL15_I and removed SSTL and HSUL standards in Table 3.15. sysl/O DC Electrical Characteristics – High Performance I/O.</li> <li>Updated SE Input Termination min value from 71 to 67 in Table 3.16. I/O Resistance Characteristics.</li> <li>Updated Large Memory Function values in Table 3.31. Register-to-Register Performance.</li> </ul>

© 2021-2023 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Section	Change Summary
	Updated the following in Table 3.33. External Switching Characteristics (VCC = 1.0 V):
	<ul> <li>Updated max values of fMAX_PRI and tSKEW_PRI, and min value of tW_PRI in Primary Clock.</li> </ul>
	<ul> <li>Updated max values of fMAX_EDGE and tSKEW_EDGE, and min value of tW_EDGE in Edge Clock.</li> </ul>
	<ul> <li>Updated tCO max value, min value of tSU, tH, tSU_DEL, tH_DEL (top), and added tH_DEL (bottom) in General I/O Pin Parameters Using Dedicated Primary Clock Input without PLL.</li> </ul>
	<ul> <li>Updated max value of tCO_PLL, min value of tSU_PLL (top), tH_PLL, tSU_DELPLL, tH_DELPLL, and added tSU_PLL (bottom) in General I/O Pin Parameters Using Dedicated Primary Clock Input with PLL.</li> </ul>
	<ul> <li>Updated Generic DDR Input/Output group to reflect correct values.</li> </ul>
	<ul> <li>Removed SSTL and HSUL references in footnote 2.</li> </ul>
	<ul> <li>Added footnote and reference to footnote 6.</li> </ul>
	<ul> <li>Updated entire content of Table 3.37. sysCONFIG Port Timing Specifications to reflect correct values.</li> </ul>
Ordering Information	Updated section content, Including diagram, to remove -7 speed grade.

### Revision 0.81, September 2022

Section	Change Summary
All	Minor changes in formatting, including removing product name from heading, figure, and table names.
DC and Switching Characteristics for Commercial and Industrial	<ul> <li>Added Table 3.17. VIN Maximum Overshoot/Undershoot Allowance – Wide Range and Table 3.18. VIN Maximum Overshoot/Undershoot Allowance – High Performance.</li> <li>Updated footnote reference in the Differential groups in Table 3.29. Maximum I/O Buffer Speed.</li> <li>Updated DSP functions in Table 3.31. Register-to-Register Performance.</li> <li>Updated the following in Table 3.34. sysCLOCK PLL Timing (VCC = 1.0 V) – Commercial/Industrial:         <ul> <li>Raised minimum input clock frequency from 10 to 18 MHz.</li> <li>Raised minimum phase detector input frequency from 10 to 18 MHz; removed table note and table note reference.</li> <li>Corrected t<sub>PH</sub> footnote.</li> <li>Removed and Added conditions for the t<sub>OPJIT</sub> parameter to accurately reflect PLL jitter performance.</li> </ul> </li> </ul>

### Revision 0.80, June 2022

Section	Change Summary
All	Changed document status to Preliminary.
	Minor adjustments in formatting across the document.
Acronyms in This Document	Removed definition for ADC and DTR.
Introduction	Added note for ECC in Flexible Memory Resources bullet point.
	<ul> <li>Updated Table 1.1. CrossLink-NX-33 Commercial/Industrial Family Selection Guide to change I/O count for 84 WLCSP to 34/26.</li> </ul>
CrossLink-NX-33 Architecture	Updated Figure 2.1. CrossLink-NX-33 Simplified Block Diagram.
	Added information on select speed grades in sysMEM Memory Block.
	Updated TD[1:0] parameter name to T[1:0] in Table 2.8. Tri-state Block Port Description.
	<ul> <li>Updated DELAY CODE to DELAYCODE_I and DELAYCODE_O in Figure 2.23. DQS Control and Delay Block (DQSBUF).</li> </ul>
DC and Switching Characteristics for Commercial and Industrial	Added Commercial and Industrial grade information in ESD Performance.
	Updated Figure 3.21. Master SPI Wake-Up Timing and Figure 3.22. Slave SPI/I2C/I3C Wake-Up

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



100

Section	Change Summary
	<ul> <li>Timing to change t<sub>DONE_HIGH</sub> to t<sub>WAKEUP_DONE_HIGH</sub>.</li> <li>Updated LVDS and subLVDS V<sub>CCIO</sub> (Input) value; Updated table note 1b and d to change bank 3, bank 4, and bank 5 to bank 2, bank 3, and bank 4 in Table 3.13. sysl/O Recommended Operating Conditions.</li> <li>Updated information for V<sub>CCAUX</sub> in LVDS.</li> <li>Updated V<sub>IH</sub>, V<sub>IL</sub>, I<sub>OL</sub>, I<sub>OH</sub> values and table notes in Table 3.14. sysl/O DC Electrical Characteristics – Wide Range I/O and Table 3.15. sysl/O DC Electrical Characteristics – High Performance I/O.</li> <li>Changed V<sub>INN</sub> to V<sub>INM</sub> in table note 2 and added table note 3 in Table 3.17. LVDS DC Electrical Characteristics.</li> <li>Added table note for V<sub>ICM</sub> in Table 3.19. SubLVDS Input DC Electrical Characteristics (Over Recommended Operating Conditions).</li> <li>Updated max value of Z<sub>OS</sub> in Table 3.22. SLVS Output DC Characteristics.</li> <li>Updated max value of HSTL15 in Table 3.27. CrossLink-NX-33 Maximum I/O Buffer Speed.</li> <li>Updated Generic DDRX1 group to add WRIO and HPIO in Table 3.31. CrossLink-NX-33 External Switching Characteristics (VCC = 1.0 V).</li> </ul>
CrossLink-NX-33 Pinout Information	Adjustment in formatting to remove superscripts for Shared Configuration Pins, Shared User GPIO Pins, and Shared CLOCK Pins; Updated signal names and description, specifically for Bank 1, for Shared JTAG Pins, Shared Configuration Pins, and Shared CLOCK Pins in Signal Descriptions.
CrossLink-NX-33 Ordering Information	<ul> <li>Added note regarding availability of Input Comparator, ADC, EBR, ECC, and DTR in select speed grades.</li> <li>Added Ordering Part Numbers section.</li> </ul>

### Revision 0.70, November 2021

Section	Change Summary
All	Advance release

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice FPGA-DS-02104-0.92



www.latticesemi.com

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Lattice

<u>LIFCL-33U-8CTG104C</u> <u>LIFCL-33U-8USG84C</u> <u>LIFCL-33U-8CTG104I</u> <u>LIFCL-33U-7CTG104I</u> <u>LIFCL-33U-8USG84I</u> LIFCL-33U-7CTG104C