


# Smart High-Side Power Switch Two Channels: $2 \times 25 m\Omega$ IntelliSense

#### **Product Summary**

Operating voltage	V <sub>bb(on)</sub>	4,5	V	
	, ,	( Loaddur	mp: 40 V )	
Active	channels	one	two parallel	
On-state resistance	R <sub>ON</sub>	25	13	mΩ
Nominal load current	I <sub>L(nom)</sub>	5.9	8,4	Α
Current limitation Low	I <sub>L(SCr)</sub>		Α	
High				

#### **Package**



#### **General Description**

- N channel vertical power MOSFET with charge pump, ground referenced CMOS compatible input and diagnostic feedback, monolithically integrated in Smart SIPMOS® technology.
- Providing embedded protective functions.
- Extern adjustable current limitation.

#### **Application**

- All types of resistive, inductive and capacitive loads
- μC compatible high-side power switch with diagnostic feedback for 12 V grounded loads
- Due to the adjustable current limitation best suitable for loads with high inrush currents, so as lamps
- Replaces electromechanical relays, fuses and discrete circuits

#### **Basic Functions**

- Very low standby current
- CMOS compatible input
- Improved electromagnetic compatibility (EMC)
- Stable behaviour at low battery voltage


#### **Protection Functions**

- Reverse battery protection with external resistor
- Short circuit protection
- Overload protection
- Current limitation
- Thermal Shutdown
- Overvoltage protection with external resistor
- Loss of GND and loss of V<sub>bb</sub> protection
- Electrostatic discharge Protection (ESD)

#### **Diagnostic Function: IntelliSense**


- Proportional load current sense ( with defined fault signal during thermal shutdown and overload )
- Additional open load detection in OFF state
- · Suppressed thermal toggling of fault signal

#### **Block Diagram**





### **Functional diagram**





### Pin definition and function

Pin	Symbol	Function
4	IN1	Input 1,2 activates channel1,2 in case of logic high signal
7	IN2	
5	IS1	Diagnostic feedback 1 & 2 of channel 1,2
		On state: advanced current sense with defined signal in case
6	IS2	of overload or short circuit
		Off state: High on failure
3	GND 1/2	Ground of chip
1,10,	V <sub>bb</sub>	Positive power supply voltage. Design the wiring for the
11,15,		simultaneous max. short circuit currents from channel 1 to 2 and
16,20		also for low thermal resistance
8	CLA	Current limit adjust, the current limit for both channels can be
		chosen as high ( potential < 2V ) or low ( potential > 4V ).
17,18,19	OUT1	Output 1,2 protected high-side power output of channel 1,2.
12,13,14	OUT2	Design the wiring for the max. short circuit current.
2,9	N.C.	Not connected

# Pin configuration

(top vie	ew)		
V <sub>bb</sub>	1 •	20	$V_{bb}$
N.C.	2	19	OUT1
GND ½	3	18	OUT1
IN1	4	17	OUT1
IS1	5	16	$V_{bb}$
IS2	6	15	$V_{bb}$
IN2	7	14	OUT2
CLA ½	8	13	OUT2
N.C.	9	12	OUT2
V <sub>bb</sub>	10	11	$V_{bb}$

Page 3 2005-06-03



**Maximum Ratings** at  $T_i$ =25°C, unless otherwise specified

maximum ratings at 7 -25 o, unless otherwise specified			T
Parameter	Symbol	Value	Unit
Supply voltage (overvoltage protection see page 6)	$V_{\rm bb}$	28 <sup>1)</sup>	V
Supply voltage for full short circuit protection; $T_i = -40150$ °C	V <sub>bb(SC)</sub>	282)	
Maximum voltage across DMOS	$V_{ON}$	52	
Load dump protection <sup>3)</sup> $V_{\text{LoadDump}} = V_{\text{A}} + V_{\text{S}}$ ; $V_{\text{A}} = 13.5 \text{ V}$	$V_{Loaddump}$		
In = low or high; $t_d$ = 400 ms; $R_1^{(4)}$ = 2 $\Omega$			
$R_{L}$ = 2.25 $\Omega$		40	
$R_{L}$ = 6.8 $\Omega$		53	
Load current (Short - circuit current, see page 7)	I <sub>L</sub>	<i>I</i> <sub>L(lim)</sub> 5)	Α
Operating temperature range	$T_{\rm j}$	-40+150	°C
Storage temperature range	$T_{\rm stg}$	-55+150	
Dynamical temperature rise at switching	dT	60	K
Power dissipation <sup>6)</sup> (DC), one channel active $T_A = 85 ^{\circ}\text{C}$	$P_{\text{tot}}$	1,4	W
Maximal switchable inductance, single pulse	$Z_{L(s)}$		mH
$V_{\rm bb}$ =12V, $T_{\rm jstart}$ =150°C; (see diagrams on page 12)			
$I_{L} = 6 \text{ A}, E_{AS} = 0.319 \text{ J}, R_{L} = 0 \Omega,$ one channel:		9.8	
$I_L$ = 12 A, $E_{AS}$ = 0.679 J, $R_L$ = 0 $\Omega$ , two parallel channels:		5.2	
Electrostatic discharge voltage IN:	$V_{ESD}$	1.0	kV
(Human Body Model) IS:		2.0	
according to ANSI EOS/ESD - S5.1 - 1993 , ESD STM5.1 - 1998 OUT:		4.0	
Continuous input voltage	$V_{IN}$	-1016	V
Voltage at current limit adjustment pin	$V_{CLA}$	-1016	
Current limit adjustment current	I <sub>CLA</sub>	±5.0	mA
Current through input pin (DC)	I <sub>IN</sub>	±5.0	
Current through sense (DC) (see page 11)	IIS	-510	

<sup>&</sup>lt;sup>1</sup>18...28 V for 100 hours

<sup>&</sup>lt;sup>2</sup>only single pulse,  $R_L$  = 200 m $\Omega$  ; L = 8  $\mu$ H ; R and L are describing the complete circuit impedance including line, contact and generator impedances.

<sup>&</sup>lt;sup>3</sup>Supply voltage higher than  $V_{bb(AZ)}$  require an external current limit for the GND (150 $\Omega$  resistor) and sense pin.

 $<sup>{}^{4}</sup>R_{\parallel}$  = internal resistance of the load dump test pulse generator.

<sup>&</sup>lt;sup>5</sup>Current limit is a protection function. Operation in current limitation is considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

 $<sup>^6</sup>$ Device on 50mm\*50mm\*1.5mm epoxy PCB FR4 with 6 cm2 (one layer, 70 $\mu$ m thick) copper area for  $V_{bb}$  connection. PCB is vertical without blown air.



Parameter and Conditions, each of the two channels		Symbol	Values		Unit		
at $T_j = -40+150$ °C, $V_{bb} = 916$	V, unless o	otherwise specified		min.	typ.	max.	
Thermal Resistance			·				
junction - soldering point	(	each channel:	$R_{thJS}$	-	18	-	K/W
junction - ambient <sup>1)</sup>	one o	channel active:	$R_{thJA}$	-	44	-	K/W
	all ch	nannels active:			42		
Load Switching Capabiliti	es and C	haracteristics					
On-state resistance ( $V_{\rm bb}$ to	OUT),	(see page 13)	R <sub>ON</sub>				mΩ
$T_{\rm j}$ = 25 °C, $I_{\rm L}$ = 5 A,		each channel:		-	21	25	
$T_{\rm j}$ = 150 °C,		each channel:		-	42	50	
$T_{\rm j}$ = 25 °C,	two para	allel channels:		-	11	13	
Nominal load current <sup>1)</sup>			I <sub>L(nom)</sub>				Α
$T_{\rm a}$ = 85°C, $T_{\rm j} \le 150$ °C,	one c	hannel active:	, ,	5.4	5.9	-	
two channe	els active	, per channel:		3.9	4.2	-	
Output voltage drop limitation $I_L = 0.5 \text{ A}$	on at sma	all load currents	V <sub>ON(NL)</sub>	-	40	-	mV
Output current while GND d ( see diagram page 12 ) $V_{\text{IN}} = 0 \text{ V}$	lisconnec	eted <sup>2)</sup>	I <sub>L(GNDhigh)</sub>	-	-	2	mA

 $<sup>^{1}</sup>$ Device on 50mm\*50mm\*1.5mm epoxy PCB FR4 with 6 cm2 (one layer, 70 $\mu$ m thick) copper area for  $V_{bb}$  connection. PCB is vertical without blown air.

 $<sup>^{2}</sup>$ not subject to production test, specified by design



Parameter and Conditions, each of the two channels	Symbol	Values		Unit	
at $T_i$ = -40+150 °C, $V_{bb}$ = 916 V, unless otherwise specified		min.	typ.	max.	
Load Switching Capabilities and Characteristics					
Turn-on time <sup>1)</sup> to 90% V <sub>OUT</sub>	<i>t</i> on	-	90	200	μs
$R_{\rm L}$ = 12 $\Omega$ , $V_{\rm bb}$ = 12 V					
Turn-off time <sup>1)</sup> to 10% V <sub>OUT</sub>	$t_{ m Off}$	-	100	220	
$R_{L} = 12 \Omega, V_{bb} = 12 V$					
Slew rate on <sup>1)</sup> 10 to 30% V <sub>OUT</sub> ,	dV/dt <sub>on</sub>	0.1	0.25	0.45	V/µs
$R_{L} = 12 \Omega, V_{bb} = 12 V$					
Slew rate off <sup>1)</sup> 70 to 40% V <sub>OUT</sub> ,	-dV/dt <sub>off</sub>	0.09	0.25	0.4	
$R_{L}$ = 12 $\Omega$ , $V_{bb}$ = 12 V					

#### **Operating Parameters**

Operating voltage <sup>2)</sup>	V <sub>bb(on)</sub>	4.5	ı	28	V
Overvoltage protection <sup>3)</sup>	$V_{\rm bb(AZ)}$	41	47	52	
$I_{\rm bb}$ = 40 mA					
Standby current <sup>4)</sup>	I <sub>bb(off)</sub>				μA
(see diagram on page 13)					
$T_{\rm j}$ = -40+25 °C, $V_{\rm IN}$ = 0 V		-	5	7.5	
<i>T</i> <sub>j</sub> = 150 °C		-	-	20	

<sup>&</sup>lt;sup>1</sup>See timing diagram on page 14.

<sup>2&</sup>lt;sub>18</sub>V...28V for 100 hours

 $<sup>^3</sup>$ Supply voltages higher than  $V_{bb(AZ)}$  require an external current limit for the status pin and GND pin (e.g. 150 $\Omega$ ). See also  $V_{Out(CL)}$  in table of protection functions and circuit diagram on page 11.

<sup>&</sup>lt;sup>4</sup>Measured with load; for the whole device; all channels off.



Parameter and Conditions, each of the two channels at $T_j = -40+150$ °C, $V_{bb} = 916$ V, unless otherwise specified         Symbol         Values         Min.         typ.         max.           Operating Parameters           Off-State output current (included in $I_{bb(off)}$ ) $I_{L(off)}$ -         1.5         8         μA           Operating current $^{1}$ ) $I_{C(off)}$ -         1.6         4         mA           Operating current $^{1}$ ) $I_{C(off)}$ -         1.6         4         mA           Operating current $^{1}$ ) $I_{C(off)}$ -         1.6         4         mA           Operating current $^{1}$ ) $I_{C(off)}$ -         1.6         4         mA           Protection Functions <sup>2</sup> Current limit, (see timing diagrams, page 15) $I_{L(IIM)}$ 7         1.1         1.4         A           Low level; if potential at CLA = high         7         1.1         1.4         A           Current limit, (see timing diagrams on page 15) $I_{C(off)}$ 2.0         -         -         4.0           Current limit adjustment threshold voltage $I_{C(off)}$ <th colspan="8">Literation characteristics</th>	Literation characteristics							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Parameter and Conditions, each of the two channels		Symbol		Values	1	Unit	
Off-State output current (included in $I_{bb(off)}$ ) $V_{IN} = 0 \text{ V, each channel}$ $Operating current^{1})$ $V_{IN} = 5 \text{ V, per active channel}$ $I_{CND} = 0 \text{ V, each channel}$ $I_{CND} = 0 \text{ I.6.}$ $I_{CND} = 0 $	at $T_j$ = -40+150 °C, $V_{bb}$ = 916 V, unless otherwise specified			min.	typ.	max.		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Operating Parameters		,					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Off-State output current (included in	I <sub>bb(off)</sub> )	I <sub>L(off)</sub>	-	1.5	8	μA	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{\text{IN}}$ = 0 V, each channel							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Operating current <sup>1)</sup>		I <sub>GND</sub>	-	1.6	4	mA	
Current limit, ( see timing diagrams, page 15 )  Low level; if potential at CLA = high High level; if potential at CLA = low  Current limit adjustment threshold voltage $V_{CLA(T-)}$ $V_{CLA(T+)}$	$V_{\text{IN}}$ = 5 V, per active channel							
Low level; if potential at CLA = high High level; if potential at CLA = low $40   50   60$ $60$ $60$ $60$ $60$ $60$ $60$ $60$	Protection Functions <sup>2)</sup>							
High level; if potential at CLA = low	Current limit, ( see timing diagrams, pag	e 15)	I <sub>L(LIM)</sub>				Α	
Current limit adjustment threshold voltage $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Low level; if potential at CLA	= high		7	11	14		
Repetitive short circuit current limit $I_{L(SCr)}$	High level; if potential at CLA	\ = low		40	50	60		
Repetitive short circuit current limit $I_{L(SCr)}$ $I_{$	Current limit adjustment threshold v	oltage	V <sub>CLA(T-)</sub>	2.0	-	_	V	
Repetitive short circuit current limit $T_j = T_{jt}$ (see timing diagrams on page 15) High level one active channel: two active channels one active channel: two active channels one active channel: two active channels one active channels on active channels one active channels one active channels one active channels one active channels on active channels one active channels on active chan				-	-	4.0		
High level one active channel: two active channel: two active channels $\frac{3}{2}$ : $\frac{40}{1}$ $\frac{-}{2}$ $\frac{40}{2}$ $\frac{-}{2}$ Initial short circuit shutdown time low level: $t_{\text{off}(SC)}$ $\frac{-}{2}$ $\frac{-}{2}$ $\frac{-}{2}$ $\frac{-}{2}$ $\frac{-}{2}$ Output clamp (inductive load switch off) $\frac{-}{2}$ $\frac{-}{$	Repetitive short circuit current limit		_				Α	
two active channels $^3$ ):  Low level one active channel:     two active channels $^3$ ): $^-$ 7 $^-$ Initial short circuit shutdown time low level: $^-$ 7 $^-$ Initial short circuit shutdown time low level: $^-$ 0.75 $^-$ Output clamp (inductive load switch off) $^4$ ) $^ ^ ^ ^ ^ ^ ^ ^-$	$T_j = T_{jt}$ (see timing diagrams on page 15	5)						
Low level one active channel: two active channel: $-$ 7 $-$ 1 two active channels 3): $-$ 7 $-$ 2 Initial short circuit shutdown time low level: $t_{\rm off(SC)}$ - 3.5 $-$ ms $T_{\rm j,start}$ = 25°C; $V_{\rm bb}$ = 13,5 V high level: $-$ 0.75 $-$ 0 Output clamp (inductive load switch off) 4) $V_{\rm OUT(CL)}$ 15 $-$ V $I_{\rm L}$ = 40 mA Thermal overload trip temperature $T_{\rm jt}$ 150 170 $-$ °C	High level one	active channel:		_	40	-		
two active channels $^{3)}$ :  Initial short circuit shutdown time   low level: $t_{\rm off(SC)}$   -   3.5   -   ms   $T_{\rm j,start}$ = 25°C; $V_{\rm bb}$ = 13,5 V   high level:   -   0.75   -   Output clamp (inductive load switch off) $^{4)}$   $V_{\rm OUT(CL)}$   -   -15   -   V   $I_{\rm L}$ = 40 mA   Thermal overload trip temperature   $T_{\rm jt}$   150   170   -   °C	two ac	tive channels <sup>3)</sup> :		-	40	-		
Initial short circuit shutdown time	Low level one	active channel:		-	7	-		
$T_{\rm j,start}$ = 25°C ; $V_{\rm bb}$ = 13,5 V high level: - 0.75 - Output clamp (inductive load switch off) <sup>4)</sup> $V_{\rm OUT(CL)}$ 15 - V $I_{\rm L}$ = 40 mA Thermal overload trip temperature $T_{\rm jt}$ 150 170 - °C	two ac	tive channels <sup>3)</sup> :		-	7	-		
$T_{\rm j,start}$ = 25°C; $V_{\rm bb}$ = 13,5 Vhigh level:-0.75-Output clamp (inductive load switch off) <sup>4</sup> ) $V_{\rm OUT(CL)}$ 15-V $I_{\rm L}$ = 40 mA $T_{\rm jt}$ 150170-°C	Initial short circuit shutdown time	low level:	t <sub>off(SC)</sub>	-	3.5	-	ms	
$I_{L} = 40 \text{ mA}$ Thermal overload trip temperature $T_{jt}$	$T_{\rm j,start}$ = 25°C ; $V_{\rm bb}$ = 13,5 V	high level:		-	0.75	-		
Thermal overload trip temperature	Output clamp (inductive load switch off) <sup>4)</sup>		V <sub>OUT(CL)</sub>	-	-15	-	V	
	<i>I</i> <sub>L</sub> = 40 mA		, ,					
Thermal hysteresis $\Delta T_{\mathrm{it}}$ - 10 - K	Thermal overload trip temperature		$T_{it}$	150	170	_	°C	
	Thermal hysteresis		$\Delta T_{jt}$	-	10	-	K	

 $<sup>^{1}</sup>$ Add  $I_{|S|}$ , if  $I_{|S|} > 0$ 

<sup>&</sup>lt;sup>2</sup>Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

<sup>&</sup>lt;sup>3</sup>At the beginning of the short circuit the double current is possible for a short time.

 $<sup>^4</sup>$ If channels are connected in parallel, output clamp is usually accomplished by the channel with the lowest  $V_{\mbox{OUT}(\mbox{CL})}$ .



Parameter and Conditions, each of the two channels	Symbol	Values		1	Unit
at $T_j$ = -40+150 °C, $V_{bb}$ = 916 V, unless otherwise specified		min.	typ.	max.	
Diagnostic Characteristics					
Open load detection voltage	V <sub>OUT(OL)</sub>	2	3.2	4.4	V
Internal output pull down <sup>1)</sup>	R <sub>OUT(PD)</sub>	11	23	35	kΩ
V <sub>OUT</sub> = 13.5 V					
Current sense ratio, static on-condition	k <sub>ILIS</sub>				
$k_{ILIS} = I_{L} : I_{IS}$					
$I_{L} = 0.5 \text{ A}$		4640	5800	6960	
$I_{L} = 3 \text{ A}$		4900	5400	5900	
$I_{L} = 6 \text{ A}$		4900	5350	5800	
Sense signal in case of fault-conditions <sup>2)</sup>	V <sub>fault</sub>	5	6.2	7.5	V
in off-state					
Current saturation of sense fault signal	I <sub>fault</sub>	4	-	-	mA
Sense signal delay after thermal shutdown <sup>3)</sup>	t <sub>delay(fault)</sub>	-	-	1.2	ms
Current sense output voltage limitation	V <sub>IS(lim)</sub>	5.4	6.5	7.3	V
$I_{1S} = 0$ , $I_{L} = 5$ A					
Current sense leakage/offset current	I <sub>IS(LH)</sub>	-	-	5	μΑ
$V_{IN} = 5 \text{ V}, I_{L} = 0, V_{IS} = 0$					
Current sense settling time to $I_{IS}$ static ±10%	$t_{son(IS)}$	-	-	400	μs
after positive input slope <sup>4)</sup> , $I_{L} = 0$ to 5A					
Current sense settling time to $I_{\text{IS}}$ static ±10%	$t_{\rm slc(IS)}$	-	_	300	
after change of load current <sup>4)</sup> , $I_{L} = 2.5$ to 5A					

<sup>&</sup>lt;sup>1</sup>In case of floating output, the status doesn't show open load.

 $<sup>^2</sup>$ Fault condition means output voltage exceeds open load detection voltage  $V_{\mbox{OUT}(\mbox{OL})}$ 

 $<sup>^3</sup>$ In the case of thermal shutdown the  $V_{\rm fault}$  signal remains for  $t_{\rm delay(fault)}$  longer than the restart of the switch ( see diagram on page 16 ). Not subject to production test, specified by design.

<sup>&</sup>lt;sup>4</sup>not subject to production test, specified by design



	4		4 1 41
$-$ I $\wedge$	Ctrical	l (`hara	cteristics
	:Culca	ullaia	CIELISIICS

Parameter	Symbol		Values		
at $T_i$ = -40+150 °C, $V_{bb}$ = 916 V, unless otherwise speci	fied	min.	typ.	max.	
Diagnostic Characteristics	·			•	
Status invalid after negative input slope	t <sub>d(SToff)</sub>	-	-	1.2	ms
Status invalid after positive input slope	$t_{\sf d(STOL)}$	-	-	20	μs
with open load	, , ,				
Input Feedback <sup>1)</sup>					
Input resistance (see circuit page 11)	R <sub>I</sub>	2.0	3.5	5.5	kΩ
Input turn-on threshold voltage	$V_{\text{IN(T+)}}$	-	-	2.4	٧
Input turn-off threshold voltage	$V_{\text{IN(T-)}}$	1.0	-	-	
Input threshold hysteresis	$\Delta V_{IN(T)}$	-	0.5	-	
Off state input current	/ <sub>IN(off)</sub>	3	-	40	μΑ
$V_{\text{IN}} = 0.4 \text{ V}$	, ,				
On state input current	I <sub>IN(on)</sub>	20	50	90	
V <sub>IN</sub> = 5 V	. ,				
Reverse Battery <sup>2)</sup>					
Reverse battery	-V <sub>bb</sub>	-	-	27	V
Drain-source diode voltage ( $V_{OUT} > V_{bb}$ )	-V <sub>ON</sub>	-	330	-	mV
$T_{\rm i}$ = 150 °C, $I_{\rm bb}$ = -10 mA					

2005-06-03

 $<sup>^{1}</sup>$ If ground resistors  $R_{GND}$  are used, add the voltage drop across these resistor.

 $<sup>^2</sup>$ Requires a 150 $\Omega$  resistor in GND connection. The reverse load current through the intrinsic drain-source diode has to be limited by the connected load. Power dissipation is higher compared to normal operating conditions due to the voltage drop across the drain-source diode. The temperature protection is not active during reverse current operation! Input and status currents have to be limited. (see max. ratings page 4)




#### Truth Table - for each of the two channels

	1	1	1
	Input	Output	Diagnostic
	level	level	output
Normal	L	L	Z <sup>1)</sup>
Operation	Н	$V_{ m bb}$	$I_{\rm IS} = I_{\rm L} / {\rm kilis}$
Current Limitation <sup>2)</sup>	н	V <sub>bb</sub>	V <sub>fault</sub>
Short circuit	L	L	Z <sup>1)</sup>
to GND	Н	L	$V_{fault}$
Overtemperature	L	L	Z <sup>1</sup> )
	Н	L	$V_{fault}$
Short circuit	L	$V_{bb}$	$V_{fault}$
to V <sub>bb</sub>	Н	$V_{ m bb}$	$< I_{\rm IS} = I_{\rm L} / {\rm kilis}^{3)}$
Open load	L	>V <sub>out(OL)</sub>	$V_{fault}$
	Н	$V_{\rm bb}$	Z <sup>1)</sup>

L = "Low" Level Z = high impedance, potential depends on external circuit  $V_{fault} = 5V$  typ., constant voltage independent of external sense resistor.

Parallel switching of channels is possible by connecting the inputs and outputs parallel. The current sense ouputs have to be connected with a single sense resistor.

#### **Terms**



Leadframe (  $V_{\mbox{\scriptsize bb}}$  ) is connected to pin 1,10,11,15,16,20


<sup>&</sup>lt;sup>1</sup>L-potential by using a sense resistor

<sup>&</sup>lt;sup>2</sup>Current limitation is only possible while the device is switched on.

 $<sup>^3</sup>$ Low ohmic short to  $V_{
m bb}$  may reduce the output current  $I_{
m L}$  and therefore also the sense current  $I_{
m IS}$ .



#### Input circuit (ESD protection), IN1 or IN2




The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.


#### Sense-Status output, IS1 or IS2

ON-State: Normal operation: IS = IL / kILIS


$$V_{\text{IS}} = I_{\text{S}} * R_{\text{IS}};$$
  $R_{\text{IS}} = 1 \text{k}\Omega \text{ nominal}$   
 $R_{\text{IS}} > 500\Omega$ 



ESD zener diode:  $V_{\rm ESD}$  = 6,1 V typ., max. 14 mA; ON-State: Fault condition so as thermal shut down or current limitation




 $V_{\rm fault}$  = 6 V typ ;  $V_{\rm fault}$  <  $V_{\rm ESD}$  under all conditions OFF-State diagnostic condition: Open Load, if  $V_{\rm OUT}$  > 3 V typ.; IN low




ESD-Zener diode: 6,1V typ., max. 5mA;  $R_{\rm ST(ON)}$  < 375 $\Omega$  at 1,6mA.. The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.

# **Inductive and overvoltage output clamp**, OUT1 or OUT2



 $V_{\text{OUT}}$  clamped to  $V_{\text{OUT}(\text{CL})}$  = -15 V typ.

# Overvolt. Protection of logic part OUT1 or OUT2




$$\begin{split} V_{Z1} &= 6,1 \text{V typ.}, \, V_{Z2} = 47 \text{V typ.}, \, R_{GND} = 150 \Omega \;, \\ R_{\text{IS}} &= 1 \text{k} \Omega \;, \, R_{\text{I}} = 3,5 \text{k} \Omega \; \text{typ.} \end{split}$$



## Reverse battery protection

OUT1 or OUT2




$$V_{Z1}$$
 = 6,1V typ.,  $V_{Z2}$  = 47V typ.,  $R_{GND}$  = 150 $\Omega$   
 $R_{IS}$  = 1k $\Omega$ ,  $R_{I}$  = 3,5k $\Omega$  typ.


In case of reverse battery the load current has to be limited by the load. Protection functions are not active.

#### Open load detection, OUT1 or 2

Off-state diagnostic condition: Open load, if  $V_{OUT} > 3 \text{ V typ.}$ ; IN = low




#### **GND** disconnect




Any kind of load.

# Vbb disconnect with energized inductive load



For inductive load currents up to the limits defined by  $Z_L$  each switch is protected against loss of  $V_{bb}$ . (max. ratings and diagram on page 12) Consider at your PCB layout that in the case of Vbb disconnection with energized inductive load all the load current flows through the GND connection.

# Inductive load switch-off energy dissipation




Energy stored in load inductance:  $E_L = \frac{1}{2} * L * I_L^2$ While demagnetizing load inductance, the energy dissipated in PROFET is  $E_{AS} = E_{bb} + E_L - E_R = V_{ON(CL)} * i_L(t) dt$ , with an approximate solution for  $R_L > 0\Omega$ :

$$E_{AS} = \frac{I_L * L}{2 * R_L} * (V_{bb} + |V_{OUT(CL)|}) * \ln(1 + \frac{I_L * R_L}{|V_{OUT(CL)|}})$$




# Maximum allowable load inductance for a single switch off (one channel)

**L =f(IL)**; 
$$T_{\text{jstart}} = 150^{\circ}\text{C}$$
,  $V_{\text{bb}} = 12\text{V}$ ,  $R_{\text{L}} = 0\Omega$ 




### Typ. on-state resistance

$$R_{ON} = f(V_{bb}, T_j); I_L = 5 \text{ A} ; V_{in} = \text{high}$$



### Typ. standby current

$$I_{bb(off)} = f(T_j)$$
;  $V_{bb} = 16 \text{ V}$ ;  $V_{IN1,2} = \text{low}$ 






### **Timing diagrams**


All channels are symmetric and consequently the diagrams are valid for channel 1 and channel 2.

**Figure 1a:** Switching a resistive load, change of load current in on-condition



The sense signal is not valid during settling time after turn on or change of load current.  $tslc(IS) = 300 \mu s max$ .


Figure 1b: V<sub>bb</sub> turn on



proper turn on under all conditions

**Figure 1c:** Behaviour of sense output: Sense current ( $I_S$ ) and sense voltage ( $V_S$ ) as function of load current dependent on the sense resistor.


Shown is  $V_{\rm S}$  and  $I_{\rm S}$  for three different sense resistors. Curve 1 refers to a low resistor, curve 2 to a medium-sized resistor and curve 3 to a big resistor. Note, that the sense resistor may not falls short of a minimum value of 500  $\Omega$ .




$$I_{\rm S} = I_{\rm L} / k_{\rm ILIS}$$
  
 $V_{\rm IS} = I_{\rm S} * R_{\rm IS}; R_{\rm IS} = 1 {\rm k}\Omega$  nominal  
 $R_{\rm IS} > 500\Omega$ 




Figure 2a: Switching a lamp



**Figure 2b:** Switching a lamp with current limit: The behaviour of  $I_S$  and  $V_S$  is shown for a resistor, which refers to curve 1 in figure 1c



**Figure 3a:** Short circuit: Shut down by overtemperature, reset by cooling



Heating up may require several milliseconds, depending on external conditions.  $I_{L(lim)}$  = 50A typ. increases with decreasing temperature.

**Figure 3b:** Turn on into short circuit, shut down by overtemperature, restart by cooling (channel 1 and 2 switched parallel)







Figure 4a: Overtemperature

Reset if  $T_i < T_{it}$ 


The behaviour of  $I_S$  and  $V_S$  is shown for a resistor, which refers to curve 1 in figure 1c.



**Figure 5a:** Open-load: detection in OFF-state, turn on/off to open load.


Open load of channel 1; other channels normal

Open load of channel 1; other channels normal opertaion.



 $t_{\rm Off}$  = 220µs max.;  $t_{\rm d(SToff)}$  = 1,2ms max. with pull up resistor at output

Figure 6b: Current sense ratio 1)



<sup>&</sup>lt;sup>1</sup>This range for the current sense ratio refers to all devices. The accuracy of the  $k_{\rm ILIS}$  can be raised by calibrating the value of  $k_{\rm ILIS}$  for every single device.




#### Package and ordering code

all dimensions in mm

#### P-DSO-20-21

Sales Code	BTS 5240G
Ordering Code	Q67060-S6145



- 1) Does not include plastic or metal protrusions of 0.15 max per side
- 2) Does not include dambar protrusion of 0.05 max per side

Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81669 München © Infineon Technologies AG 2001 All Rights Reserved.

#### Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

#### **Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Infineon: BTS5240G