


Application

- Brushed Motor drive applications
- BLDC Motor drive applications
- PWM Inverterized topologies
- Battery powered circuits
- Half-bridge and full-bridge topologies Electronic ballast applications
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters


Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free, RoHS Compliant containing no Lead, no Bromide, and no Halogen

StrongIRFET™ power MOSFET



$V_{ t DSS}$	40V
R _{DS(on)} typ.	1.9m Ω
max	2.4m Ω
I _{D (Silicon Limited)}	180A①
D (Package Limited)	90A



G	D	S
Gate	Drain	Source

Base part number	Backago Typo	Standard Pack		Orderable Part Number
base part number	Package Type	Form	Quantity	
IRFR7440PbF	D-Pak	Tube	75	IRFR7440PbF
IKFK1440FDF	D-Pak	Tape and Reel	2000	IRFR7440TRPbF
IRFU7440PbF	I-Pak	Tube	75	IRFU7440PbF




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Maximum Drain Current vs. Case Temperature



Absolute Maximum Rating

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	180①	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	125①	
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Wire Bond Limited)	90	Α Α
I _{DM}	Pulsed Drain Current ②	760	1
P _D @T _C = 25°C	Maximum Power Dissipation	140	W
	Linear Derating Factor	0.95	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ④	4.4	V/ns
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to +175	°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	1

Avalanche Characteristics

Eas (Thermally limited)	Single Pulse Avalanche Energy ③	160	mJ
E _{AS} (Thermally limited)	Single Pulse Avalanche Energy ®	376	1113
I _{AR}	Avalanche Current ②	See Fig 15, 16, 23a, 23b	Α
E _{AR}	Repetitive Avalanche Energy ②	366 Fig 13, 10, 23a, 23b	mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ heta JC}$	Junction-to-Case ®		1.05	
$R_{ heta JA}$	Junction-to-Ambient (PCB Mount) ®		50	°C/W
$R_{ heta JA}$	Junction-to-Ambient ⑨		110	

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	40			V	V _{GS} = 0V, I _D = 250μA ②
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		28		mV/°C	Reference to 25°C, I₀ = 1mA
В	Static Drain-to-Source On-Resistance		1.9	2.4		$V_{GS} = 10V, I_D = 90A$ (5)
$R_{DS(on)}$	Static Drain-to-Source On-Resistance		2.8		mΩ	$V_{GS} = 6.0V, I_D = 50A $ \bigcirc
$V_{GS(th)}$	Gate Threshold Voltage	2.2	3.0	3.9	V	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$
	Drain-to-Source Leakage Current			1.0	۸	$V_{DS} = 40V, V_{GS} = 0V$
I _{DSS}	Diani-to-Source Leakage Current			150	μΑ	$V_{DS} = 40V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
I _{GSS}	Gate-to-Source Reverse Leakage			-100	IIA	V _{GS} = -20V
R_G	Gate Resistance		2.6		Ω	

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 90A by source bonding technology. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- ② Repetitive rating; pulse width limited by max. junction temperature.
- 3 Limited by T_{Jmax} , starting $T_J = 25$ °C, L = 0.04mH, $R_G = 50\Omega$, $I_{AS} = 90$ A, $V_{GS} = 10$ V.

- ⑥ Coss eff. (TR) is a fixed capacitance that gives the same charging time as Coss while Vos is rising from 0 to 80% Voss.
- © Coss eff. (ER) is a fixed capacitance that gives the same energy as Coss while VDS is rising from 0 to 80% VDSS.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.please refer to application note to AN-994
- R_θ is measured at T_J approximately 90°C.
- ① Limited by T_{Jmax} , starting $T_J = 25$ °C, L = 1mH, $R_G = 50\Omega$, $I_{AS} = 27$ A, $V_{GS} = 10$ V.



Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	280			S	V _{DS} = 10V, I _D =90A
Qg	Total Gate Charge		89	134		I - 00A
Q_{gs}	Gate-to-Source Charge		26			$I_D = 90A$ $V_{DS} = 20V$
$Q_{\rm gd}$	Gate-to-Drain Charge		26			$V_{GS} = 20V$ $V_{GS} = 10V$
Q _{sync}	Total Gate Charge Sync. (Qg– Qgd)		63			VGS - 10V
t _{d(on)}	Turn-On Delay Time		11			$V_{DD} = 20V$
t _r	Rise Time		39			I _D = 30A
$t_{d(off)}$	Turn-Off Delay Time		51		ns	$R_G = 2.7\Omega$
t _f	Fall Time		34			V _{GS} = 10V ^⑤
C _{iss}	Input Capacitance		4610			$V_{GS} = 0V$
Coss	Output Capacitance		690			V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance		460		pF	f = 1.0MHz, See Fig.7
Coss eff.(ER)	Effective Output Capacitance (Energy Related)		855		Α,	V _{GS} = 0V, VDS = 0V to 32V⑦
Coss eff.(TR)	Output Capacitance (Time Related)		1210			V _{GS} = 0V, VDS = 0V to 32V [®]

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current (Body Diode)			180①		MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ②			760		integral reverse p-n junction diode.
V_{SD}	Diode Forward Voltage		0.9	1.3	V	$T_J = 25^{\circ}C, I_S = 90A, V_{GS} = 0V $ §
t _{rr}	Reverse Recovery Time		34		ns	$T_J = 25^{\circ}C$ $V_R = 34V$
crr	Reverse Recovery Time		35			T ₁ = 125°C
0	Reverse Recovery Charge		33		nC	$T_J = 25^{\circ}C$ $I_F = 90A$
Qrr	Reverse Recovery Charge		34			$T_J = 125^{\circ}C$ di/dt = 100A/ μ s (§
I _{RRM}	Reverse Recovery Current		1.8		Α	T _J = 25°C






Fig 3. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics





Fig 7. Typical Capacitance vs. Drain-to-Source Voltage



V_{DS}, Drain-to-Source Voltage (V) **Fig 4.** Typical Output Characteristics




Fig 6. Normalized On-Resistance vs. Temperature




Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 9. Typical Source-Drain Diode Forward Voltage




Fig 11. Drain-to-Source Breakdown Voltage




Fig 10. Maximum Safe Operating Area




Fig 12. Typical Coss Stored Energy




Fig 13. Typical On-Resistance vs. Drain Current






Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 15. Avalanche Current vs. Pulse Width




Fig 16. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

- 1.Avalanche failures assumption:
- Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 15, 16).
 - t_{av} = Average time in avalanche.
 - D = Duty cycle in avalanche = tav ·f
 - $Z_{thJC}(D, t_{av}) = Transient thermal resistance, see Figures 14)$

$$\begin{split} P_{D}\left(ave\right) &= 1/2\left(\ 1.3 \cdot BV \cdot I_{av}\right) = \Delta T/\ Z_{thJC} \\ I_{av} &= 2\Delta T/\ [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS\,(AR)} &= P_{D\,(ave)} \cdot t_{av} \end{split}$$






Fig 17. Threshold Voltage vs. Temperature




Fig 19. Typical Recovery Current vs. dif/dt




Fig 18. Typical Recovery Current vs. dif/dt




Fig 20. Typical Stored Charge vs. dif/dt




Fig 21. Typical Stored Charge vs. dif/dt






Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 23a. Unclamped Inductive Test Circuit




Fig 24a. Switching Time Test Circuit




Fig 25a. Gate Charge Test Circuit




Fig 23b. Unclamped Inductive Waveforms




Fig 24b. Switching Time Waveforms






Fig 25b. Gate Charge Waveform




D-Pak (TO-252AA) Package Outline Dimensions are shown in millimeters (inches)









1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994

2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].

A- LEAD DIMENSION UNCONTROLLED IN L5.

A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.

5.- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10

DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED .006 [0.15] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.

A- DIMENSION 61 & c1 APPLIED TO BASE METAL ONLY.

♠ DATUM A & B TO BE DETERMINED AT DATUM PLANE H.

9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA

S Y M	DIMENSIONS				
В	MILLIM	ETERS	INC	HES	O T
O L	MIN.	MAX.	MIN.	MAX.	E S
Α	2.18	2.39	.086	.094	
A1	-	0.13	-	.005	
ь	0.64	0.89	.025	.035	
ь1	0.64	0.79	.025	.031	7
b2	0.76	1.14	.030	.045	
ь3	4.95	5.46	.195	.215	4
С	0.46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	7
c2	0.46	0.89	.018	.035	
D	5.97	6.22	.235	.245	6
D1	5.21	-	.205	-	4
E	6.35	6.73	.250	.265	6
E1	4.32	-	.170	-	4
е	2.29	BSC	.090	BSC	
Н	9.40	10.41	.370	.410	
L	1.40	1.78	.055	.070	
L1	2.74 BSC .108 RE		REF.		
L2	0.51	BSC	.020	BSC	
L3	0.89	1.27	.035	.050	4
L4	-	1.02	-	.040	
L5	1.14	1.52	.045	.060	3
ø	0.	10*	0.	10°	
ø1	0.	15*	0.	15*	
ø2	25°	35°	25*	35*	

LEAD ASSIGNMENTS

<u>HEXFET</u>

2.- DRAIN

3.- SOURCE 4.- DRAIN

IGBT & CoPAK

1.- GATE
2.- COLLECTOR
3.- EMITTER
4.- COLLECTOR

D-Pak (TO-252AA) Part Marking Information


EXAMPLE: THIS IS AN IRFR120 WITH ASSEMBLY


LOT CODE 1234

ASSEMBLED ON WW 16, 2001 IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line position indicates "Lead-Free"


> "P" in assembly line position indicates "Lead-Free" qualification to the consumer-level







I-Pak (TO-251AA) Package Outline Dimensions are shown in millimeters (inches)



IOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- $\begin{tabular}{lll} \hline \Delta & DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.$
- 4- THERMAL PAD CONTOUR OPTION WITHIN DIMENSION 64, L2, E1 & D1.
- ____ LEAD DIMENSION UNCONTROLLED IN L3.
- A- DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY.
- 7.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA (Date 06/02).
- 8.- CONTROLLING DIMENSION : INCHES.


S Y M		N			
В	MILLIM	ETERS	INC	HES	0
O L	MIN.	MAX.	MIN.	MAX.	T E S
Α	2.18	2.39	.086	.094	
A1	0.89	1.14	.035	.045	
b	0.64	0.89	.025	.035	
ь1	0.65	0.79	.025	.031	6
b2	0.76	1,14	.030	.045	
b3	0.76	1.04	.030	.041	6
b4	4.95	5.46	.195	.215	4
С	0.46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	6
c2	0.46	0.89	.018	.035	
D	5.97	6.22	.235	.245	3
D1	5.21	-	.205	-	4
E	6.35	6.73	.250	.265	3
E1	4.32	-	.170	-	4
е	2.29	BSC	.090	BSC	
L	8.89	9.65	.350	.380	
L1	1.91	2.29	.045	.090	
L2	0.89	1.27	.035	.050	4
L3	0.89	1.52	.035	.060	5
ø1	0.	15°	0,	15°	
ø2	25°	35°	25°	35°	

LEAD ASSIGNMENTS

HEXFET


- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE 4.- DRAIN

I-Pak (TO-251AA) Part Marking Information






D-Pak (TO-252AA) Tape & Reel Information Dimensions are shown in millimeters (inches)



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES:

1. OUTLINE CONFORMS TO EIA-481.



Qualification Information[†]

Qualification Level	Industrial (per JEDEC JESD47F) ††			
Moisture Sensitivity Level	D-Pak	MSL1		
Moisture Sensitivity Level	I-Pak	(per JEDEC J-STD-020D) ^{††}		
RoHS Compliant	Yes			

- † Qualification standards can be found at Infineon web site: https://www.infineon.com/
- †† Applicable version of JEDEC standard at the time of product release.

Revision History

Date	Rev.	Comments
10/17/2012	2.1	Added I-Pak-All pages
05/01/2014	2.2	 Updated datasheet based on corporate template. Added "Stong Fet" on header on page7.
01/06/2015	2.3	 Updated package outline and part marking on page 9 & 10. Updated EAS (L =1mH) = 376mJ on page 2
		• Updated note 10 "Limited by T_{Jmax} , starting $T_J = 25^{\circ}C$, $L = 1$ mH, $R_G = 50\Omega$, $I_{AS} = 27$ A, $V_{GS} = 10$ V". on page 2
06/05/2023	2.4	 Updated datasheet based on IFX template. Removed "HEXFET® Power MOSFET / Strong IRFET™ " and replace with "Strong IRFET™ power MOSFET "-page1 Updated Part marking -page 10



Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2023 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

The Infineon Technologies component described in this Data Sheet may be used in life support devices or systems and or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Infineon:

IRFR7440TRPBF IRFU7440PBF