

IGLR60R260D1

600V CoolGaN™ enhancement-mode Power Transistor

Features

- Enhancement mode transistor – Normally OFF switch
- Ultra fast switching
- No reverse-recovery charge
- Capable of reverse conduction
- Low gate charge, low output charge
- Superior commutation ruggedness
- Qualified for industrial applications according to JEDEC Standards (JESD47 and JESD22)


Benefits

- Improves system efficiency
- Improves power density
- Enables higher operating frequency
- System cost reduction savings
- Reduces EMI

Applications

Industrial and consumer SMPS based on the half-bridge topology (half-bridge topologies for hard and soft switching such as Totem pole PFC, high frequency LLC, Hybrid Flyback and ACF).

For other applications: review CoolGaN™ reliability white paper and contact Infineon regional support



Gate	4
Drain	5
Kelvin Source	3
Source	1,2




Table 1 Key Performance Parameters at T_j = 25 °C

Parameter	Value	Unit
V _{DS,max}	600	V
R _{DS(on),max}	260	mΩ
Q _{G,typ}	1.5	nC
I _{D,pulse}	15.9	A
Q _{oss @ 400 V}	11.5	nC
Q _{rr}	0	nC

Table 2 Ordering Information

Type / Ordering Code	Package	Marking	Related links
IGLR60R260D1	PG-TSON-8-7	60R260D	see Appendix A



Table of Contents

Features	1
Benefits	1
Applications.....	1
Table of Contents	2
1 Maximum ratings.....	3
2 Thermal characteristics.....	4
3 Electrical characteristics	5
4 Electrical characteristics diagrams	7
5 Test Circuits	13
6 Package Outlines	14
7 Appendix	15
8 Revision History	16

1 Maximum ratings

at $T_j = 25\text{ °C}$, unless otherwise specified. Continuous application of maximum ratings can deteriorate transistor lifetime. For further information, contact your local Infineon sales office.

Table 3 Maximum ratings

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Drain Source Voltage, continuous ¹	$V_{DS,max}$	-	-	600	V	$V_{GS} = 0\text{ V}$
Drain source destructive breakdown voltage ²	$V_{DS,bd}$	800	-	-	V	$V_{GS} = 0\text{ V}$, $I_{DS} = 3.2\text{ mA}$
Drain source voltage, pulsed ²	$V_{DS,pulse}$	-	-	750	V	$T_j = 25\text{ °C}$; $V_{GS} \leq 0\text{ V}$; $\leq 1\text{ hour}$ of total time
		-	-	650	V	$T_j = 125\text{ °C}$, $V_{GS} \leq 0\text{ V}$; $\leq 1\text{ hour}$ of total time
Switching surge voltage, pulsed ²	$V_{DS,surge}$	-	-	750	V	DC bus voltage = 700 V; turn off $V_{DS,pulse} = 750\text{ V}$; turn on $I_{D,pulse} = 7.1\text{ A}$; $T_j = 105\text{ °C}$; $f \leq 100\text{ kHz}$, $t \leq 100\text{ secs}$ (10 million pulses)
Continuous current, drain source	I_D	-	-	10.4	A	$T_C = 25\text{ °C}$;
Pulsed current, drain source ^{3 4}	$I_{D,pulse}$	-	-	15.9	A	$T_C = 25\text{ °C}$; $I_G = 6.9\text{ mA}$; See Figure 3;
Pulsed current, drain source ^{4 5}	$I_{D,pulse}$	-	-	7.7	A	$T_C = 125\text{ °C}$; $I_G = 6.9\text{ mA}$; See Figure 4;
Gate current, continuous ^{4 5 6}	$I_{G,avg}$	-	-	5.3	mA	$T_j = -40\text{ °C}$ to 150 °C ;
Gate current, pulsed ^{4 6}	$I_{G,pulse}$	-	-	530	mA	$T_j = -40\text{ °C}$ to 150 °C ; $t_{PULSE} = 50\text{ ns}$, $f = 100\text{ kHz}$
Gate source voltage, continuous ⁶	V_{GS}	-10	-	-	V	$T_j = -40\text{ °C}$ to 150 °C ;
Gate source voltage, pulsed ⁶	$V_{GS,pulse}$	-25	-	-	V	$T_j = -40\text{ °C}$ to 150 °C ; $t_{PULSE} = 50\text{ ns}$, $f = 100\text{ kHz}$; open drain
Power dissipation	P_{tot}	-	-	52	W	$T_C = 25\text{ °C}$
Operating temperature	T_j	-40	-	150	°C	
Storage temperature	T_{stg}	-40	-	150	°C	Max shelf life depends on storage conditions.
Drain-source voltage slew-rate	dV/dt			200	V/ns	

¹ All devices are 100% tested at $I_{DS} = 3.2\text{ mA}$ to assure $V_{DS} \geq 800\text{ V}$

² Provided as measure of robustness under abnormal operating conditions and not recommended for normal operation

³ Limits derived from product characterization, parameter not measured during production

⁴ Ensure that average gate drive current, $I_{G,avg}$ is $\leq 5.3\text{ mA}$. Please see figure 27 for $I_{G,avg}$, $I_{G,pulse}$ and I_G details

⁵ Parameter is influenced by rel-requirements. Please contact the local Infineon Sales Office to get an assessment of your application

⁶ We recommend using an advanced driving technique to optimize the device performance. Please see gate drive application note for details

2 Thermal characteristics

Table 4 Thermal characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction-case	R_{thJC}	-	-	2.4	°C/W	
Reflow soldering temperature	T_{sold}	-	-	260	°C	MSL3

3 Electrical characteristics

at $T_j = 25\text{ °C}$, unless specified otherwise

Table 5 Static characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Gate threshold voltage	$V_{GS(th)}$	0.9 0.7	1.2 1.0	1.6 1.4	V	$I_{DS} = 0.69\text{ mA}$; $V_{DS} = 10\text{ V}$; $T_j = 25\text{ °C}$ $I_{DS} = 0.69\text{ mA}$; $V_{DS} = 10\text{ V}$; $T_j = 125\text{ °C}$
Gate-Source reverse clamping voltage	$V_{GS, clamp}$	-	-	-8	V	$I_{GSS} = -1\text{ mA}$
Drain-Source leakage current	I_{DSS}	- -	0.26 5.3	26 -	μA	$V_{DS} = 600\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 25\text{ °C}$ $V_{DS} = 600\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 150\text{ °C}$
Drain-Source leakage current at application conditions ¹	I_{DSSapp}	-	15.9	-	μA	$V_{DS} = 400\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 125\text{ °C}$
Drain-Source on-state resistance	$R_{DS(on)}$	- -	0.2 0.37	0.260 -	Ω	$I_G = 6.9\text{ mA}$; $I_D = 2.11\text{ A}$; $T_j = 25\text{ °C}$ $I_G = 6.9\text{ mA}$; $I_D = 2.11\text{ A}$; $T_j = 150\text{ °C}$
Gate resistance	$R_{G,int}$	-	0.77	-	Ω	LCR impedance measurement; $f = f_{res}$; open drain;

Table 6 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	110	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 400\text{ V}$; $f = 1\text{ MHz}$
Output capacitance	C_{oss}	-	20	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 400\text{ V}$; $f = 1\text{ MHz}$
Reverse Transfer capacitance	C_{rss}	-	0.25	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 400\text{ V}$; $f = 1\text{ MHz}$
Effective output capacitance, energy related ²	$C_{o(er)}$	-	22.4	-	pF	$V_{DS} = 0\text{ to }400\text{ V}$
Effective output capacitance, time related ³	$C_{o(tr)}$	-	28.7	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 0\text{ to }400\text{ V}$; $I_D = \text{const}$
Output charge	Q_{oss}	-	11.5	-	nC	$V_{DS} = 0\text{ to }400\text{ V}$
Turn- on delay time	$t_{d(on)}$	-	12	-	ns	see Figure 23
Turn- off delay time	$t_{d(off)}$	-	14	-	ns	see Figure 23
Rise time	t_r	-	7	-	ns	see Figure 23
Fall time	t_f	-	30	-	ns	see Figure 23

¹ Parameter represents end of use leakage in applications

² $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 400 V

³ $C_{o(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 400 V

Table 7 Gate charge characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Gate charge	Q_G	-	1.5	-	nC	$I_{GS} = 0$ to 2.6 mA; $V_{DS} = 400$ V; $I_D = 2.11$ A

Table 8 Reverse conduction characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Source-Drain reverse voltage	V_{SD}	-	2	2.5	V	$V_{GS} = 0$ V; $I_{SD} = 2.11$ A
Pulsed current, reverse	$I_{S,pulse}$	-	-	15.9	A	$I_G = 6.9$ mA
Reverse recovery charge	Q_{rr}^1	-	0	-	nC	$I_S = 2.11$ A, $V_{DS} = 400$ V
Reverse recovery time	t_{rr}	-	0	-	ns	
Peak reverse recovery current	I_{rrm}	-	0	-	A	

4 Electrical characteristics diagrams

at $T_j = 25\text{ }^{\circ}\text{C}$, unless specified otherwise







Figure 5 Repetitive safe operating area¹




$T_c = 25\text{ °C}; T_j \leq 150\text{ °C}$

Figure 6 Repetitive safe operating area¹




$T_c = 125\text{ °C}; T_j \leq 150\text{ °C}$

Figure 7 Typ. output characteristics



$I_D = f(V_{DS}, I_G); T_j = 25\text{ °C}$


Figure 8 Typ. output characteristics



$I_D = f(V_{DS}, I_G); T_j = 125\text{ °C}$


¹ Parameter is influenced by rel-requirements. Please contact the local Infineon Sales Office to get an assessment of your application.

Figure 9 Typ. Drain-source on-state resistance




$$R_{DS(on)} = f(I_D, I_G); T_j = 125^\circ\text{C}$$

Figure 10 Drain-source on-state resistance




$$R_{DS(on)} = f(T_j); I_D = 2.11\text{ A}$$

Figure 11 Typ. gate characteristics forward




$$I_{GS} = f(V_{GS}, T_j); \text{open drain}$$

Figure 12 Typ. gate characteristics reverse




$$I_{GS} = f(V_{GS}); T_j = 25^\circ\text{C}$$

Figure 13 Typ. transfer characteristics




$I_D, I_G = f(V_{GS}); V_{DS} = 8 \text{ V}; T_j = 25 \text{ }^{\circ}\text{C}$

Figure 14 Typ. transfer characteristics




$I_D, I_G = f(V_{GS}); V_{DS} = 8 \text{ V}; T_j = 125 \text{ }^{\circ}\text{C}$

Figure 15 Typ. channel reverse characteristics




$V_{DS} = f(I_D, V_{GS}); T_j = 25 \text{ }^{\circ}\text{C}$

Figure 16 Typ. channel reverse characteristics




$V_{DS} = f(I_D, V_{GS}); T_j = 125 \text{ }^{\circ}\text{C}$

Figure 17 Typ. channel reverse characteristics




$$I_D = f(V_{DS}, V_{GS}); T_j = 25\text{ °C}$$

Figure 18 Typ. channel reverse characteristics




$$I_D = f(V_{DS}, V_{GS}); T_j = 125\text{ °C}$$

Figure 19 Typ. gate charge




$$V_{GS} = f(Q_G); V_{DCLINK} = 400\text{ V}; I_D = 2.11\text{ A}$$

Figure 20 Typ. capacitances




$$C_{rss} = f(V_{DS})$$

Figure 21 Typ. output charge



$$Q_{oss} = f(V_{DS})$$


Figure 22 Typ. Coss stored Energy



$$E_{oss} = f(V_{DS})$$

5 Test Circuits

Figure 23 Switching times with inductive load



$I_D = 2.11 \text{ A}$, $R_{ON} = 20 \text{ } \Omega$; $R_{OFF} = 20 \text{ } \Omega$; $R_{SS} = 1230 \text{ } \Omega$;
 $C_G = 0.9 \text{ nF}$; $V_{DRV} = 12 \text{ V}$

Figure 24 Switching times waveform






Figure 25 Reverse Channel Characteristics Test




$I_D = 2.11 \text{ A}$, $R_{ON} = 20 \text{ } \Omega$; $R_{OFF} = 20 \text{ } \Omega$; $R_{SS} = 1230 \text{ } \Omega$;
 $C_G = 0.9 \text{ nF}$; $V_{DRV} = 12 \text{ V}$

Figure 26 Typical Reverse Channel Recovery



The recovery charge is Q_{OSS} only, no additional Q_{rr}

Figure 27 Gate current switching waveform



6 Package Outlines




Figure 28 PG-TSON-8-7 Package Outline, dimensions (mm)

7 Appendix A

Table 9 Related links

- IFX CoolGaN™ webpage: www.infineon.com/why-coolgan
- IFX CoolGaN™ reliability white paper: www.infineon.com/gan-reliability
- IFX CoolGaN™ gate drive application note: www.infineon.com/driving-coolgan
- IFX CoolGaN™ applications information:
 - www.infineon.com/gan-in-server-telecom
 - www.infineon.com/gan-in-wirelesscharging
 - www.infineon.com/gan-in-audio
 - www.infineon.com/gan-in-adapter-charger

8 Revision History

Major changes since the last revision

Revision	Date	Description of change
2.0	2022-11-11	Final release

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by

Infineon Technologies AG
81726 München, Germany
 © 2022 Infineon Technologies AG
 All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Infineon:](#)

[IGLR60R260D1E8238XUMA1](#) [IGLR60R260D1XUMA1](#)