

8-Mbit (512K Words × 16-Bit) Static RAM with Error-Correcting Code (ECC)

Features

- AEC-Q100 Qualified
- Ultra-low standby power
 - Typical standby current: 5.5 μ A
 - Maximum standby current: 16 μ A
- High speed: 45 ns
- Embedded error-correcting code (ECC) for single-bit error correction
- Temperature Ranges:
 - Automotive-A: -40 °C to +85 °C
- Operating voltage range: 2.2 V to 3.6 V
- 1.0 V data retention
- TTL-compatible inputs and outputs
- Available in Pb-free 48-ball VFBGA package

Functional Description

CY62157H30-45BVXA is high-performance CMOS low-power (MoBL) SRAM device with embedded ECC. This device is offered in dual chip-enable.

Devices with dual chip-enable are accessed by asserting both chip-enable inputs – \overline{CE}_1 as LOW and CE_2 as HIGH.

Data writes are performed by asserting the Write Enable input (\overline{WE}) LOW, and providing the data and address on device data (I/O_0 through I/O_{15}) and address (A_0 through A_{19}) pins respectively. The Byte High/Low Enable (\overline{BHE} , \overline{BLE}) inputs control byte writes, and write data on the corresponding I/O lines to the memory location specified. \overline{BHE} controls I/O_8 through I/O_{15} ; \overline{BLE} controls I/O_0 through I/O_7 .

Data reads are performed by asserting the Output Enable (\overline{OE}) input and providing the required address on the address lines. Read data is accessible on I/O lines (I/O_0 through I/O_{15}). Byte accesses can be performed by asserting the required byte enable signal (\overline{BHE} , \overline{BLE}) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O_0 through I/O_{15}) are placed in a HI-Z state when the device is deselected (\overline{CE}_1 HIGH / CE_2 LOW for dual chip-enable device), or control signals are de-asserted (\overline{OE} , \overline{BLE} , and \overline{BHE}).

These devices also have a unique “Byte Power down” feature where if both the Byte Enables (\overline{BHE} and \overline{BLE}) are disabled, the devices seamlessly switches to standby mode irrespective of the state of the chip enable(s), thereby saving power.

The logic block diagram is on page 2. Refer to [Pin Configurations on page 4](#) and the associated footnotes for details.


Product Portfolio

Product	Range	V _{CC} Range (V)	Speed (ns)	Power Dissipation			
				Operating I _{CC} , (mA), f = f _{max}		Standby, I _{SB2} (μ A)	
				Typ ^[2]	Max	Typ ^[2]	Max
CY62157H30-45BVXA	Automotive-A	2.2 V–3.6 V	45	29.0	36.0	5.5	16.0

Note

1. This device does not support automatic write-back on error detection.
2. Indicates the value for the center of Distribution at 3.0 V, 25 °C and not 100% tested.

Logic Block Diagram – CY62157H30-45BVXA




Contents

Pin Configurations	4	Package Diagram	15
Maximum Ratings	5	Acronyms	16
Operating Range	5	Document Conventions	16
DC Electrical Characteristics	5	Units of Measure	16
Capacitance	6	Document History Page	17
Thermal Resistance	6	Sales, Solutions, and Legal Information	18
AC Test Loads and Waveforms	6	Worldwide Sales and Design Support	18
Data Retention Characteristics	7	Products	18
Data Retention Waveform	7	PSoC® Solutions	18
Switching Characteristics	8	Cypress Developer Community	18
Switching Waveforms	9	Technical Support	18
Truth Table – CY62157H30-45BVXA	13		
Ordering Information	14		
Ordering Code Definitions	14		

Pin Configurations

Figure 1. 48-ball VFBGA pinout ^[3]
CY62157H30-45BVXA



Note

3. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature -65 °C to + 150 °C

Ambient temperature
with power applied -55 °C to + 125 °C

Supply voltage
to ground potential ^[4] -0.5 V to V_{CC} + 0.5 V

DC voltage applied to outputs
in High-Z state ^[4] -0.5 V to V_{CC} + 0.5 V

DC input voltage ^[4] -0.5 V to V_{CC} + 0.5 V

Output current into outputs (LOW) 20 mA

Static discharge voltage
(MIL-STD-883, Method 3015) >2001 V

Latch-up current >140 mA

Operating Range

Grade	Ambient Temperature	V _{CC}
Automotive-A	-40 °C to +85 °C	2.2 V to 3.6 V

DC Electrical Characteristics

Over the Operating Range

Parameter	Description		Test Conditions		45 ns (Automotive-A)			Unit
					Min	Typ ^[5]	Max	
V _{OH}	Output HIGH voltage	2.2 V to 2.7 V	V _{CC} = Min, I _{OH} = −0.1 mA		2.0	–	–	V
		2.7 V to 3.6 V	V _{CC} = Min, I _{OH} = −1.0 mA		2.4	–	–	
V _{OL}	Output LOW voltage	2.2 V to 2.7 V	V _{CC} = Min, I _{OL} = 0.1 mA		–	–	0.4	V
		2.7 V to 3.6 V	V _{CC} = Min, I _{OL} = 2.1 mA		–	–	0.4	
V _{IH}	Input HIGH voltage ^[4]	2.2 V to 2.7 V	–		2.0	–	V _{CC} + 0.3	V
		2.7 V to 3.6 V	–		2.0	–	V _{CC} + 0.3	
V _{IL}	Input LOW voltage ^[4]	2.2 V to 2.7 V	–		−0.3	–	0.6	V
		2.7 V to 3.6 V	–		−0.3	–	0.8	
I _{IX}	Input leakage current		GND ≤ V _{IN} ≤ V _{CC}		−1.0	–	+1.0	μA
I _{OZ}	Output leakage current		GND ≤ V _{OUT} ≤ V _{CC} , Output disabled		−1.0	–	+1.0	μA
I _{CC}	V _{CC} operating supply current		V _{CC} = Max, I _{OUT} = 0 mA, CMOS levels	f = f _{MAX}	–	29.0	36.0	mA
				f = 1 MHz	–	7.0	9.0	mA
I _{SB1} ^[6]	Automatic power down current – CMOS inputs; V _{CC} = 2.2 to 3.6 V		CE ₁ ≥ V _{CC} − 0.2 V or CE ₂ ≤ 0.2 V or (BHE and BLE) ≥ V _{CC} − 0.2 V, V _{IN} ≥ V _{CC} − 0.2 V, V _{IN} ≤ 0.2 V, f = f _{max} (address and data only), f = 0 (OE, and WE), V _{CC} = V _{CC(max)}		–	5.5	16.0	μA
I _{SB2} ^[6]	Automatic power down current – CMOS inputs; V _{CC} = 2.2 to 3.6 V		CE ₁ ≥ V _{CC} − 0.2V or CE ₂ ≤ 0.2 V or (BHE and BLE) ≥ V _{CC} − 0.2 V, V _{IN} ≥ V _{CC} − 0.2 V or V _{IN} ≤ 0.2 V, f = 0, V _{CC} = V _{CC(max)}		–	5.5	16.0	μA

Notes

4. V_{IL(min)} = -2.0 V and V_{IH(max)} = V_{CC} + 2 V for pulse durations of less than 2 ns.

5. Indicates the value for the center of Distribution at 3.0 V, 25 °C and not 100% tested.

6. Chip enables (CE₁ and CE₂) and BHE, BLE must be tied to CMOS levels to meet the I_{SB1}/I_{SB2}/I_{CCDR} spec. Other inputs can be left floating.

Capacitance



Parameter ^[7]	Description	Test Conditions	Max	Unit
C_{IN}	Input capacitance	$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{CC} = V_{CC(\text{typ})}$	10	pF
C_{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter ^[7]	Description	Test Conditions	48-ball VFBGA	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3×4.5 inch, four-layer printed circuit board	31.50	$^\circ\text{C/W}$
Θ_{JC}	Thermal resistance (junction to case)		15.75	$^\circ\text{C/W}$

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT



Parameters	3.0 V	Unit
R1	317	Ω
R2	351	Ω
V_{HIGH}	3.0	V

Note

7. Tested initially and after any design or process changes that may affect these parameters.


Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	45 ns (Automotive -A)			Unit
			Min	Typ ^[8]	Max	
V_{DR}	V_{CC} for data retention		1	–	–	V
$I_{CCDR}^{[9]}$	Data-retention current	$2.2\text{ V} < V_{CC} \leq 3.6\text{ V}$ $\overline{CE}_1 \geq V_{CC} - 0.2\text{ V}$ or $CE_2 \leq 0.2\text{ V}$ or $(\overline{BHE} \text{ and } \overline{BLE}) \geq V_{CC} - 0.2\text{ V}$, $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$	–	5.5	16.0	μA
$t_{CDR}^{[10]}$	Chip deselect to data-retention time		0	–	–	–
$t_R^{[11]}$	Operation-recovery time		45	–	–	ns

Data Retention Waveform

Figure 3. Data-Retention Waveform^[12]



Notes

8. Indicates the value for the center of distribution at 3.0 V, 25°C and not 100% tested.
9. Chip enables (\overline{CE}_1 and CE_2) must be tied to CMOS levels to meet the $I_{SB1}/I_{SB2}/I_{CCDR}$ spec. Other inputs can be left floating.
10. Tested initially and after any design or process changes that may affect these parameters.
11. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \geq 100\text{ }\mu\text{s}$ or stable at $V_{CC(min)} \geq 100\text{ }\mu\text{s}$.
12. $\overline{BHE}.\overline{BLE}$ is the AND of both \overline{BHE} and \overline{BLE} . Deselect the chip by either disabling the chip enable signals or by disabling both \overline{BHE} and \overline{BLE} .

Switching Characteristics

Parameter ^[13]	Description	45 ns (Automotive-A)		Unit
		Min	Max	
Read Cycle				
t _{RC}	Read cycle time	45	–	ns
t _{AA}	Address to data valid	–	45	ns
t _{OHA}	Data hold from address change	10	–	ns
t _{ACE}	\overline{CE}_1 LOW and CE ₂ HIGH to data valid / \overline{CE} LOW	–	45	ns
t _{DOE}	\overline{OE} LOW to data valid / \overline{OE} LOW	–	22	ns
t _{LZOE}	\overline{OE} LOW to Low Z ^[14]	5	–	ns
t _{HZOE}	\overline{OE} HIGH to High Z ^[14, 15]	–	18	ns
t _{LZCE}	\overline{CE}_1 LOW and CE ₂ HIGH to Low Z ^[14]	10	–	ns
t _{HZCE}	\overline{CE}_1 HIGH and CE ₂ LOW to High Z ^[14, 15]	–	18	ns
t _{PU}	\overline{CE}_1 LOW and CE ₂ HIGH to power-up	0	–	ns
t _{PD}	\overline{CE}_1 HIGH and CE ₂ LOW to power-down	–	45	ns
t _{DBE}	BLE / BHE LOW to data valid	–	45	ns
t _{LZBE}	\overline{BLE} / \overline{BHE} LOW to Low Z ^[14]	5	–	ns
t _{HZBE}	\overline{BLE} / \overline{BHE} HIGH to High Z ^[14, 15]	–	18	ns
Write Cycle ^[16, 17]				
t _{WC}	Write cycle time	45	–	ns
t _{SCE}	\overline{CE}_1 LOW and CE ₂ HIGH to write end	35	–	ns
t _{AW}	Address setup to write end	35	–	ns
t _{HA}	Address hold from write end	0	–	ns
t _{SA}	Address setup to write start	0	–	ns
t _{PWE}	\overline{WE} pulse width	35	–	ns
t _{BW}	\overline{BLE} / \overline{BHE} LOW to write end	35	–	ns
t _{SD}	Data setup to write end	25	–	ns
t _{HD}	Data hold from write end	0	–	ns
t _{HZWE}	\overline{WE} LOW to High Z ^[14, 15]	–	18	ns
t _{LZWE}	\overline{WE} HIGH to Low Z ^[14]	10	–	ns

Notes

13. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for $V_{CC} \geq 3$ V) and $V_{CC}/2$ (for $V_{CC} < 3$ V), and input pulse levels of 0 to 3 V (for $V_{CC} \geq 3$ V) and 0 to V_{CC} (for $V_{CC} < 3$ V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless specified otherwise.
14. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZBE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any device.
15. t_{HZOE} , t_{HZCE} , t_{HZBE} , and t_{HZWE} transitions are measured when the outputs enter a high impedance state.
16. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE}_1 = V_{IL}$, \overline{BHE} or \overline{BLE} or both = V_{IL} , and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write. Any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
17. The minimum write cycle pulse width for the Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW) should be equal to the sum of t_{SD} and t_{HZWE} .

Switching Waveforms

Figure 4. Read Cycle No. 1 of CY62157H30-45BVXA (Address Transition Controlled) [18, 19]





Figure 5. Read Cycle No. 2 (\overline{OE} Controlled) [19, 20, 21]



Notes


18. The device is continuously selected. $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$, \overline{BHE} or \overline{BLE} or both = V_{IL} .

19. \overline{WE} is HIGH for read cycle.

20. For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, \overline{CE} is HIGH.


21. Address valid prior to or coincident with \overline{CE} LOW transition.

Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) [22, 23, 24]

Notes


22. For all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and CE_2 . When $\overline{\text{CE}}_1$ is LOW and CE_2 is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or CE_2 is LOW, $\overline{\text{CE}}$ is HIGH.
23. The internal write time of the memory is defined by the overlap of $\overline{\text{WE}} = V_{\text{IL}}$, $\overline{\text{CE}}_1 = V_{\text{IL}}$, $\overline{\text{BHE}}$ or $\overline{\text{BLE}}$ or both = V_{IL} , and $\text{CE}_2 = V_{\text{IH}}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
24. Data I/O is in HI-Z state if $\overline{\text{CE}} = V_{\text{IH}}$, or $\overline{\text{OE}} = V_{\text{IH}}$ or $\overline{\text{BHE}}$, and/or $\overline{\text{BLE}} = V_{\text{IH}}$.

Switching Waveforms (continued)

Figure 7. Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled) [25, 26, 27]

Notes

25. For all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and CE_2 . When $\overline{\text{CE}}_1$ is LOW and CE_2 is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or CE_2 is LOW, $\overline{\text{CE}}$ is HIGH.
26. The internal write time of the memory is defined by the overlap of $\overline{\text{WE}} = V_{IL}$, $\overline{\text{CE}}_1 = V_{IL}$, $\overline{\text{BHE}}$ or $\overline{\text{BLE}}$ or both = V_{IL} , and $\text{CE}_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
27. Data I/O is in high impedance state if $\overline{\text{CE}} = V_{IH}$, or $\overline{\text{OE}} = V_{IH}$ or $\overline{\text{BHE}}$, and/or $\overline{\text{BLE}} = V_{IH}$.

Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 ($\overline{\text{BHE}}/\overline{\text{BLE}}$ controlled, $\overline{\text{OE}}$ LOW) [28, 29, 30]

Notes

28. For all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and CE_2 . When $\overline{\text{CE}}_1$ is LOW and CE_2 is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or CE_2 is LOW, $\overline{\text{CE}}$ is HIGH.
29. The internal write time of the memory is defined by the overlap of $\overline{\text{WE}} = V_{IL}$, $\overline{\text{CE}}_1 = V_{IL}$, $\overline{\text{BHE}}$ or $\overline{\text{BLE}}$ or both = V_{IL} , and $\text{CE}_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
30. Data I/O is in high impedance state if $\overline{\text{CE}} = V_{IH}$, or $\overline{\text{OE}} = V_{IH}$ or $\overline{\text{BHE}}$, and/or $\overline{\text{BLE}} = V_{IH}$.

Truth Table – CY62157H30-45BVXA

\overline{CE}_1	CE_2	\overline{WE}	\overline{OE}	\overline{BHE}	\overline{BLE}	Inputs/Outputs	Mode	Power
H	X ^[31]	X	X	X	X	HI-Z	Deselect/Power-down	Standby (I_{SB})
X ^[31]	L	X	X	X	X	HI-Z	Deselect/Power-down	Standby (I_{SB})
X ^[31]	X ^[31]	X	X	H	H	HI-Z	Deselect/Power-down	Standby (I_{SB})
L	H	H	L	L	L	Data Out (I/O_0 – I/O_{15})	Read	Active (I_{CC})
L	H	H	L	H	L	Data Out (I/O_0 – I/O_7); HI-Z (I/O_8 – I/O_{15})	Read	Active (I_{CC})
L	H	H	L	L	H	HI-Z (I/O_0 – I/O_7); Data Out (I/O_8 – I/O_{15})	Read	Active (I_{CC})
L	H	H	H	X	X	HI-Z	Output disabled	Active (I_{CC})
L	H	L	X	L	L	Data In (I/O_0 – I/O_{15})	Write	Active (I_{CC})
L	H	L	X	H	L	Data In (I/O_0 – I/O_7); HI-Z (I/O_8 – I/O_{15})	Write	Active (I_{CC})
L	H	L	X	L	H	HI-Z (I/O_0 – I/O_7); Data In (I/O_8 – I/O_{15})	Write	Active (I_{CC})

Note

31. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62157H30-45BVXA	51-85150	48-ball VFBGA (6 × 8 × 1 mm) (Pb-free), Package Code: BZ48	Automotive-A

The diagram illustrates the breakdown of a 10-character part number. Each character is represented by a vertical line, and horizontal lines connect specific characters to their descriptions:

- CY**: Company ID: CY = Cypress
- 621**: Family Code: 621 = MoBL SRAM family
- 5**: Density: 5 = 8-Mbit
- 7**: Bus width: 7 = × 16
- H**: Process Technology: H = 65 nm
- XX**: Voltage Range: 30 = 3 V typ
- : Separator
- XX**: Speed Grade: XX = 45
45 = 45 ns
- XX**: Package Type: XX = BV
BV = 48-ball VFBGA
- X**: Pb-free
- X**: Temperature Grade: X = A
A = Automotive-A

Package Diagram

Figure 9. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H

Acronyms

Acronym	Description
BHE	byte high enable
BLE	byte low enable
CE	chip enable
CMOS	complementary metal oxide semiconductor
I/O	input/output
OE	output enable
SRAM	static random access memory
VFBGA	very fine-pitch ball grid array
WE	write enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microamperes
μs	microseconds
mA	milliamperes
mm	millimeters
ns	nanoseconds
Ω	ohms
%	percent
pF	picofarads
V	volts
W	watts

Document History Page

Document Title: CY62157H30-45BVXA Automotive, 8-Mbit (512K Words × 16-Bit) Static RAM with Error-Correcting Code (ECC) Document Number: 002-19620				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	5732772	NILE	05/10/2017	New data sheet.
*A	5749424	NILE	05/25/2017	Updated DC Electrical Characteristics : Changed minimum value of V_{OH} parameter from 2.2 V to 2.4 V corresponding to Operating Range “2.7 V to 3.6 V” and Test Condition “ $V_{CC} = \text{Min}$, $I_{OH} = -1.0 \text{ mA}$ ”.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Infineon:](#)

[CY62157H30-45BVXA](#)