

# CY14B101KA CY14B101MA

# 1-Mbit (128K × 8/64K × 16) nvSRAM with Real Time Clock

### Features

- 1-Mbit nonvolatile static random access memory (nvSRAM)
  - □ 25 ns and 45 ns access times
  - □ Internally organized as 128K × 8 (CY14B101KA) or 64K × 16 (CY14B101MA)
  - Hands off automatic STORE on power-down with only a small capacitor
  - STORE to QuantumTrap nonvolatile elements is initiated by software, hardware, or AutoStore on power-down
  - RECALL to SRAM initiated on power-up or by software
- High reliability
  - □ Infinite Read, Write, and RECALL cycles
  - □ 1 million STORE cycles to QuantumTrap
  - 20 year data retention
- Real time clock (RTC)
  - □ Full featured real time clock
  - Watchdog timer
  - Clock alarm with programmable interrupts
  - Capacitor or battery backup for RTC
  - Backup current of 0.35 µA (Typ)


- Industry standard configurations
   Single 3 V +20%, -10% operation
   Industrial temperature
- Packages
  - □ 44-/54-pin thin small outline package (TSOP) Type II □ 48-pin shrink small outline package (SSOP)
- Pb-free and restriction of hazardous substances (RoHS) compliant

# **Functional Description**

The Cypress CY14B101KA/CY14B101MA combines a 1-Mbit nvSRAM with a full featured real time clock in a monolithic integrated circuit. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM is read and written an infinite number of times, while independent nonvolatile data resides in the nonvolatile elements.

The real time clock function provides an accurate clock with leap year tracking and a programmable, high accuracy oscillator. The alarm function is programmable for periodic minutes, hours, days, or months alarms. There is also a programmable watchdog timer for process control.

For a complete list of related documentation, click here.



# Logic Block Diagram<sup>[1, 2, 3]</sup>

#### Notes

- 1. Address A<sub>0</sub>-A<sub>16</sub> for × 8 configuration and Address A<sub>0</sub>-A<sub>15</sub> for × 16 configuration.
- 2. <u>Data</u>  $DQ_0 DQ_7$  for × 8 configuration and Data  $DQ_0 DQ_{15}$  for × 16 configuration.

٠

3. BHE and BLE are applicable for × 16 configuration only.

Cypress Semiconductor Corporation Document Number: 001-42880 Rev. \*P 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised December 6, 2017



# Contents

Pinouts	3
Pin Definitions	4
Device Operation	5
SRAM Read	
SRAM Write	5
AutoStore Operation	
Hardware STORE (HSB) Operation	
Hardware RECALL (Power-Up)	
Software STORE	6
Software RECALL	6
Preventing AutoStore	
Data Protection	
Real Time Clock Operation	8
nvTIME Operation	
Clock Operations	
Reading the Clock	8
Setting the Clock	8
Backup Power	
Stopping and Starting the Oscillator	9
Calibrating the Clock	
Alarm	
Watchdog Timer	. 10
Power Monitor	. 10
Interrupts	. 10
Flags Register	. 11
RTC External Components	
PCB Design Considerations for RTC	. 13
Layout requirements	. 13
Maximum Ratings	18
Operating Range	
DC Electrical Characteristics	18

Data Retention and Endurance	19
Capacitance	19
Thermal Resistance	19
AC Test Loads	20
AC Test Conditions	20
RTC Characteristics	20
AC Switching Characteristics	21
SRAM Read Cycle	
SRAM Write Cycle	
Switching Waveforms	
AutoStore/Power-Up RECALL	
Switching Waveforms	25
Software Controlled STORE/RECALL Cycle	26
Switching Waveforms	26
Hardware STORE Cycle	27
Switching Waveforms	
Truth Table for SRAM Operations	28
Truth Table for SRAM Operations	
HSB must remain HIGH for SRAM operations	
Ordering Information	
Package Diagrams	30
Acronyms	33
Document Conventions	33
Units of Measure	33
Document History Page	34
Sales, Solutions, and Legal Information	37
Worldwide Sales and Design Support	37
Products	37
PSoC® Solutions	37
Cypress Developer Community	
Technical Support	



### **Pinouts**

### Figure 1. Pin Diagram – 44-pin, 54-pin TSOP II, and 48-pin SSOP

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	44 HSB 43 NC <sub>[6]</sub> 42 NC <sub>[6]</sub> 41 NC <sub>[4]</sub> 40 NC 39 A <sub>16</sub> 38 A <sub>15</sub> 37 OE 36 DQ <sub>7</sub> 35 DQ <sub>6</sub> 34 V <sub>SS</sub> 33 V <sub>CC</sub> 32 DQ5 31 DQ4 30 V <sub>CAP</sub> 29 A <sub>14</sub> 28 A <sub>13</sub> 27 A <sub>12</sub> 26 A <sub>11</sub> 25 A <sub>10</sub> 24 V <sub>RTCcap</sub> 23 V <sub>RTCbal</sub>	$\begin{array}{c} V_{CAP} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	<ul> <li>48-pin SSOP         (× 8)         Top View         (not to scale)</li> </ul>	48 VCC 47 A <sub>15</sub> 46 HSB 45 WE 44 A <sub>13</sub> 43 A <sub>8</sub> 42 A <sub>9</sub> 41 NC 40 A <sub>11</sub> 39 NC 38 NC 37 NC 36 V <sub>SS</sub> 35 NC 34 V <sub>RTCcap</sub> 33 DQ6 32 OE 31 A <sub>10</sub> 30 CE 29 DQ7 28 DQ5 27 DQ4 26 DQ3 25 V <sub>CC</sub>	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	44   DQ <sub>13</sub> 43   DQ <sub>12</sub> 42   V <sub>SS</sub>
--	---	--	---	--	---	--

Notes

- Address expansion for 2-Mbit. NC pin not connected to die.
   Address expansion for 4-Mbit. NC pin not connected to die.
   Address expansion for 8-Mbit. NC pin not connected to die.
   Address expansion for 16-Mbit. NC pin not connected to die.



# **Pin Definitions**

Pin Name	I/O Type	Description
A <sub>0</sub> -A <sub>16</sub>	Input	Address inputs. Used to select one of the 131,072 Bytes of the nvSRAM for × 8 configuration.
A <sub>0</sub> -A <sub>15</sub>		Address inputs. Used to select one of the 65,536 Words of the nvSRAM for × 16 configuration.
DQ <sub>0</sub> –DQ <sub>7</sub>	Input/Output	Bidirectional data I/O Lines for × 8 configuration. Used as input or output lines depending on operation.
DQ <sub>0</sub> -DQ <sub>15</sub>		Bidirectional data I/O Lines for × 16 configuration. Used as input or output lines depending on operation.
NC	No connect	No connects. This pin is not connected to the die.
WE	Input	Write Enable input, Active LOW. When the chip is enabled and $\overline{\text{WE}}$ is LOW, data on the I/O pins is written to the specific address location.
CE	Input	Chip Enable input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
OE	Input	Output Enable, Active LOW. The active LOW $\overline{\text{OE}}$ input enables the data output buffers during read cycles. Deasserting $\overline{\text{OE}}$ HIGH causes the I/O pins to tristate.
BHE	Input	Byte High Enable, Active LOW. Controls DQ <sub>15</sub> –DQ <sub>8</sub> .
BLE	Input	Byte Low Enable, Active LOW. Controls DQ7–DQ0.
X <sub>out</sub> <sup>[8]</sup>	Output	Crystal connection. Drives crystal on start up.
X <sub>in</sub> <sup>[8]</sup>	Input	Crystal connection. For 32.768 kHz crystal.
V <sub>RTCcap</sub> <sup>[8]</sup>	Power supply	Capacitor supplied backup RTC supply voltage. Left unconnected if V <sub>RTCbat</sub> is used.
V <sub>RTCbat</sub> <sup>[8]</sup>	Power supply	Battery supplied backup RTC supply voltage. Left unconnected if V <sub>RTCcap</sub> is used.
INT <sup>[8]</sup>	Output	Interrupt output. Programmable to respond to the clock alarm, the watchdog timer, and the power monitor. Also programmable to either active HIGH (push or pull) or LOW (open drain).
V <sub>SS</sub>	Ground	Ground for the device. Must be connected to the ground of the system.
V <sub>CC</sub>	Power supply	Power supply inputs to the device. 3.0 V +20%, -10%
HSB	Input/Output	Hardware STORE Busy (HSB) Output: Ind <u>icate</u> s busy status of nvSRAM when LOW. After each Hardware and Software STORE operation, HSB is driven HIGH for a short time (t <sub>HHHD</sub> ) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection optional). Input: Hardware STORE implemented by pulling this pin LOW externally.
V <sub>CAP</sub>	Power supply	AutoStore capacitor. Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.



### **Device Operation**

The CY14B101KA/CY14B101MA nvSRAM is made up of two functional components paired in the same physical cell. These are a SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations SRAM read and write operations are inhibited. The CY14B101KA/CY14B101MA supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations. See Truth Table for SRAM Operations on page 28 for a complete description of read and write modes.

### SRAM Read

The CY14B101KA/CY14B101MA performs a read cycle whenever CE and OE are LOW, and WE and HSB are HIGH. The address specified on pins  $A_{0-16}$  or  $A_{0-15}$  determines which of the 131,072 data bytes or 65,536 words of 16 bits each are accessed. Byte enables (BHE, BLE) determine which bytes are enabled to the output, in the case of 16-bit words. When the read is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (read cycle #1). If the read is initiated by CE or OE, the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (read cycle #2). The data output repeatedly responds to address changes within the  $t_{AA}$  access time without the need for transitions on any control input pins. This remains valid until another address change or until CE or OE is brought HIGH, or WE or HSB is brought LOW.

### **SRAM Write**

A write cycle is performed when  $\overline{CE}$  and  $\overline{WE}$  are LOW and  $\overline{HSB}$  is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until  $\overline{CE}$  or  $\overline{WE}$  goes HIGH at the end of the cycle. The data on the common I/O pins  $IO_{0-7}$  are written into the memory if it is valid  $t_{SD}$  before the end of a WE-controlled write, or before the end of an CE-controlled write. The Byte Enable inputs (BHE, BLE) determine which bytes are written, in the case of 16-bit words. It is recommended that  $\overline{OE}$  be kept HIGH during the entire write cycle to avoid data bus contention on common I/O lines. If  $\overline{OE}$  is left LOW, internal circuitry turns off the output buffers  $t_{HZWE}$  after WE goes LOW.

### AutoStore Operation

The CY14B101KA/CY14B101MA stores data to the nvSRAM using one of three storage operations. <u>These</u> three operations are: Hardware STORE, activated by the HSB; Software STORE, activated by an address sequence; AutoStore, on device power-down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B101KA/CY14B101MA.

During a normal operation, the device draws current from V<sub>CC</sub> to charge a capacitor connected to the V<sub>CAP</sub> pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the V<sub>CC</sub> pin drops below V<sub>SWITCH</sub>, the part

automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}.$  A STORE operation is initiated with power provided by the  $V_{CAP}$  capacitor.

**Note** If the capacitor is not connected to  $V_{CAP}$  pin, AutoStore must be disabled using the soft sequence specified in Preventing AutoStore on page 8. In case AutoStore is enabled without a capacitor on  $V_{CAP}$  pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This corrupts the data stored in nvSRAM.

#### Figure 2. AutoStore Mode




Figure 2 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic STORE operation. See DC Electrical Characteristics on page 18 for the size of the  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to  $V_{CC}$  by a regulator on the chip. A pull-up should be placed on WE to hold it inactive during power-up. This pull-up is only effective if the WE signal is tristate during power-up. Many MPUs tristate their controls on power-up. This should be verified when using the pull-up. When the nvSRAM comes out of power-on-RECALL, the MPU must be active or the WE held inactive until the MPU comes out of reset.

To reduce unnecessary nonvolatile stores, AutoStore and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place.

### Hardware STORE (HSB) Operation

The CY14B101KA/CY14B101MA provides the  $\overline{\text{HSB}}$  pin to control and acknowledge the STORE operations. The  $\overline{\text{HSB}}$  pin is used to request a Hardware STORE cycle. When the HSB pin is driven LOW, the CY14B101KA/CY14B101MA conditionally initiates a STORE operation after t<sub>DELAY</sub>. An actual STORE cycle begins only if a write to the SRAM has taken place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver (internal 100 k $\Omega$  weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

**Note** After each Hardware and Software STORE operation HSB is driven HIGH for a short time ( $t_{HHHD}$ ) with standard output high current and then remains HIGH by internal 100 k $\Omega$  pull-up resistor.



SRAM write operations that are in progress when  $\overline{\text{HSB}}$  is driven LOW by any means are given time ( $t_{\text{DELAY}}$ ) to complete before the STORE operation <u>is initiated</u>. However, any SRAM <u>write</u> cycles requested after  $\overline{\text{HSB}}$  goes LOW are in<u>hibited</u> until  $\overline{\text{HSB}}$  returns HIGH. In case the write latch is not set,  $\overline{\text{HSB}}$  is not driven LOW by the CY14B101KA/CY14B101MA. But any SRAM read and write cycles are inhibited until  $\overline{\text{HSB}}$  is returned HIGH by MPU or other external source.

During any STORE operation, regardless of how it is initiated, the CY14B101KA/CY14B101MA continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, the nvSRAM memory access is inhibited for  $t_{LZHSB}$  time after HSB pin returns HIGH. Leave the HSB unconnected if it is not used.

#### Hardware RECALL (Power-Up)

During power-up or after any low power condition ( $V_{CC}$ <br/> $V_{SWITCH}$ ), an internal RECALL request is latched. When V<sub>CC</sub> again exceeds the V<sub>SWITCH</sub> on power-up, a RECALL cycle is automatically initiated and takes t<sub>HRECALL</sub> to complete. During this time, the HSB pin is driven LOW by the HSB driver and all reads and writes to nvSRAM are inhibited.

#### Software STORE

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The CY14B101KA/CY14B101MA <u>Software STORE</u> cycle is initiated by executing sequential CE or OE controlled read cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place. To initiate the Software STORE cycle, the following read sequence must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8FC0 Initiate STORE cycle


The software sequence may be clocked with  $\overline{CE}$  controlled reads or  $\overline{OE}$  controlled reads, with  $\overline{WE}$  kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the t<sub>STORE</sub> cycle time is fulfilled, the SRAM is activated again for the read and write operation.

#### Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A Software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4C63 Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared. Next, the nonvolatile information is transferred into the SRAM cells. After the  $t_{\text{RECALL}}$  cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.





#### Table 1. Mode Selection

CE	WE	OE	BHE, BLE <sup>[9]</sup>	A <sub>15</sub> –A <sub>0</sub> <sup>[10]</sup>	Mode	I/O	Power
Н	Х	Х	Х	Х	Not selected	Output high Z	Standby
L	Н	L	L	Х	Read SRAM	Output data	Active
L	L	Х	L	Х	Write SRAM	Input data	Active
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output data Output data Output data Output data Output data Output data	Active <sup>[11]</sup>
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output data Output data Output data Output data Output data Output data	Active <sup>[11]</sup>
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output data Output data Output data Output data Output data Output high Z	Active I <sub>CC2</sub> <sup>[11]</sup>
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output data Output data Output data Output data Output data Output high Z	Active <sup>[11]</sup>

Notes
9. BHE and BLE are applicable for × 16 configuration only.
10. While there are 17 address lines on the CY14B101KA (16 address lines on the CY14B101MA), only the 13 address lines (A<sub>14</sub>-A<sub>2</sub>) are used to control software modes. The remaining address lines are don't care.
11. The remaining address lines are don't care.

11. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.



#### Preventing AutoStore

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of  $\overrightarrow{CE}$  or  $\overrightarrow{OE}$  controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8B45 AutoStore Disable

The AutoStore is re-enabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the Software RECALL initiation.

To initiate the AutoStore enable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (Hardware or Software) issued to save the AutoStore state through subsequent power-down cycles. The part comes from the factory with AutoStore enabled and 0x00 written in all cells.

#### Data Protection

The CY14B101KA/CY14B101MA protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low voltage condition is detected when  $V_{CC}$  is less than  $V_{SWITCH}$ . If the CY14B101KA/CY14B101MA is in a write mode (both CE and WE are LOW) at power-up, after a RECALL or ST<u>ORE</u>, the write is inhibited until the SRAM is enabled after t<sub>LZHSB</sub> (HSB to output active). This protects against inadvertent writes during power-up or brown out conditions.

### **Real Time Clock Operation**

#### **nvTIME Operation**

The CY14B101KA/CY14B101MA offers internal registers that contain clock, alarm, watchdog, interrupt, and control functions. RTC registers use the last 16 address locations of the SRAM. Internal double buffering of the clock and timer information registers prevents accessing transitional internal clock data during a read or write operation. Double buffering also circumvents disrupting normal timing counts or the clock acturacy of the internal clock when accessing clock data. Clock and alarm registers store data in BCD format.

RTC functionality is described with respect to CY14B101KA in the following sections. The same description applies to CY14B101MA, except for the RTC register addresses. The RTC

#### **Clock Operations**

The clock registers maintain time up to 9,999 years in one-second increments. The time can be set to any calendar time and the clock automatically keeps track of days of the week and month, leap years, and century transitions. There are eight registers dedicated to the clock functions, which are used to set time with a write cycle and to read time with a read cycle. These registers contain the time of day in BCD format. Bits defined as '0' are currently not used and are reserved for future use by Cypress.

#### **Reading the Clock**

The double buffered RTC register structure reduces the chance of reading incorrect data from the clock. Internal updates to the CY14B101KA time keeping registers are stopped when the read bit 'R' (in the flags register at 0x1FFF0) is set to '1' before reading clock data to prevent reading of data in transition. Stopping the register updates does not affect clock accuracy.

When a read sequence of RTC device is initiated, the update of the user timekeeping registers stops and does not restart until a '0' is written to the read bit 'R' (in the flags register at 0x1FFF0). After the end of read sequence, all the RTC registers are simultaneously updated within 20 ms.

#### Setting the Clock

A write access to the RTC device stops updates to the time keeping registers and enables the time to be set when the write bit 'W' (in the flags register at 0x1FFF0) is set to '1'. The correct day, date, and time is then written into the registers and must be in 24 hour BCD format. The time written is referred to as the "Base Time". This value is stored in nonvolatile registers and used in the calculation of the current time. When the write bit 'W' is cleared by writing '0' to it, the values of timekeeping registers are transferred to the actual clock counters after which the clock resumes normal operation.

If the time written to the timekeeping registers is not in the correct BCD format, each invalid nibble of the RTC registers continue counting to 0xF before rolling over to 0x0 after which RTC resumes normal operation.

**Note** After 'W' bit is set to '0', values written into the timekeeping, alarm, calibration, and interrupt registers are transferred to the RTC time keeping counters in  $t_{RTCp}$  time. These counter values must be saved to nonvolatile memory either by initiating a Software/Hardware STORE or AutoStore operation. While working in AutoStore disabled mode, perform a STORE operation after  $t_{RTCp}$  time while writing into the RTC registers for the modifications to be correctly recorded.

#### **Backup Power**

The RTC in the CY14B101KA is intended for permanently powered operation. The V<sub>RTCcap</sub> or V<sub>RTCbat</sub> pin is connected depending on whether a capacitor or battery is chosen for the application. When the primary power, V<sub>CC</sub>, fails and drops below V<sub>SWITCH</sub> the device switches to the backup power supply.



The clock oscillator uses very little current, which maximizes the backup time available from the backup source. Regardless of the clock operation with the primary source removed, the data stored in the nvSRAM is secure, having been stored in the nonvolatile elements when power was lost.

During backup operation, the CY14B101KA consumes a  $0.35 \ \mu A$  (Typ) at room temperature. The user must choose capacitor or battery values according to the application.

**Note**: If a battery is applied to  $V_{RTCbat}$  pin prior to  $V_{CC}$ , the chip will draw high I<sub>BAK</sub> current. This occurs even if the oscillator is disabled. In order to maximize battery life,  $V_{CC}$  must be applied before a battery is applied to  $V_{RTCbat}$  pin.

Backup time values based on maximum current specifications are shown in the following Table 2. Nominal backup times are approximately two times longer.

#### Table 2. RTC Backup Time

Capacitor Value	Backup Time
0.1 F	72 hours
0.47 F	14 days
1.0 F	30 days

Using a capacitor has the obvious advantage of recharging the backup source each time the system is powered up. If a battery is used, a 3 V lithium is recommended and the CY14B101KA sources current only from the battery when the primary power is removed. However, the battery is not recharged at any time by the CY14B101KA. The battery capacity must be chosen for total anticipated cumulative down time required over the life of the system.

#### Stopping and Starting the Oscillator

The OSCEN bit in the calibration register at 0x1FFF8 controls the enable and disable of the oscillator. This bit is nonvolatile and is shipped to customers in the "enabled" (set to '0') state. To preserve the battery life when the system is in storage, OSCEN must be set to '1'. This turns off the oscillator circuit, extending the battery life. If the OSCEN bit goes from disabled to enabled, it takes approximately one second (two seconds maximum) for the oscillator to start.

While system power is off, if the voltage on the backup supply ( $V_{RTCcap}$  or  $V_{RTCbat}$ ) falls below their respective minimum level, the oscillator may fail. The CY14B101KA has the ability to detect oscillator failure when system power is restored. This is recorded in the Oscillator Fail Flag (OSCF) of the flags register at the address 0x1FFF0. When the device is powered on ( $V_{CC}$  goes above  $V_{SWITCH}$ ) the OSCEN bit is checked for the 'enabled' status. If the OSCEN bit is enabled and the oscillator is not active within the first 5 ms, the OSCF bit is set to '1'. The system must check for this condition and then write '0' to clear the flag.

Note that in addition to setting the OSCF flag bit, the time registers are reset to the 'Base Time', which is the value last written to the timekeeping registers. The control or calibration registers and the OSCEN bit are not affected by the 'oscillator failed' condition.

The value of OSCF must be reset to '0' when the time registers are written for the first time. This initializes the state of this bit

which may have become set when the system was first powered on.

To reset OSCF, set the write bit 'W' (in the flags register at 0x1FFF0) to a '1' to enable writes to the flags register . Write a '0' to the OSCF bit and then reset the write bit to '0' to disable writes.

### **Calibrating the Clock**

The RTC is driven by a quartz controlled crystal with a nominal frequency of 32.768 kHz. Clock accuracy depends on the quality of the crystal and calibration. The crystals available in market typically have an error of  $\pm$ 20 ppm to  $\pm$ 35 ppm. However, CY14B101KA employs a calibration circuit that improves the accuracy to  $\pm$ 1/–2 ppm at 25 °C. This implies an error of  $\pm$ 2.5 seconds to –5 seconds per month.

The calibration circuit adds or subtracts counts from the oscillator divider circuit to achieve this accuracy. The number of pulses that are suppressed (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in Calibration register at 0x1FFF8. The calibration bits occupy the five lower order bits in the Calibration register. These bits are set to represent any value between '0' and 31 in binary form. Bit D5 is a sign bit, where a '1' indicates positive calibration and a '0' indicates negative calibration. Adding counts speeds the clock up and subtracting counts slows the clock down. If a binary '1' is loaded into the register, it corresponds to an adjustment of 4.068 or -2.034 ppm offset in oscillator error, depending on the sign.

Calibration occurs within a 64-minute cycle. The first 62 minutes in the cycle may, once every minute, have one second shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first two minutes of the 64-minute cycle are modified. If a binary 6 is loaded, the first 12 are affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is, 4.068 or –2.034 ppm of adjustment per calibration step in the Calibration register.

To determine the required calibration, the CAL bit in the flags register (0x1FFF0) must be set to '1'. This causes the INT pin to toggle at a nominal frequency of 512 Hz. Any deviation measured from the 512 Hz indicates the degree and direction of the required correction. For example, a reading of 512.01024 Hz indicates a +20 ppm error. Hence, a decimal value of -10 (001010b) must be loaded into the Calibration register to offset this error.

**Note** Setting or changing the Calibration register does not affect the test output frequency.

To set or clear CAL, set the write bit 'W' (in the flags register at 0x1FFF0) to '1' to enable writes to the flags register. Write a value to CAL, and then reset the write bit to '0' to disable writes.

#### Alarm

The alarm function compares user programmed values of alarm time and date (stored in the registers 0x1FFF1-5) with the corresponding time of day and date values. When a match occurs, the alarm internal flag (AF) is set and an interrupt is generated on INT pin if Alarm Interrupt Enable (AIE) bit is set.

There are four alarm match fields – date, hours, minutes, and seconds. Each of these fields has a match bit that is used to



determine if the field is used in the alarm match logic. Setting the match bit to '0' indicates that the corresponding field is used in the match process. Depending on the match bits, the alarm occurs as specifically as once a month or as frequently as once every minute. Selecting none of the match bits (all 1s) indicates that no match is required and therefore, alarm is disabled. Selecting all match bits (all 0s) causes an exact time and date match.

There are two ways to detect an alarm event: by reading the AF flag or monitoring the INT pin. The AF flag in the flags register at 0x1FFF0 indicates that a date or time match has occurred. The AF bit is set to '1' when a match occurs. Reading the flags register clears the alarm flag bit (and all others). A hardware interrupt pin may also be used to detect an alarm event.

To set, clear or enable an alarm, set the 'W' bit (in flags register - 0x1FFF0) to '1' to enable writes to Alarm Registers. After writing the alarm value, clear the 'W' bit back to '0' for the changes to take effect.

**Note** CY14B101KA requires the alarm match bit for seconds (bit 'D7' in Alarm-Seconds register 0x1FFF2) to be set to '0' for proper operation of Alarm Flag and Interrupt.

#### Watchdog Timer


The watchdog timer is a free running down counter that uses the 32 Hz clock (31.25 ms) derived from the crystal oscillator. The oscillator must be running for the watchdog to function. It begins counting down from the value loaded in the watchdog timer register.

The timer consists of a loadable register and a free running counter. On power-up, the watchdog time out value in register 0x1FFF7 is loaded into the counter load register. Counting begins on power-up and restarts from the loadable value any time the watchdog strobe (WDS) bit is set to '1'. The counter is compared to the terminal value of '0'. If the counter reaches this value, it causes an internal flag and an optional interrupt output. You can prevent the time out interrupt by setting WDS bit to '1' prior to the counter reaching '0'. This causes the counter to reload with the watchdog time out value and to be restarted. As long as the user sets the WDS bit prior to the counter reaching the terminal value, the interrupt and WDT flag never occur.

New time out values are written by setting the watchdog write bit to '0'. When the WDW is '0', new writes to the watchdog time out value bits D5–D0 are enabled to modify the time out value. When WDW is '1', writes to bits D5-D0 are ignored. The WDW function enables a user to set the WDS bit without concern that the watchdog timer value is modified. A logical diagram of the watchdog timer is shown in Figure 3. Note that setting the watchdog time out value to '0' disables the watchdog function.

The output of the watchdog timer is the flag bit WDF that is set if the watchdog is allowed to time out. If the watchdog interrupt enable (WIE) bit in the interrupt register is set, a hardware interrupt on INT pin is also generated on watchdog timeout. The flag and the hardware interrupt are both cleared when the user reads the flags registers.

#### Figure 3. Watchdog Timer Block Diagram



#### **Power Monitor**

The CY14B101KA provides a power management scheme with power fail interrupt capability. It also controls the internal switch to backup power for the clock and protects the memory from low  $V_{CC}$  access. The power monitor is based on an internal bandgap reference circuit that compares the  $V_{CC}$  voltage to  $V_{SWITCH}$  threshold.

As described in the AutoStore Operation on page 5, when  $V_{SWITCH}$  is reached as  $V_{CC}$  decays from power loss, a data STORE operation is initiated from SRAM to the nonvolatile elements, securing the last SRAM data state. Power is also switched from  $V_{CC}$  to the backup supply (battery or capacitor) to operate the RTC oscillator.

When operating from the backup source, read and write operations to nvSRAM are inhibited and the RTC functions are not available to the user. The RTC clock continues to operate in the background. The updated RTC time keeping registers data are available to the user after  $V_{CC}$  is restored to the device (see AutoStore/Power-Up RECALL on page 25).

### Interrupts

The CY14B101KA has flags register, interrupt register, and interrupt logic that can signal interrupt to the microcontroller. There are three potential sources for interrupt: watchdog timer, power monitor, and alarm timer. Each of these can be individually enabled to drive the INT pin by appropriate setting in the Interrupt register (0x1FFF6). In addition, each has an associated flag bit in the flags register (0x1FFF0) that the host processor uses to determine the cause of the interrupt. The INT pin driver has two bits that specify its behavior when an interrupt occurs.

An interrupt is raised only if both a flag is raised by one of the three sources and the respective interrupt enable bit in interrupts register is enabled (set to '1'). After an interrupt source is active, two programmable bits, H/L and P/L, determine the behavior of the output pin driver on INT pin. These two bits are located in the interrupt register and can be used to drive level or pulse mode output from the INT pin. In pulse mode, the pulse width is internally fixed at approximately 200 ms. This mode is intended to reset a host microcontroller. In the level mode, the pin goes to its active polarity until the flags register is read by the user. This



mode is used as an interrupt to a host microcontroller. The control bits are summarized in the following section.

Interrupts are only generated while working on normal power and are not triggered when system is running in backup power mode.

**Note** CY14B101KA generates valid interrupts only after the Power-up RECALL sequence is completed. All events on INT pin must be ignored for t<sub>HRECALL</sub> duration after power-up.

#### Interrupt Register

**Watchdog Interrupt Enable (WIE)**. When set to '1', the watchdog timer drives the INT pin and an internal flag when a watchdog time out occurs. When WIE is set to '0', the watchdog timer only affects the WDF flag in Flags register .

Alarm Interrupt Enable (AIE). When set to '1', the alarm match drives the INT pin and an internal flag. When AIE is set to '0', the alarm match only affects the AF flag in Flags register .

**Power Fail Interrupt Enable (PFE)**. When set to '1', the power fail monitor drives the pin and an internal flag. When PFE is set to '0', the power fail monitor only affects the PF flag in flags register.

**High/Low (H/L)**. When set to a '1', the INT pin is active HIGH and the driver mode is push pull. The INT pin drives HIGH only when  $V_{CC}$  is greater than  $V_{SWITCH}$ . When set to a '0', the INT pin is active LOW and the drive mode is open drain. The INT pin

must be pulled up to Vcc by a 10 k resistor while using the interrupt in active LOW mode.

**Pulse/Level (P/L)**. When set to a '1' and an interrupt occurs, the INT pin is driven for approximately 200 ms. When P/L is set to a '0', the INT pin is driven HIGH or LOW (determined by H/L) until the flags register is read.

When an enabled interrupt source activates the INT pin, an external host reads the flags registers to determine the cause. All flags are cleared when the register is read. If the INT pin is programmed for level mode, then the condition clears and the INT pin returns to its inactive state. If the pin is programmed for pulse mode, then reading the flag also clears the flag and the pin. The pulse does not complete its specified duration if the flags register is read. If the INT pin is used as a host reset, then the flags register is not read during a reset.

#### **Flags Register**

The flags register has three flag bits: WDF, AF, and PF, which can be used to generate an interrupt. These flags are set by the watchdog timeout, alarm match, or power fail monitor respectively. The processor can either poll this register or enable interrupts to be informed when a flag is set. These flags are automatically reset when the register is read. The flags register is automatically loaded with the value 0x00 on power-up (except for the OSCF bit; see Stopping and Starting the Oscillator on page 9).




Figure 4. Interrupt Block Diagram

WDF - Watchdog Timer Flag WIE - Watchdog Interrupt Enable PF - Power Fail Flag PFE - Power Fail Enable AF - Alarm Flag AIE - Alarm Interrupt Enable P/L - Pulse Level H/L - High/Low




### **RTC External Components**

The RTC requires connecting an external 32.768 kHz crystal and  $C_1$ ,  $C_2$  load capacitance as shown in the Figure 5. The figure shows the recommended RTC external component values. The

load capacitances C<sub>1</sub> and C<sub>2</sub> are inclusive of parasitic of the printed circuit board (PCB). The PCB parasitic includes the capacitance due to land pattern of crystal pads/pins,  $X_{in}/X_{out}$  pads and copper traces connecting crystal and device pins.





Recommended Values Y<sub>1</sub> = 32.768 kHz (12.5 pF)

C<sub>1</sub> = 10 pF C<sub>2</sub> = 67 pF

Note: The recommended values for C1 and C2 include board trace capacitance.



# PCB Design Considerations for RTC

RTC crystal oscillator is a low current circuit with high impedance nodes on their crystal pins. Due to lower timekeeping current of RTC, the crystal connections are very sensitive to noise on the board. Hence it is necessary to isolate the RTC circuit from other signals on the board.

It is also critical to minimize the stray capacitance on the PCB. Stray capacitances add to the overall crystal load capacitance and therefore cause oscillation frequency errors. Proper bypassing and careful layout are required to achieve the optimum RTC performance.


#### Layout requirements

The board layout must adhere to (but not limited to) the following guidelines during routing RTC circuitry. Following these guidelines help you achieve optimum performance from the RTC design.

It is important to place the crystal as close as possible to the X<sub>in</sub> and X<sub>out</sub> pins. Keep the trace lengths between the crystal and RTC equal in length and as short as possible to reduce the probability of noise coupling by reducing the length of the antenna.

- Keep X<sub>in</sub> and X<sub>out</sub> trace width lesser than 8 mils. Wider trace width leads to larger trace capacitance. The larger these bond pads and traces are, the more likely it is that noise can couple from adjacent signals.
- Shield the X<sub>in</sub> and X<sub>out</sub> signals by providing a guard ring around the crystal circuitry. This guard ring prevents noise coupling from neighboring signals.
- Take care while routing any other high speed signal in the vicinity of RTC traces. The more the crystal is isolated from other signals on the board, the less likely it is that noise is coupled into the crystal. Maintain a minimum of 200 mil separation between the X<sub>in</sub>, X<sub>out</sub> traces and any other high speed signal on the board.
- No signals should run underneath crystal components on the same PCB layer.

Create an isolated solid copper plane on adjacent PCB layer and underneath the crystal circuitry to prevent unwanted noise coupled from traces routed on the other signal layers of the PCB. The local plane should be separated by at least 40 mils from the neighboring plane on the same PCB layer. The solid plane should be in the vicinity of RTC components only and its perimeter should be kept equal to the guard ring perimeter. Figure 6 shows the recommended layout for RTC circuit.



#### Figure 6. Recommended Layout for RTC



# Table 3. RTC Register Map [13, 14, 15]

Reg	ister			E	BCD Forma	t Data <sup>[14]</sup> Function/Range				
CY14B101KA	CY14B101MA	D7	D6	D5	D4	D3	D2	D1	D0	Function/Range
0x1FFFF	0x0FFFF		10s y	years			Ye	ears		Years: 00–99
0x1FFFE	0x0FFFE	0	0	0	10s months		Мс	onths		Months: 01–12
0x1FFFD	0x0FFFD	0	0	10s da	ay of month		Day c	of month		Day of month: 01–31
0x1FFFC	0x0FFFC	0	0	0	0	0	I	Day of w	/eek	Day of week: 01–07
0x1FFFB	0x0FFFB	0	0	10	s hours		Н	ours		Hours: 00–23
0x1FFFA	0x0FFFA	0		10s min	utes		Mir	nutes		Minutes: 00–59
0x1FFF9	0x0FFF9	0	1	l0s sec	onds		Sec	conds		Seconds: 00–59
0x1FFF8	0x0FFF8	OSCEN (0)	0	Cal Calibration (00000) Cal sign (0)				Calibration values <sup>[16]</sup>		
0x1FFF7	0x0FFF7	WDS (0)	WDW (0)		WDT (000000)			Watchdog <sup>[16]</sup>		
0x1FFF6	0x0FFF6	WIE (0)	AIE (0)	PFE (0)	0	H/L (1)	P/L (0)	0	0	Interrupts <sup>[16]</sup>
0x1FFF5	0x0FFF5	M (1)	0	10s a	alarm date		Alar	m day		Alarm, day of month: 01–31
0x1FFF4	0x0FFF4	M (1)	0	10s a	larm hours		Alarn	n hours		Alarm, hours: 00–23
0x1FFF3	0x0FFF3	M (1)	10s	alarm i	minutes		Alarm	minutes	6	Alarm, minutes: 00–59
0x1FFF2	0x0FFF2	M (1)	10s	alarm s	seconds		Alarm,	second	s	Alarm, seconds: 00–59
0x1FFF1	0x0FFF1		10s ce	enturies			Cer	nturies		Centuries: 00–99
0x1FFF0	0x0FFF0	WDF	AF	PF	OSCF <sup>[17]</sup>	0	CAL (0)	W (0)	R (0)	Flags <sup>[16]</sup>

- Notes
  13. Upper byte D15–D8 (CY14B101MA) of RTC registers are reserved for future use.
  14. The unused bits of RTC registers are reserved for future use and should be set to '0'.
  15. () designates values shipped from the factory.
  16. This is a binary value, not a BCD value.
  17. When user resets OSCF flag bit, the flags register will be updated after t<sub>RTCp</sub> time.



### Table 4. Register Map Detail

Reg	ister				Decer	intion					
CY14B101KA	CY14B101MA	– Description									
	0.05555				Time Keep	ing - Years					
0x1FFFF	x1FFFF 0x0FFFF		D6	D5	D4	D3	D2	D1	D0		
			10s	years			Y	ears			
		Contains th		BCD digits o	f the vear. Lo	wer nibble (f	our bits) cor	ntains the va	lue for vear		
		upper nibb		contains the							
			0		Time Keepi	na - Months	5				
0x1FFFE	0x0FFFE	D7	D6	D5	D4	D3	D2	D1	D0		
		0	0	0	10s month			onths	20		
		-	-	s of the mont					and operate		
			; upper nibbl	le (one bit) co							
					Time Keep	oing - Date					
0x1FFFD	0x0FFFD	D7	D6	D5	D4	D3	D2	D1	D0		
		0	0	10s day	of month		Day o	of month			
		Contains th	ne BCD diait	s for the date		n. Lower nibl	-		ne lower die		
		and operat	es from 0 to	9; upper nib	ble (two bits)	) contains the	e 10s digit a	digit and operates from 0 to			
		The range	for the regis	ter is 1–31. l	eap years a	re automatic	ally adjuste	d for.			
0x1FFFC	0x0FFFC				Time Kee	ping - Day					
UXIFFFC	UXUFFFC	D7	D6	D5	D4	D3	D2	D1	D0		
		0	0	0	0	0		Day of wee	k		
				s) contains a s from 1 to 7							
	•	value, beca	ause the day	/ is not integr	ated with the	e date.					
0x1FFFB	0x0FFFB				Time Keep	ing - Hours					
UXIIII D	UXUITI D	D7	D6	D5	D4	D3	D2	D1	D0		
		0	0	10s	hours		Н	ours			
		Contains th	ne BCD valu	e of hours in 2	24 hour forma	at. Lower nib	ble (four bit	s) contains t	ne lower dig		
				9; upper nib gister is 0–23		) contains th	e upper dig	it and opera	tes from 0		
0x1FFFA	0x0FFFA				Time Keepii	ng - Minutes	5				
VAIFFFA	UXUFFFA	D7	D6	D5	D4	D3	D2	D1	D0		
		0		10s minutes	6		Mi	nutes			
		Contains th	ne BCD valu	e of minutes.	Lower nibble	e (four bits) (	contains the	lower digit	and operate		
		from 0 to 9		ole (three bits							
		Time Keeping - Seconds									
0x1FFF9	0x0FFF9	D7	D6	D5	D4	D3	D2	D1	D0		
	1	0		10s second	S		See	conds			
		from 0 to 9	ne BCD valu ; upper nibb ster is 0–59	e of seconds le (three bits)	Lower nibbl contains the	e (four bits) e upper digit	contains the and operate	e lower digit a es from 0 to	and operate 5. The rang		



#### Table 4. Register Map Detail (continued)

	ister				Descri	otion				
CY14B101KA	CY14B101MA					-				
0x1FFF8	0x0FFF8				Calibratio	n/Control				
0,11110		D7	D6	D5	D4	D3	D2	D1	D0	
		OSCEN	0	Calibration sign			Calibration			
OS	CEN			n set to '1', th saves battery				o '0', the os	cillator rur	
Calibrat	ion Sign	Determines the time-ba		ation adjustme	ent is applied	l as an addit	ion (1) to or	as a subtra	ction (0) fro	
Calib	ration	These five	bits control	the calibration	of the clock	•				
0x1FFF7	0x0FFF7				WatchDo	g Timer				
UXIFFF/	UXUFFF/	D7	D6	D5	D4	D3	D2	D1	D0	
		WDS	WDW	I		WD	T			
W	DS	'0' has no e	ffect. The b	ng this bit to ' it is cleared au lways returns	itomatically a					
WI	WC	(D5–D0). T Setting this	his allows the bit to '0' all	e. Setting this ne user to set ows bits D5–E function is ex	the watchdog 00 to be writt	g strobe bit en to the wa	without distu atchdog regi	urbing the ti ister when t	meout valı he next wr	
W	DT	register. It 31.25 ms (	represents a a setting of	ection. The wa a multiplier of 1) to 2 second se bits can be	the 32 Hz c ds (setting of	ount (31.25 53 Fh). Sett	ms). The ra	ange of time	eout value register to	
0x1FFF6	0x0FFF6			lı	nterrupt Sta	tus/Control				
0,11110	0,01110	D7	D6	D5	D4	D3	D2	D1	D0	
		WIE	AIE	PFE	0	H/L	P/L	0	0	
W	ΊE			able. When se the WDF flag.						
		flag.	Alarm interrupt enable. When set to '1', the alarm match drives the INT pin and the AF flag. Whe set to '0', the alarm match only affects the AF flag.							
A	IE	Alarm inter					s the INT pi	n and the A		
	IE FE	Alarm inter set to '0', th Power fail e	ne alarm ma enable. Whe		s the AF flag power fail r	g. nonitor drive	-		F flag. Wh	
P		Alarm inter set to '0', th Power fail e set to '0', th	ne alarm ma enable. Whe	tch only affect n set to '1', the I monitor affec	s the AF flag power fail r	g. nonitor drive	-		F flag. Wh	
P	FE	Alarm inter set to '0', th Power fail e set to '0', th Reserved f	ne alarm ma enable. Whe ne power fai or future use When set to	tch only affect n set to '1', the I monitor affec	is the AF flag e power fail r its only the P	). nonitor drive 'F flag.	es the INT pi	in and the P	F flag. Wh F flag. Wh	
PI	FE 0	Alarm inter set to '0', th Power fail e set to '0', th Reserved f High/Low. <sup>1</sup> drain, activ Pulse/Leve for approxi	ne alarm ma enable. Whe ne power fai or future use When set to e LOW. I. When set	tch only affect n set to '1', the monitor affect a '1', the INT pi to '1', the INT p ms. When set	is the AF flag e power fail r its only the P n is driven a pin is driven a to '0', the IN	g. nonitor drive F flag. ctive HIGH. active (deter T pin is driv	When set to mined by H/	in and the P o '0', the IN /L) by an inte	F flag. Who F flag. Who T pin is op	
P	FE 0 //L //L	Alarm inter set to '0', th Power fail e set to '0', th Reserved f High/Low. <sup>1</sup> drain, activ Pulse/Leve for approxi	ne alarm ma enable. Whe ne power fai or future use When set to e LOW. I. When set mately 200	tch only affect n set to '1', the monitor affect a '1', the INT pi to '1', the INT p ms. When set	is the AF flag e power fail r its only the P n is driven a pin is driven a	g. nonitor drive F flag. ctive HIGH. active (deter T pin is driv	When set to mined by H/	in and the P o '0', the IN /L) by an inte	F flag. Wh F flag. Wh T pin is op errupt sour	
PI	FE 0 //L	Alarm inter set to '0', th Power fail e set to '0', th Reserved f High/Low. <sup>1</sup> drain, activ Pulse/Leve for approxi	ne alarm ma enable. When he power fai or future use When set to e LOW. I. When set mately 200 in gs register i D6	tch only affect in set to '1', the l monitor affect e '1', the INT pi to '1', the INT pi ms. When set s read. <b>D5</b>	s the AF flag e power fail r its only the P n is driven a bin is driven a to '0', the IN Alarm D4	g. nonitor drive F flag. ctive HIGH. active (deter T pin is driv	when set to when set to mined by H/ ren to an ac D2	in and the P o '0', the IN (L) by an intr tive level (a <b>D1</b>	F flag. Wh F flag. Wh T pin is op errupt sour	
Pi H P	FE 0 //L //L	Alarm inter set to '0', th Power fail e set to '0', th Reserved f High/Low. drain, activ Pulse/Leve for approxi until the fla	ne alarm ma enable. When he power fai or future use When set to e LOW. I. When set mately 200 i gs register i	tch only affect in set to '1', the l monitor affect e '1', the INT pi to '1', the INT p ms. When set s read.	s the AF flag e power fail r its only the P n is driven a bin is driven a to '0', the IN Alarm D4	g. nonitor drive ?F flag. ctive HIGH. active (deter T pin is driv <b>- Day</b>	when set to when set to mined by H/ ren to an ac D2	in and the P o '0', the IN /L) by an inte tive level (a	F flag. Wh F flag. Wh T pin is op errupt sour s set by H.	
Pi H P	FE 0 //L //L	Alarm inter set to '0', th Power fail e set to '0', th Reserved f High/Low. ' drain, activ Pulse/Leve for approxi until the fla <b>D7</b> M	ne alarm ma enable. Whe he power fai or future use When set to e LOW. I. When set mately 200 n gs register i <b>D6</b> 0	tch only affect in set to '1', the l monitor affect e '1', the INT pi to '1', the INT pi ms. When set s read. <b>D5</b>	is the AF flag e power fail r its only the F n is driven a pin is driven a to '0', the IN Alarm D4 m date	g. nonitor drive F flag. ctive HIGH. active (deter T pin is driv - Day D3	when set to when set to mined by H/ ren to an ac D2 Alarr	in and the P o '0', the IN /L) by an into tive level (a <b>D1</b> n date	F flag. Wh F flag. Wh T pin is op errupt sour s set by H D0	



### Table 4. Register Map Detail (continued)

	ister				Descri	ption			
CY14B101KA	CY14B101MA					-			
0x1FFF4	0x0FFF4			·	Alarm -				
		D7	D6	D5	D4	D3	D2	D1	D0
		M Containe th	0		m hours	ook hitto oo		hours	
					urs and the m				
ľ	М	Match. When this bit is set to '0', the hours value is used in the alarm r causes the match circuit to ignore the hours value.						lich. Setting	this dit to
0x1FFF3	0x0FFF3				Alarm - N				
		D7	D6	D5	D4	D3	D2	D1	D0
		M		s alarm minu			-	minutes	
	-				utes and the				
Γ	Л				e minutes valu e the minutes		n the alarm i	match. Setti	ng this bit
0x1FFF2	0x0FFF2				Alarm - S	econds			
0,11112	0,01112	D7	D6	D5	D4	D3	D2	D1	D0
		М		s alarm seco				seconds	
					onds and the r				
Ν	Л				e seconds val e the seconds		n the alarm	match. Setti	ng this bit
0x1FFF1	0x0FFF1			Т	ime Keeping	I - Centurie	s		
•	0,01111	D7	D6	D5	D4	D3	D2	D1	D0
			10s c	enturies			Cen	turies	
		Contains th 9; upper nil centuries.	ne BCD value oble contains	e of centuries s the upper di	. Lower nibble git and operat	e contains tl tes from 0 to	ne lower dig 9. The rang	it and opera je for the reg	tes from 0 jister is 0–
0x1FFF0	0x0FFF0				Flag	gs			
UXIFFFU	UXUFFFU	D7	D6	D5	D4	D3	D2	D1	D0
		WDF	AF	PF	OSCF	0	CAL	W	R
W	DF	Watchdog timer flag. This read only bit is set to '1' when the watchdog timer is allowed to reach without being reset by the user. It is cleared to 0 when the flags register is read or on power-up							
A	F	Alarm flag. This read only bit is set to '1' when the time and date match the values stored in the							
		-			0. It is cleared				-
P	۲F	Power fail flag. This read only bit is set to '1' when power falls below th V <sub>SWITCH</sub> . It is cleared to 0 when the flags register is read or on power-up.							ail thresho
OS	SCF	Oscillator fail flag. Set to '1' on power-up if the oscillator is enabled of operation. This indicates that RTC backup power failed and clo bit survives the power cycle and is never cleared internally by the this condition and write '0' to clear this flag. When user resets OSC after t <sub>RTCp</sub> time.					d clock value y the chip.	e is no longe The user mu	er valid. Th ust check f
C	AL				512 Hz squar on. This bit de				
V	W Write enable: Setting the 'W' bit to '1' freezes updates of the RTC registers. The write to RTC registers, alarm registers, calibration register, interrupt register a Setting the 'W' bit to '0' causes the contents of the RTC registers to be transformed keeping counters if the time has changed. This transfer process takes t <sub>RTCp</sub> time bit defaults to 0 on power-up.					gister and fla transferred	ags regist I to the tir		
F	२	Read enab are not see	le: Setting 'F en during the	R' bit to '1', sto e reading pro	ops clock upd cess. Set 'R' uire 'W' bit to	bit to '0' to r	esume cloc	k updates to	the holdin



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Maximum accumulated storage time
At 150 °C ambient temperature 1000 h
At 85 °C ambient temperature 20 Years
Maximum junction temperature 150 °C
Supply voltage on $V_{CC}$ relative to $V_{SS}$ –0.5 V to 4.1 V
Voltage applied to outputs
in High Z state–0.5 V to $V_{CC}$ + 0.5 V
Input voltage–0.5 V to $V_{CC}$ + 0.5 V

Transient voltage (< 20 ns) on any pin to ground potential2.0 V to $V_{CC}$ + 2.0 V
Package power dissipation capability (T <sub>A</sub> = 25 $^{\circ}$ C) 1.0 W
Surface mount Pb soldering temperature (3 seconds)+260 °C
DC output current (1 output at a time, 1s duration) 15 mA
Static discharge voltage (per MIL-STD-883, Method 3015) > 2001 V
Latch up current > 200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Industrial	–40 °C to +85 °C	2.7 V to 3.6 V

# **DC Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions	Min	<b>Typ</b> <sup>[18]</sup>	Мах	Unit
V <sub>CC</sub>	Power supply voltage		2.7	3.0	3.6	V
I <sub>CC1</sub>	Average V <sub>cc</sub> current	$t_{RC}$ = 25 ns $t_{RC}$ = 45 ns Values obtained without output loads ( $I_{OUT}$ = 0 mA)	-	_	70 52	mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> current during STORE	All inputs don't care, V <sub>CC</sub> = Max. Average current for duration t <sub>STORE</sub>	_	_	10	mA
I <sub>CC3</sub> <sup>[18]</sup>	Average V <sub>CC</sub> current at $t_{RC}$ = 200 ns, V <sub>CC(Typ)</sub> , 25 °C	All inputs cycling at CMOS levels. Values obtained without output loads (I <sub>OUT</sub> = 0 mA).	-	35	-	mA
I <sub>CC4</sub>	Average V <sub>CAP</sub> current during AutoStore cycle	All inputs don't care. Average current for duration t <sub>STORE</sub>	-	-	5	mA
I <sub>SB</sub>	V <sub>CC</sub> standby current	$\label{eq:cellson} \begin{split} \overline{CE} &\geq (V_{CC} - 0.2 \ V). \\ V_{IN} &\leq 0.2 \ V \ or \geq (V_{CC} - 0.2 \ V). \ W \ bit \ set \ to \ '0'. \\ Standby \ current \ level \ after \ nonvolatile \ cycle \\ is \ complete. \ Inputs \ are \ static. \ f = 0 \ MHz. \end{split}$	-	_	5	mA
I <sub>IX</sub> <sup>[19]</sup>	Input leakage current (except HSB)	$V_{CC}$ = Max, $V_{SS} \le V_{IN} \le V_{CC}$	-1	-	+1	μA
	Input leakage current (for HSB)	$V_{CC}$ = Max, $V_{SS} \le V_{IN} \le V_{CC}$	-100	_	+1	μA
I <sub>OZ</sub>	Off state output leakage current	$V_{CC} = Max, V_{SS} \le V_{OUT} \le V_{CC},$	-1	-	+1	μA
		$\overline{CE}$ or $\overline{OE} \ge V_{IH}$ or $\overline{BHE}/\overline{BLE} \ge V_{IH}$ or $\overline{WE} \le V_{IL}$				
V <sub>IH</sub>	Input HIGH voltage		2.0	-	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW voltage		$V_{SS} - 0.5$	-	0.8	V
V <sub>OH</sub>	Output HIGH voltage	$I_{OUT} = -2 \text{ mA}$	2.4	_	-	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OUT</sub> = 4 mA	-	-	0.4	V

#### Notes

18. Typical values are at 25 °C, V<sub>CC</sub> = V<sub>CC(Typ)</sub>. Not 100% tested.
 19. The HSB pin has I<sub>OUT</sub> = -2 µA for V<sub>OH</sub> of 2.4 V when both active HIGH and low drivers are disabled. When they are enabled standard V<sub>OH</sub> and V<sub>OL</sub> are valid. This parameter is characterized but not tested.



### DC Electrical Characteristics (continued)

#### Over the Operating Range

Parameter	Description	Test Conditions	Min	<b>Typ</b> <sup>[18]</sup>	Мах	Unit
V <sub>CAP</sub> <sup>[20]</sup>	Storage capacitor	Between $V_{CAP}$ pin and $V_{SS}$	61	68	180	μF
V <sub>VCAP</sub> <sup>[21, 22]</sup>	Maximum voltage driven on $V_{\mbox{CAP}}$ pin by the device	V <sub>CC</sub> = Max	-	_	V <sub>CC</sub>	V

### **Data Retention and Endurance**

#### Over the Operating Range

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data retention	20	Years
NV <sub>C</sub>	Nonvolatile STORE operations	1,000	K

### Capacitance

Parameter [22]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance (except BHE, BLE and HSB)	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(Typ)}$	7	pF
	Input capacitance (for BHE, BLE and HSB)		8	pF
C <sub>OUT</sub>	Output capacitance (except HSB)		7	pF
	Output capacitance (for HSB)		8	pF

### **Thermal Resistance**

Parameter [22]	Description	Test Conditions	48-pin SSOP	44-pin TSOP II	54-pin TSOP II	Unit
JA	5	Test conditions follow standard test methods and procedures for measuring	-	41.74	36.4	°C/W
$\Theta_{JC}$	Thermal resistance (junction to case)	thermal impedance, in accordance with EIA/JESD51.	24.71	11.90	10.13	°C/W


Notes

22. These parameters are guaranteed by design and are not tested.

 <sup>20.</sup> Min V<sub>CAP</sub> value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max V<sub>CAP</sub> value guarantees that the capacitor on V<sub>CAP</sub> is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore it is always recommended to use a capacitor within the specified min and max limits. See application note AN43593 for more details on V<sub>CAP</sub> options.
 21. Maximum voltage on V<sub>CAP</sub> in (V<sub>VCAP</sub>) is provided for guidance when choosing the V<sub>CAP</sub> capacitor. The voltage rating of the V<sub>CAP</sub> capacitor across the operating temperature range should be higher than the V<sub>VCAP</sub> voltage.
 23. There a percention are received as a standard.



# **AC Test Loads**



577 Ω 3.0 V O /// R1 OUTPUT О R2 5 pF **789** Ω

# **AC Test Conditions**

Input pulse levels0 V to 3	3 V
Input rise and fall times (10%–90%) $\leq 3$	ns
Input and output timing reference levels	5 V č

# **RTC Characteristics**

Over the Operating Range

Parameter	Description		Min	Тур <sup>[23]</sup>	Max	Units
V <sub>RTCbat</sub>	RTC battery pin voltage		1.8	3.0	3.6	V
I <sub>BAK</sub> <sup>[24]</sup>	RTC backup current	T <sub>A</sub> (Min)	-	-	0.35	μA
	(Refer Figure 5 for the recommended external componets for RTC)	25 °C	-	0.35	-	μA
componets for RTC)		T <sub>A</sub> (Max)	-	-	0.5	μA
V <sub>RTCcap</sub> <sup>[25]</sup>	RTC capacitor pin voltage	T <sub>A</sub> (Min)	1.6	-	3.6	V
		25 °C	1.5	3.0	3.6	V
		T <sub>A</sub> (Max)	1.4	-	3.6	V
tOCS	RTC oscillator time to start		-	1	2	sec
t <sub>RTCp</sub>	RTC processing time from end of 'W' bit set to '0'		-	-	350	μs
R <sub>BKCHG</sub>	RTC backup capacitor charge current-limiting resistor		350	_	850	Ω

Notes

23. These parameters are guaranteed by design and are not tested.
 24. From either V<sub>RTCcap</sub> or V<sub>RTCbat</sub>.
 25. If V<sub>RTCcap</sub> > 0.5 V or if no capacitor is connected to V<sub>RTCcap</sub> pin, the oscillator starts in t<sub>OCS</sub> time. If a backup capacitor is connected and V<sub>RTCcap</sub> < 0.5 V, the capacitor must be allowed to charge to 0.5 V for oscillator to start.</li>



# **AC Switching Characteristics**

#### Over the Operating Range


Parameters [26]			25	ns	45 ns		
Cypress Parameter	Alt Parameter	Description	Min	Max	Min	Max	Unit
SRAM Read Cy	cle	•			•		
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip enable access time	-	25	-	45	ns
t <sub>RC</sub> <sup>[27]</sup>	t <sub>RC</sub>	Read cycle time	25	-	45	-	ns
t <sub>AA</sub> <sup>[28]</sup>	t <sub>AA</sub>	Address access time	-	25	-	45	ns
t <sub>DOE</sub>	t <sub>OE</sub>	Output enable to data valid	-	12	-	20	ns
t <sub>OHA</sub> <sup>[28]</sup>	t <sub>OH</sub>	Output hold after address change	3	-	3	-	ns
t <sub>LZCE</sub> <sup>[29, 30]</sup>	t <sub>LZ</sub>	Chip enable to output active	3	-	3	-	ns
t <sub>HZCE</sub> <sup>[29, 30]</sup>	t <sub>HZ</sub>	Chip disable to output inactive	-	10	-	15	ns
t <sub>LZOE</sub> <sup>[29, 30]</sup>	t <sub>OLZ</sub>	Output enable to output active	0	-	0	-	ns
t <sub>HZOE</sub> <sup>[29, 30]</sup>	t <sub>OHZ</sub>	Output disable to output inactive	-	10	-	15	ns
t <sub>PU</sub> <sup>[29]</sup>	t <sub>PA</sub>	Chip enable to power active	0	-	0	-	ns
t <sub>PD</sub> <sup>[29]</sup>	t <sub>PS</sub>	Chip disable to power standby	-	25	-	45	ns
t <sub>DBE</sub>	-	Byte enable to data valid	-	12	_	20	ns
t <sub>LZBE</sub> <sup>[29]</sup>	-	Byte enable to output active	0	-	0	-	ns
t <sub>HZBE</sub> <sup>[29]</sup>	-	Byte disable to output inactive	-	10	-	15	ns
SRAM Write Cy	cle	•					•
t <sub>WC</sub>	t <sub>WC</sub>	Write cycle time	25	-	45	-	ns
t <sub>PWE</sub>	t <sub>WP</sub>	Write pulse width	20	-	30	-	ns
t <sub>SCE</sub>	t <sub>CW</sub>	Chip enable to end of write	20	-	30	-	ns
t <sub>SD</sub>	t <sub>DW</sub>	Data setup to end of write	10	_	15	-	ns
t <sub>HD</sub>	t <sub>DH</sub>	Data hold after end of write	0	-	0	_	ns
t <sub>AW</sub>	t <sub>AW</sub>	Address setup to end of write	20	_	30	_	ns
t <sub>SA</sub>	t <sub>AS</sub>	Address setup to start of write	0	-	0	_	ns
t <sub>HA</sub>	t <sub>WR</sub>	Address hold after end of write	0	-	0	_	ns
t <sub>HZWE</sub> <sup>[29, 30, 31]</sup>	t <sub>WZ</sub>	Write enable to output disable	-	10	-	15	ns
t <sub>LZWE</sub> <sup>[29, 30]</sup>	t <sub>OW</sub>	Output active after end of write	3	-	3	-	ns
t <sub>BW</sub>	-	Byte enable to end of write	20	-	30	-	ns


Notes


<sup>Notes
26. Test conditions assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified lon/l<sub>OH</sub> and load capacitance shown in Figure 7 on page 20.
27. WE must be HIGH during SRAM read cycles.
28. Device is continuously selected with CE, OE, and BHE/BLE LOW.
29. These parameters are guaranteed by design and are not tested.
30. Measured ±200 mV from steady state output voltage.
31. If WE is low when CE goes low, the outputs remain in the high impedance state.</sup> 



### **Switching Waveforms**







Notes

- WE must be HIGH during SRAM read cycles.
   <u>Devi</u>ce is continuously selected with CE, OE, and <u>BHE/BLE</u> LOW.
- 34. HSB must remain HIGH during Read and Write cycles. 35. BHE and BLE are applicable for × 16 configuration only.



### Switching Waveforms (continued)





Figure 10. SRAM Write Cycle No. 1 (WE Controlled) <sup>[36, 37, 38, 39]</sup>

Figure 11. SRAM Write Cycle No. 2 (CE Controlled) [36, 37, 38, 39]



- Notes
   36. BHE and BLE are applicable for × 16 configuration only.

   37. HSB must remain HIGH during read and write cycles.
   38. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.


   39. CE or WE must be  $\geq V_{H}$  during address transitions.



### Switching Waveforms (continued)



(Not applicable for RTC register writes)



Notes

- 40. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.
- 41. HSB must remain HIGH during read and write cycles.
- 42.  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be  $\geq V_{IH}$  during address transitions.

43. While there are 19 address lines on the CY14B101KA (18 address lines on the CY14B101MA), only 13 address lines (A<sub>14</sub>–A<sub>2</sub>) are used to control software modes. The remaining address lines are don't care.
44. Only CE and WE controlled writes to RTC registers are allowed. BLE pin must be held LOW before CE or WE pin goes LOW for writes to RTC register.





# AutoStore/Power-Up RECALL

### Over the Operating Range

Parameter	Description	CY14B101KA	Unit	
	Description	Min	Мах	Unit
t <sub>HRECALL</sub> <sup>[45]</sup>	Power-Up RECALL duration	-	20	ms
t <sub>STORE</sub> <sup>[46]</sup>	STORE cycle duration	-	8	ms
t <sub>DELAY</sub> <sup>[47]</sup>	Time allowed to complete SRAM write cycle	-	25	ns
V <sub>SWITCH</sub>	Low voltage trigger level	-	2.65	V
t <sub>VCCRISE</sub> [48]	V <sub>CC</sub> rise time	150	_	μs
V <sub>HDIS</sub> <sup>[48]</sup>	HSB output disable voltage	-	1.9	V
t <sub>LZHSB</sub> <sup>[48]</sup>	HSB to output active time	-	5	μs
t <sub>HHHD</sub> <sup>[48]</sup>	HSB high active time	_	500	ns

# **Switching Waveforms**





#### Notes

- 45. t<sub>HRECALL</sub> starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>.
  46. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place
  47. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time t<sub>DELAY</sub>.
  48. These parameters are guaranteed by design and are not tested.
  49. Read and Write cycles are ignored <u>during</u> STORE, RECALL, and while V<sub>CC</sub> is below V<sub>SWITCH</sub>.
  50. During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.




# Software Controlled STORE/RECALL Cycle

### Over the Operating Range

Parameter [51, 52]	Description	25 ns		45 ns		Unit
		Min	Max	Min	Мах	Unit
t <sub>RC</sub>	STORE/RECALL initiation cycle time	25	-	45	-	ns
t <sub>SA</sub>	Address setup time	0	-	0	-	ns
t <sub>CW</sub>	Clock pulse width	20	-	30	-	ns
t <sub>HA</sub>	Address hold time	0	-	0	-	ns
t <sub>RECALL</sub>	RECALL duration	-	200	-	200	μs
t <sub>SS</sub> <sup>[53, 54]</sup>	Soft sequence processing time	_	100	_	100	μs

### **Switching Waveforms**





#### Notes

51. The software sequence is clocked with  $\overline{CE}$  controlled or  $\overline{OE}$  controlled reads.

52. The six consecutive addresses must be read in the order listed in Table 1 on page 7. WE must be HIGH during all six consecutive cycles.

53. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register command. 54. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.

55. DQ output data at the sixth read may be invalid since the output is disabled at t<sub>DELAY</sub> time.




### Hardware STORE Cycle


### Over the Operating Range

Parameter	Description	CY14B101KA	Unit	
	Description	Min	Max	Omt
t <sub>DHSB</sub>	HSB to output active time when write latch not set	-	25	ns
t <sub>PHSB</sub>	Hardware STORE pulse width	15	-	ns

# **Switching Waveforms**







#### Notes

- 56. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
  57. This is the amount of time it takes to take action on a soft sequence command. V<sub>CC</sub> power must remain HIGH to effectively register command.
  58. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.



# **Truth Table for SRAM Operations**

HSB must remain HIGH for SRAM operations.

### Table 5. Truth Table for × 8 Configuration

CE	WE	OE	Inputs/Outputs <sup>[59]</sup>	Mode	Power
Н	Х	Х	High Z	Deselect/Power-down	Standby
L	Н	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> )	Read	Active
L	Н	Н	High Z	Output disabled	Active
L	L	Х	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> )	Write	Active

### **Truth Table for SRAM Operations**

HSB must remain HIGH for SRAM operations.

Table 6	Truth	Tahlo	for x	16	Configuration
Table 0.	muun	lable	101 ^	10	Connyuration

CE	WE	OE	<b>BHE</b> <sup>[60]</sup>	<b>BLE</b> <sup>[60]</sup>	Inputs/Outputs <sup>[59]</sup>	Mode	Power
Н	х	х	Х	х	High Z	Deselect/Power-down	Standby
L	Х	Х	Н	Н	High Z	Output disabled	Active
L	Н	L	L	L	Data out (DQ <sub>0</sub> –DQ <sub>15</sub> )	Read	Active
L	Н	L	Н	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> ) DQ <sub>8</sub> –DQ <sub>15</sub> in High Z	Read	Active
L	Н	L	L	Н	Data out (DQ <sub>8</sub> –DQ <sub>15</sub> ) DQ <sub>0</sub> –DQ <sub>7</sub> in High Z	Read	Active
L	Н	Н	L	L	High Z	Output disabled	Active
L	Н	Н	Н	L	High Z	Output disabled	Active
L	Н	Н	L	Н	High Z	Output disabled	Active
L	L	Х	L	L	Data in (DQ <sub>0</sub> –DQ <sub>15</sub> )	Write	Active
L	L	х	Н	L	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> ) DQ <sub>8</sub> –DQ <sub>15</sub> in High Z	Write	Active
L	L	Х	L	Н	Data in (DQ <sub>8</sub> –DQ <sub>15</sub> ) DQ <sub>0</sub> –DQ <sub>7</sub> in High Z	Write	Active

Notes

59. <u>Data</u> DQ<sub>0</sub>–DQ<sub>7</sub> for × 8 configuration and Data DQ<sub>0</sub>–DQ<sub>15</sub> for × 16 configuration. 60. BHE and BLE are applicable for × 16 configuration only.



# **Ordering Information**


Cypress offers other versions of this type of product in many different configurations and features. The below table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at www.cypress.com and see the product summary page at http://www.cypress.com/products or contact your local sales representative. Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY14B101KA-ZS25XIT	51-85087	44-pin TSOP II	Industrial
	CY14B101KA-ZS25XI	51-85087	44-pin TSOP II	
	CY14B101KA-SP25XIT	51-85061	48-pin SSOP	
	CY14B101KA-SP25XI	51-85061	48-pin SSOP	
45	CY14B101KA-ZS45XIT	51-85087	44-pin TSOP II	
	CY14B101KA-ZS45XI	51-85087	44-pin TSOP II	
	CY14B101KA-SP45XIT	51-85061	48-pin SSOP	
	CY14B101KA-SP45XI	51-85061	48-pin SSOP	

All the above parts are Pb-free.

### **Ordering Code Definitions**








### **Package Diagrams**

Figure 18. 44-pin TSOP II Package Outline, 51-85087




51-85087 \*E



### Package Diagrams (continued)






51-85160 \*E



# Package Diagrams (continued)





51-85061 \*F



### Acronyms

Acronym	Description
BCD	binary coded decimal
BHE	byte high enable
BLE	byte low enable
CE	chip enable
CMOS	complementary metal oxide semiconductor
EIA	electronic industries alliance
HSB	hardware store busy
I/O	input/output
nvSRAM	nonvolatile static random access memory
OE	output enable
RoHS	restriction of hazardous substances
RWI	read and write inhibited
RTC	real time clock
SRAM	static random access memory
SSOP	shrink small outline package
TSOP	thin small outline package
WE	write enable

# **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	Degrees Celsius
F	farads
Hz	hertz
kbit	1024 bits
kHz	kilohertz
kΩ	kilohms
MHz	megahertz
μA	microamperes
μF	microfarads
μs	microseconds
mA	milliamperes
ms	milliseconds
ns	nanoseconds
Ω	ohms
%	percent
pF	picofarads
ppm	parts per million
V	volts
W	watts



# **Document History Page**

Rev. ECN	No.	Submission Date	Orig. of Change	Description of Change
** 2050	747	See ECN	UNC / PYRS	New data sheet.
*A 2607	447	11/18/2008	GVCH / AESA	Removed 15 ns access speed, updated "Features", added CY14B101MA,         Removed 15 ns access speed, updated "Features", added CY14B101MA,         1-Mbit (128K x 8/64K x 16) nvSRAM with Real-Time-Clock".         Added 54-pin TSOP II package related information, updated Logic block diagram, added footnote 1 and 2.         Pin definition: Updated WE, HSB and NC pin description.         Page 4: Updated SRAM READ, SRAM WRITE, Autostore operation description, Page 4: Updated Software store and software recall description Updated Figure 2, Page 4: Updated Software store operation and Hardware RECALL (Power up) description         Footnote 1 and 10 referenced for Mode selection Table         Added footnote 10, updated footnote 8 and 9         Page 6: updated Data protection description         Page 6: Updated Calibrating the clock description         Page 8: Added Flags register         Updated table 4, added footnote 12 and 13         Updated Register map detail Table 5         Maximum Ratings: Added Max. Accumulated storage time         Changed I <sub>CC3</sub> from 6 mA to 10 mA         Changed I <sub>CC3</sub> from 6 mA to 5 mA         Changed I <sub>CC4</sub> from 6 mA to 5 mA         Changed I <sub>CC4</sub> from 6 mA to 5 mA         Changed I <sub>CC3</sub> from 3 mA to 5 mA         Changed I <sub>CC4</sub> from 6 mA to 5 mA         Changed I <sub>CC4</sub> from 6 mA to 5 mA         Changed I <sub>CC4</sub> from 6 mA to 5 mA         Changed I <sub>CC4</sub> from 6 mA to 5 mA <t< td=""></t<>



# Document History Page (continued)

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*A (cont.)	2607447	11/18/2008	GVCH / AESA	Updated ordering information and part numbering nomenclature
*B	2654484	02/05/09	GVCH / PYRS	Changed the data sheet from Advance information to Preliminary Changed X <sub>1</sub> , X <sub>2</sub> pin names to X <sub>out</sub> , X <sub>in</sub> respectively Updated Real Time Clock operation description Added footnotes 11 and 12 Added default values to RTC Register Map" table 3 Updated flag register description in Register Map Detail" table 4 Changed C1, C2 values to 21pF, 21pF respectively Changed I <sub>BAK</sub> value from 350 nA to 450 nA at hot temperature Changed V <sub>RTCcap</sub> typical value from 2.4V to 3.0V Referenced Note 15 to parameters t <sub>LZCE</sub> , t <sub>HZCE</sub> , t <sub>LZOE</sub> , t <sub>LZBE</sub> , t <sub>LZBE</sub> , t <sub>LZWE</sub> , t <sub>HZWE</sub> and t <sub>HZBE</sub> Added footnote 24 Updated Figure 13
*C	2733909	07/09/09	GVCH / AESA	Page 3; Added note to AutoStore Op <u>eration</u> description Page 4; Updated Hardware STORE (HSB) Operation description Page 4; Updated Software STORE Operation description Added best practices Changed C1, C2 values to 10pF, 67pF respectively Changed I <sub>BAK</sub> and V <sub>RTCcap</sub> parameter values Added R <sub>BKCHG</sub> parameter Updated V <sub>HDIS</sub> parameter description Updated t <sub>DELAY</sub> parameter description Updated footnote 28 and added footnote 35
*D	2757375	08/28/09	GVCH	Moved data sheet status from Preliminary to Final Removed commercial temperature related specs Removed 20ns access speed related specs Updated Thermal resistance values for all the packages Changed $V_{\text{RTCbat}}$ max value from 3.3V to 3.6V Changed $R_{\text{BKCHG}}$ min value from 450 $\Omega$ to 350 $\Omega$ Updated footnote 18
*E	2767333	01/06/10	GVCH / PYRS	Changed STORE cycles to QuantumTrap from 200K to 1 Million Added Data Retention and Endurance table Updated $I_{BAK}$ RTC backup current spec unit from nA to $\mu$ A Added Contents.
*F	2899937	03/26/10	GVCH	Added more clarity on HSB pin <u>operation</u> Table 1: Added more clarity on BHE/BLE pin opeartion Updated HSB pin operation in Switching Waveforms Updated footnote 30 Updated Ordering Information table. Updated package diagrams. Updated copyright section.
*G	3134300	01/11/2011	GVCH	Updated Setting the Clock description Added footnote 15 Updated 'W' bit desription in Register Map Detail table Updated best practices Updated input capacitance for BHE and BLE pin Updated input and output capacitance for HSB pin Added t <sub>RTCp</sub> parameter to RTC Characteristics table Figure 13: Typo error fixed Added Acronyms and Document Conventions.



# Document History Page (continued)

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*H	3150308	01/21/2011	GVCH	No technical updates.
*	3313245	07/14/2011	GVCH	Updated DC Electrical Characteristics (Added Note 19 and referred the sam note in $V_{CAP}$ parameter). Updated AC Switching Characteristics (Added Note 26 and referred the sam note in Parameters).
*J	3500268	01/18/2012	GVCH	Added footnote 8 and 12.
*K	3659138	08/14/2012	GVCH	Updated Real Time Clock Operation (description). Updated Maximum Ratings (Changed "Ambient temperature with power applied" to "Maximum junction temperature"). Updated DC Electrical Characteristics (Added $V_{VCAP}$ parameter and its details added Note 21 and referred the same note in $V_{VCAP}$ parameter, also referre Note 22 in $V_{VCAP}$ parameter). Updated Package Diagrams (spec 51-85160 (Changed revision from *C to *D)).
*L	4047965	07/03/2013	GVCH	Updated <u>Pin Definitions:</u> Updated HSB pin description (Added more clarity). Updated Device Operation: Updated AutoStore Operation (Removed sentence "The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress."). Updated Real Time Clock Operation: Updated Backup Power (Added Note). Added RTC External Components. Moved Figure 5 from Flags Register section to RTC External Components section. Added PCB Design Considerations for RTC. Updated Package Diagrams: spec 51-85087 – Changed revision from *D to *E. spec 51-85061 – Changed revision from *E to *F. Updated to new template.
*M	4563189	11/06/2014	GVCH	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Package Diagrams: Spec 51-85160 - Changed revision from *D to *E
*N	4666625	02/20/2015	GVCH	No technical updates. Completing Sunset Review.
*0	5146824	02/22/2016	GVCH	Updated Package Diagrams: Fixed typo in Figure 20 (Updated with correct diagram for spec 51-85061 *F Updated to new template.
*P	5985517	12/06/2017	AESATMP8	Updated logo and Copyright.



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

### **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2008-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Infineon:

<u>CY14B101KA-SP25XIT</u> <u>CY14B101KA-SP45XI</u> <u>CY14B101KA-SP45XIT</u> <u>CY14B101KA-ZS45XIT</u> <u>CY14B101KA-ZS45XIT</u> <u>CY14B101KA-ZS45XIT</u> <u>CY14B101KA-ZS45XI</u>