

# 3.8 GHz Low Noise Amplifier with Gain Steps and MIPI Control

#### **Features**

• Operating frequencies: 3.3 - 4.2 GHz


Insertion power gain: 21.0 dBGain dynamic range: 24 dB

• Low noise figure: 0.75 dB

• Low current consumption: 5.8 mA

• Multi-state control: Gain- and Bypass-Modes

• Small TSNP leadless package




#### **Potential Applications**

The BGA9V1MN9 is designed for 4G and 5G applications covering 3GPP Bands between 3.3 and 4.2 GHz (Bands B42, B43, n77 and n78). Thanks to a high gain and an ultra-low Noise Figure performance of the LNA frontend losses can be compensated and the data rate can be significantly improved. The MIPI interface provides a comprehensive control over multiple gain steps and bias modes to increase the overall system dynamic range.

#### **Product Validation**

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22.

#### **Block Diagram**



# 3.8 GHz Low Noise Amplifier with Gain Steps and MIPI Control



## **Table of Contents**

# **Table of Contents**

Та	ble of Contents	1
1	Features	2
2	Product Description	2
3	Maximum Ratings	3
4	DC Characteristics	4
5	RF Characteristics	4
6	MIPI RFFE Specification	7
7	Application Information	12
8	Package Information	14

1

#### 3.8 GHz Low Noise Amplifier with Gain Steps and MIPI Control



**Product Description** 

#### 1 Features

• Power gain: 21.0 dB

• Low noise figure: 0.75 dB

• Low current consumption: 5.8 mA

• Frequency range from 3.3 to 4.2 GHz

• Supply voltage: 1.1 to 2.0 V

• Integrated MIPI RFFE interface operating in 1.65 to 1.95 V voltage range

• Software programmable MIPI RFFE USID

• USID select pin

• Small form factor 1.1 mm x 1.1 mm

• High EMI robustness

RoHS and WEEE compliant package





## 2 Product Description

The BGA9V1MN9 is a low noise amplifier for LTE and 5G which covers a wide frequency range from 3.3 GHz to 4.2 GHz. The LNA provides up to 21.0 dB gain and 0.75 dB noise figure at a current consumption of 5.8 mA in the application configuration described in Chapter 7. With the Gain Step feature the gain and linearity can be adjusted to increase the system dynamic range and to accommodate to changing interference scenarios. The BGA9V1MN9 supports ultra-low bypass current of 2  $\mu$ A and 1.2 V operating voltage to reduce power consumption. It operates from 1.1 V to 2.0 V supply voltage over temperature. The compact 9 pin TSNP-9 package with the dimension of 1.1 x 1.1 mm helps to save space on the PCB.




Figure 1: BGA9V1MN9 Block diagram

Product Name	Marking	Package
BGA9V1MN9	V	TSNP-9-6

#### 3.8 GHz Low Noise Amplifier with Gain Steps and MIPI Control



Maximum Ratings

# 3 Maximum Ratings

**Table 1: Maximum Ratings** 

Parameter	Symbol		Values	•	Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Supply Voltage VDD	$V_{DD}$	-0.5	_	2.2	V	1	
Voltage at RFin	V <sub>AI</sub>	0	_	0	V	-	
Voltage at RFout	V <sub>AO</sub>	0	_	0	V	-	
Current into pin VDD	I <sub>DD</sub>	-	-	22	mA	-	
RF input power	P <sub>IN</sub>	_	_	25	dBm	-	
Total power dissipation	P <sub>tot</sub>	_	_	50	mW	-	
Junction temperature	TJ	_	_	150	°C	-	
Ambient temperature range	T <sub>A</sub>	-30	_	85	°C	-	
Storage temperature range	$T_{STG}$	-55	_	150	°C	-	
ESD robustness, HBM	V <sub>ESD_HBM</sub>	-1000	_	1000	V	2	
ESD robustness, CDM	V <sub>ESD_CDM</sub>	-1000	_	1000	V	3	
RFFE Supply Voltage	V <sub>IO</sub>	-0.5	_	2.2	V	-	
DEEE Cumply Voltage Levels	V <sub>SCLK</sub> ,	-0.7	_	V <sub>IO</sub> + 0.7	V	-	
RFFE Supply Voltage Levels	$V_{\rm SDATA}$ ,			(max. 2.2)			
	$V_{\rm USID}$						

<sup>&</sup>lt;sup>1</sup>All voltages refer to GND-Nodes unless otherwise noted

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. Exposure to conditions at or below absolute maximum rating but above the specified maximum operation conditions may affect device reliability and life time. Functionality of the device might not be given under these conditions.

<sup>&</sup>lt;sup>2</sup>Human Body Model ANSI/ESDA/JEDEC JS-001 ( $R = 1.5 \text{ k}\Omega$ , C = 100 pF).

<sup>&</sup>lt;sup>3</sup>Field-Induced Charged-Device Model ANSI/ESDA/JEDEC JS-002. Simulates charging/discharging events that occur in production equipment and processes. Potential for CDM ESD events occurs whenever there is metal-to-metal contact in manufacturing.

# 3.8 GHz Low Noise Amplifier with Gain Steps and MIPI Control



**RF Characteristics** 

## **4 DC Characteristics**

Table 3: DC Characteristics at  $T_A$  = 25  $^{\circ}$ C

Parameter <sup>1</sup>	Symbol		Values		Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Supply Voltage	$V_{\mathrm{DD}}$	1.1	1.8	2.0	٧	-	
Cumply Current	,	4.3	5.8	7.3	mA	G0/G1 mode in Bias6	
Supply Current	I <sub>DD</sub>	2.7	3.7	4.7	mA	G2-G5 mode in Bias2	
		-	2	4	μΑ	Bypass mode (all bias)	
RFFE supply voltage	V <sub>IO</sub>	1.65	1.8	1.95	V	-	
RFFE input high voltage <sup>2</sup>	V <sub>IH</sub>	0.7 * V <sub>IO</sub>	_	V <sub>IO</sub>	V	Logical "1"	
RFFE input low voltage <sup>2</sup>	V <sub>IL</sub>	0	_	0.3 * V <sub>IO</sub>	٧	Logical "0"	
RFFE output high voltage <sup>3</sup>	V <sub>OH</sub>	0.8 * V <sub>IO</sub>	_	V <sub>IO</sub>	٧	-	
RFFE output low voltage <sup>3</sup>	V <sub>OL</sub>	0	_	0.2 * V <sub>IO</sub>	٧	-	
RFFE control input capacitance	C <sub>Ctrl</sub>	_	_	2	pF	-	
RFFE supply current	I <sub>VIO</sub>	-	3	_	μΑ	Idle State	

<sup>&</sup>lt;sup>1</sup>Based on the application described in Chapter 7

# **5 RF Characteristics**

Table 4: RF Characteristics in ON Mode at  $T_A$  = 25 °C,  $V_{DD}$  = 1.8 V, f = 3.3–4.2 GHz, performance guaranteed in bias modes as in Table 3

Parameter	Symbol		Values		Unit	Note / Test Condition
		Min.	Тур.	Max.		
		19.5	21.0	22.5	dB	G0
		16.5	18.0	19.5	dB	G1
Incortion nower gain		13.4	14.9	16.4	dB	G2
Insertion power gain $f = 3800 \text{ MHz}$	$1/ S_{21} ^2$	10.4	11.9	13.4	dB	G3
7 – 3800 MITZ		7.0	8.5	10.0	dB	G4
		-4.2	-2.7	-1.2	dB	G5
		-4.0	-3.0	-2.0	dB	G6
		_	0.75	1.3	dB	G0
		_	0.8	1.4	dB	G1
Naisa Figura		_	1.0	1.6	dB	G2
Noise Figure f = 3800 MHz	NF	-	1.15	1.7	dB	G3
1 - 2000 MUZ		-	1.4	2.0	dB	G4
		-	11.0	12.0	dB	G5
		_	3.0	4.0	dB	G6

Continued on next page

<sup>&</sup>lt;sup>2</sup>SCLK, SDATA and USID

<sup>&</sup>lt;sup>3</sup>SDATA

# 3.8 GHz Low Noise Amplifier with Gain Steps and MIPI Control



#### **RF Characteristics**

Table 4: RF Characteristics - Continued from previous page

Parameter	Symbol		Values	<u> </u>	Unit	Note / Test Condition
		Min.	Тур.	Max.		
		5	8	_	dB	G0
		4	7	-	dB	G1
1		8	12	_	dB	G2
Input Return Loss <sup>1</sup>	RL <sub>in</sub>	7	11	_	dB	G3
f = 3800 MHz		7	11	_	dB	G4
		10	14	_	dB	G5
		9	13	_	dB	G6
		10	24	_	dB	G0
		10	20	_	dB	G1
Outrot Batoma Lana		10	33	_	dB	G2
	RLout	10	17	_	dB	G3
T = 3800 MHZ		8	12	_	dB	G4
		10	20	_	dB	G5
		7	10	_	dB	G6
		30	35	_	dB	G0
		31	36	_	dB	G1
		26	31	_	dB	G2
	$1/ S_{12} ^2$	28	33	_	dB	G3
r = 3800 MHZ		30	35	_	dB	G4
		27	32	_	dB	G5
		2.0	3.0	_	dB	G6
		-22	-18	_	dBm	G0
		-21	-17	_	dBm	G1
Inband input 1dB-compression		-12	-16	_	dBm	G2
point	IP <sub>1dB</sub>	-12	-16	_	dBm	G3
f = 3800 MHz		-12	-16	_	dBm	G4
		-3	+1	_	dBm	G5
point		+3	+7	_	dBm	G6
		-12	-7	_	dBm	G0
		-12	-7	-	dBm	G1
		-9	-4	-	dBm	G2
	IIP3	-9	-4	-	dBm	G3
point <del>'</del>		-9	-4	_	dBm	G4
		+5	+11	_	dBm	G5
		+18	+23	_	dBm	G6
Gain step phase error after compensation <sup>3</sup> $f = 3800  \text{MHz}$		-5	-	5	0	-

Continued on next page

 $<sup>^1</sup>$ Can be tuned by using additional external matching components  $^2$ Input power = -30 dBm for each tone for modes G0-G5 / -15 dBm for mode G6,  $f_1$  = 3800 MHz,  $f_2$  =  $f_1$  + 1 MHz  $^3$ Considers part to part variation after compensation in Base Band with constant value

# 3.8 GHz Low Noise Amplifier with Gain Steps and MIPI Control



#### **RF Characteristics**

Table 4: RF Characteristics - Continued from previous page

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
		_	0	_	0	G0/G1 (reference phase)
Gain dependent phase offset		_	-14.0	_	0	G2/G3/G4
f = 3800 MHz		_	-45.5	_	0	G5
		-	152.5	-	0	G6
Stability	k	>1	-	-		f = 20 MHz - 10 GHz
MIDLL: DEL'						50% last SCLK falling edge to
MIPI to RF time	$t_{PUP}$	_	_		μs	90 % ON, see Fig. 2




Figure 2: MIPI to RF time

# 3.8 GHz Low Noise Amplifier with Gain Steps and MIPI Control



MIPI RFFE Specification

# **6 MIPI RFFE Specification**

The MIPI RFFE interface is working in systems following the 'MIPI Alliance Specification for RF Front-End Control Interface version 2.1 - 18 December 2017' as well as the 'Qualcomm RFFE Vendor specification 80-N7876-1 Rev. W'.

#### **Table 5: MIPI Features**

Feature	Supported	Comment
MIPI RFFE 2.1 standard	Yes	Backward compatible to MIPI 2.0 standard
Register 0 write command sequence	Yes	
Register read and write command sequence	Yes	
Extended register read and write command se-	Yes	
quence		
Masked write command sequence	Yes	Indicated as MW in below register mapping tables
Support for standard frequency range operations	Yes	Up to 26 MHz for read and write
for SCLK		
Support for extended frequency range operations	Yes	Up to 52 MHz for write
for SCLK		
Half speed read	Yes	
Full speed read	Yes	
Full speed write	Yes	
Longer Reach RFFE Bus Length Feature	Yes	
Programmable driver strength	Yes	Up to 80 pF
Programmable Group SID	Yes	
Programmable USID	Yes	Support for three registers write and extended write se-
		quences
Trigger functionality	Yes	
Extended Triggers and Trigger Masks	Yes	
Broadcast / GSID write to PM TRIG register	Yes	
Reset	Yes	Via VIO, PM TRIG or software register
Status / error sum register	Yes	
Extended product ID register	Yes	
Revision ID register	Yes	
Group SID register	Yes	
USID_Sel pin	Yes	See Tab. 10
USID selection via SDATA / SCLK swap feature	Yes	See Tab. 10

#### **Table 6: Startup Behavior**

Feature	State	Comment
Power status	Low power	Lower power mode after start-up
Trigger function	Enabled	Enabled after start-up. Programmable via behavior control register

# 3.8 GHz Low Noise Amplifier with Gain Steps and MIPI Control



## MIPI RFFE Specification

## Table 7: Register Mapping, Table I

Register Address	Register Name	Data Bits	Function	Description	Default	Broadcast_ID Support	Trigger Support	R/W	
0x01	REGISTER_1	7:0	MODE_CTRL	LNA control	00000000	No	Yes	R/W	
							Trigger 0-10	MW	
0x1C	PM_TRIG				1	Yes	No	R/W	
				Operation Mode	1: Low Power Mode (LOW POWER)				MW
		6	PWR_MODE(0)	0: No action (ACTIVE)	0				
			State Bit Vector	1: Powered Reset (STARTUP to ACTIVE to LOW POWER)					
		5	TRIGGER_MASK_2	0: Data masked (held in shadow REG)	0	No			
				1: Data not masked (ready for transfer to active REG)					
		4	TRIGGER_MASK_1	0: Data masked (held in shadow REG)	0				
				1: Data not masked (ready for transfer to active REG)					
		3	TRIGGER_MASK_0	0: Data masked (held in shadow REG)	0				
				1: Data not masked (ready for transfer to active REG)					
		2	TRIGGER_2	0: No action (data held in shadow REG)	0	Yes			
				1: Data transferred to active REG					
		1	TRIGGER_1	0: No action (data held in shadow REG)	0				
				1: Data transferred to active REG					
		0	TRIGGER_0	0: No action (data held in shadow REG)	0				
				1: Data transferred to active REG					
0x1D	PRODUCT_ID	7:0	PRODUCT_ID	This is a read-only register. However, during the programming of the USID a write command sequence is performed on this register, even though the write does not change its value.	01010100	No	No	R	
0x1E	MAN_ID	7:0	MANUFACTURER_ID [7:0]	This is a read-only register. However, during the programming of the USID, a write command sequence is performed on this register, even though the write does not change its value.	00011010	No	No	R	
0x1F	MAN_USID	7:4	MANUFACTURER_ID [11:8]	These bits are read-only. However, during the programming of the USID, a write command sequence is performed on this register even though the write does not change its value.	0001			R	
		3:0	USID[3:0]	Programmable USID. Performing a write to this register using the described programming sequences will program the USID in devices supporting this feature. These bits store the USID of the device.	See Tab. 10	No	No	R/W	

# 3.8 GHz Low Noise Amplifier with Gain Steps and MIPI Control



## MIPI RFFE Specification

## Table 8: Register Mapping, Table II

Register Address	Register Name	Data Bits	Function	Description	Default	Broadcast_ID Support	Trigger Support	R/W
0x20	EXT_PRODUCT_ID	7:0	EXT_PRODUCT_ID		00000000	No	No	R
0x21	REV_ID	7:4	MAIN_REVISION		0000	No	No	R
		3:0	SUB_REVISION		0000			
0x22	GSID	7:4	GSID0[3:0]	Primary Group Slave ID.	0000	No	No	R/W
		3:0	RESERVED	Reserved for secondary Group Slave ID.	0000			
0x23	UDR_RST	7	UDR_RST	Reset all configurable non-RFFE Reserved registers to default values.  0: Normal operation  1: Software reset	0	No	No	R/W
		6:0	RESERVED	Reserved for future use	0000000			
0x24	ERR_SUM	7	RESERVED	Reserved for future use	0	No	No	R
		6	COMMAND_FRAME_PARITY_ERR	Command Sequence received with parity error — discard command.	0			
		5	COMMAND_LENGTH_ERR	Command length error.	0			
		4	ADDRESS_FRAME_PARITY_ERR	Address frame with parity error.	0			
		3	DATA_FRAME_PARITY_ERR	Data frame with parity error.	0			
		2	READ_UNUSED_REG	Read command to an invalid address.	0			
		1	WRITE_UNUSED_REG	Write command to an invalid address.	0			
		0	BID_GID_ERR	Read command with a BROADCAST_ID or GROUP_ID.	0			
0x2B	BUS_LD	7:3	RESERVED	Reserved for future use	0x0	No	No	R/W
		2:0	BUS_LD[2:0]	Programs the drive strength of the	0x4			
				SDATA driver in readback modes.				
				0x0: 10pF				
				0x1: 20pF				
				0x2: 30pF				
				0x3: 40pF				
				0x4: 50pF (default)				
				0x5: 60pF				
				0x6: 80pF 0x7: 80pF				
0x2D	EXT_TRIG_MASK	7	TRIGGER_MASK_10	0: Data masked (held in shadow REG)	0	No	No	R/W
UXZD	EXT_TRIG_WASK	'	TRIGGER_MASK_10	1: Data not masked (ready for transfer to		INO	INO	MW
				active REG)				10100
		6	TRIGGER_MASK_9	0: Data masked (held in shadow REG)	0			
				1: Data not masked (ready for transfer to	-			
				active REG)				
		5	TRIGGER_MASK_8	0: Data masked (held in shadow REG)	0			
				1: Data not masked (ready for transfer to active REG)				
		4	TRIGGER_MASK_7	0: Data masked (held in shadow REG)	0			
				1: Data not masked (ready for transfer to active REG)				
		3	TRIGGER_MASK_6	0: Data masked (held in shadow REG)	0			
				1: Data not masked (ready for transfer to active REG)				
		2	TRIGGER_MASK_5	0: Data masked (held in shadow REG)	0			
				1: Data not masked (ready for transfer to active REG)				
		1	TRIGGER_MASK_4	0: Data masked (held in shadow REG)	0			
				1: Data not masked (ready for transfer to active REG)				
		0	TRIGGER_MASK_3	0: Data masked (held in shadow REG)	0	1		
				1: Data not masked (ready for transfer to active REG)				
			l	i				

# 3.8 GHz Low Noise Amplifier with Gain Steps and MIPI Control



## MIPI RFFE Specification

## Table 9: Register Mapping, Table III

Register Address	Register Name	Data Bits	Function	Description	Default	Broadcast_ID Support	Trigger Support	R/W		
0x2E	EXT_TRIG	7	TRIGGER_10	0: No action (data held in shadow REG)	0	Yes	No	R/W		
				1: Data transferred to active REG				MW		
		6	TRIGGER_9	0: No action (data held in shadow REG)	0					
				1: Data transferred to active REG						
		5	TRIGGER_8	0: No action (data held in shadow REG)	0					
				1: Data transferred to active REG						
		4	TRIGGER_7	0: No action (data held in shadow REG)	0					
		3	3	3		1: Data transferred to active REG				
					TRIGGER_6	0: No action (data held in shadow REG)	0			
							1: Data transferred to active REG			
			2	TRIGGER_5	0: No action (data held in shadow REG)	0				
				1: Data transferred to active REG						
		1	TRIGGER_4	0: No action (data held in shadow REG)	0					
				1: Data transferred to active REG						
		0	TRIGGER_3	0: No action (data held in shadow REG)	0	†				
				1: Data transferred to active REG	]					

# 3.8 GHz Low Noise Amplifier with Gain Steps and MIPI Control



## MIPI RFFE Specification

#### **Table 10: USID States**

USID pin	SDATA/SCLK	USID
0	Nominal	0b1000
1	Nominal	0b1001
0	Swap	0b1010
1	Swap	0b1011

#### Table 11: Gain Modes of Operation (Truth Table, Register\_1)

		REGISTER_1 Bits							
State	Mode	D7	D6	D5	D4	D3	D2	D1	D0
1	OFF	0	Х	х	х	х	х	х	Х
2	Gain G0	1	0	0	1	х	х	х	х
3	Gain G1	1	0	1	0	х	х	х	Х
4	Gain G2	1	0	1	1	х	х	х	х
5	Gain G3	1	1	0	0	х	х	х	х
6	Gain G4	1	1	0	1	х	х	х	Х
7	Gain G5	1	1	1	0	х	х	х	х
8	Gain G6 (Bypass)	1	1	1	1	х	х	х	Х

## Table 12: Bias settings (Truth Table, Register\_1)

		REGISTER_1 Bits							
State	Mode	D7	D6	D5	D4	D3	D2	D1	D0
9	Bias0 (2.5 mA)	1	Х	х	х	0	0	0	0
10	Bias1 (3.1 mA)	1	Х	х	х	0	0	0	1
11	Bias2 (3.7 mA) <sup>1</sup>	1	Х	х	х	0	0	1	0
12	Bias3 (4.2 mA)	1	Х	х	х	0	0	1	1
13	Bias4 (4.7 mA)	1	х	х	х	0	1	0	0
14	Bias5 (5.2 mA)	1	Х	х	х	0	1	0	1
15	Bias6 (5.8 mA) <sup>2</sup>	1	Х	х	х	0	1	1	0
16	Bias7 (6.3 mA)	1	Х	х	х	0	1	1	1
17	Bias8 (6.8 mA)	1	Х	х	х	1	0	0	0
18	Bias9 (7.3 mA)	1	Х	х	х	1	0	0	1
19	Bias10 (7.8 mA)	1	х	х	х	1	0	1	0

<sup>&</sup>lt;sup>1</sup>Target bias mode for Gain modes G2-G5 <sup>2</sup>Target bias mode for Gain modes G0-G1






Application Information

# 7 Application Information

# **Pin Configuration and Function**



**Figure 3:** BGA9V1MN9 Pin Configuration (top view)

**Table 13: Pin Definition and Function** 

Pin No.	Name	Function
1	AO	LNA output
2	GND	Ground
3	Al	LNA input
4	USID	USID select pin
5	VIO	MIPI RFFE supply
6	SCLK	MIPI RFFE clock
7	SDATA	MIPI RFFE data
8	VDD	Power supply
9	GND	Ground

# 3.8 GHz Low Noise Amplifier with Gain Steps and MIPI Control



Application Information

# **Application Board Configuration**




Figure 4: BGA9V1MN9 Application Schematic

**Table 14: Bill of Materials Table** 

Name	Value Package Manufacturer		Function		
C1	22 pF	0201	Various	DC block	
C2	10 nF	0201	Various RF bypass <sup>1</sup>		
C3 (optional)	10 nF	0201	Various	RF bypass <sup>1</sup>	
L1	2.7 nH	0201	muRata LQP type	Input matching	
R1 (optional)	100 kΩ	0201	Various	Pull-down resistor <sup>2</sup>	
R2 (optional)	100 kΩ	0201	Various	Pull-down resistor <sup>2</sup>	
N1	BGA9V1MN9	TSNP-9-6	Infineon Variable gainstep LNA		

<sup>&</sup>lt;sup>1</sup>RF bypass recommended to mitigate power supply noise.

<sup>&</sup>lt;sup>2</sup>External pulldown may be required if master doesn't provide proper pulldown before first SSC.



Package Information

# **8 Package Information**




Figure 5: TSNP-9-6 Package Outline (top, side and bottom views)





Figure 6: Marking Specification (top view)





Package Information

Table 15: Year date code marking - digit "Y"

Year	"Y"	Year	"Y"	Year	"Y"
2010	0	2020	0	2030	0
2011	1	2021	1	2031	1
2012	2	2022	2	2032	2
2013	3	2023	3	2033	3
2014	4	2024	4	2034	4
2015	5	2025	5	2035	5
2016	6	2026	6	2036	6
2017	7	2027	7	2037	7
2018	8	2028	8	2038	8
2019	9	2029	9	2039	9

Table 16: Week date code marking - digit "W"

Week	"W"	Week	"W"	Week	"W"	Week	"W"	Week	"W"
1	Α	12	N	23	4	34	h	45	V
2	В	13	Р	24	5	35	j	46	x
3	C	14	Q	25	6	36	k	47	у
4	D	15	R	26	7	37	l	48	z
5	E	16	S	27	a	38	n	49	8
6	F	17	T	28	b	39	р	50	9
7	G	18	U	29	С	40	q	51	2
8	Н	19	V	30	d	41	r	52	3
9	J	20	W	31	e	42	s	53	M
10	K	21	Υ	32	f	43	t		
11	L	22	Z	33	g	44	u		

# 3.8 GHz Low Noise Amplifier with Gain Steps and MIPI Control



## Package Information




Figure 7: TSNP-9-6 Footprint Recommendation




Figure 8: TSNP-9-6 Carrier Tape

Revision History						
Page or Item Subjects (major changes since previous revision)						
Revision 2.0, 2021-04	Revision 2.0, 2021-04-28					
all	Initial version of final datasheet					

#### **Other Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-04-28 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party. In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications. The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Infineon:

BGA9V1MN9E6327XTSA1