

ATV SC AE



Edition March 2010

Published by Infineon Technologies AG 81726 München, Germany © 2010 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Revision History: January 2018, Revision 3.1

Previous Version: September 2007, Data Sheet, V2.2				
Page	Subjects (major changes since last revision)			
all	Changes due to PCN 2009-069-A			
5	New Ordering Code inserted			
5	Changes due to PCN PCN 2017-106			

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:



sensors@infineon.com



Table of Contents

	Table of Contents
1 1.1 1.2	Product Description Overview Features
2 2.1 2.2	Functional Description 6 General 6 Pin Configuration and Marking 6
2.3 2.3.1	Block Diagram
3 3.1 3.2	Specification 9 Absolute Maximum Ratings 9 Operating Range 10
3.3 3.4 3.5	Electrical Characteristics
4 4.1 4.2	Package Information18Package Outline19Packing19




Differential Two-Wire Hall Effect Sensor IC

TLE4941C in PG-SSO-2-4

1 Product Description

1.1 Overview

The Hall Effect sensor IC TLE4941C is designed to provide information about rotational speed to modern vehicle dynamics control systems and ABS. The output has been designed as a two wire current interface. The sensor operates without external components and combines a fast power-up time with a low cut-off frequency. Excellent accuracy and sensitivity is specified for harsh automotive requirements as a wide temperature range, high ESD and EMC robustness. State-of-the art BiCMOS technology is used for monolithic integration of the active sensor areas and the signal conditioning circuitry.



The TLE4941C is additionally provided with an overmolded 1.8 nF capacitor for improved EMI performance.



- · Two-wire current interface
- Dynamic self-calibration principle
- · Single chip solution
- No external components needed
- · High sensitivity
- · South and north pole pre-induction possible
- High resistance to piezo effects
- Large operating air-gaps
- · Wide operating temperature range
- TLE4941C: 1.8 nF overmolded capacitor



Product Name	Product Type	Ordering Code	Package
TLE4941C in PG-SSO-2-4	Diff. Speed Sensor	SP001952924	PG-SSO-2-4



Functional Description

2 Functional Description

2.1 General

The differential hall sensor IC detects the motion of ferromagnetic and permanent magnet structures by measuring the differential flux density of the magnetic field. To detect the motion of ferromagnetic objects the magnetic field must be provided by a back biasing permanent magnet. Either south or north pole of the magnet can be attached to the rear unmarked side of the IC package.

Magnetic offsets of up to \pm 20 mT and device offsets are cancelled by a self-calibration algorithm. Only a few transitions are necessary for self-calibration. After the initial calibration sequence switching occurs when the input signal is crossing the arithmetic mean of its max. and min. value (e.g. zero-crossing for sinusoidal signals).

The ON and OFF state of the IC are indicated by *High* and *Low* current consumption.

2.2 Pin Configuration and Marking




Figure 1 Pin Description (view on branded side of component)



Functional Description

2.3 Block Diagram




Figure 2 Block Diagram

The circuit is supplied internally by a 3 V voltage regulator. An on-chip oscillator serves as clock generator for the digital part of the circuit.

TLE4941C signal path is comprised of a pair of hall probes, spaced at 2.5 mm, a differential amplifier including a noise-limiting low-pass filter and a comparator feeding a switched current output stage. In addition an offset cancellation feedback loop is provided by a signal-tracking A/D converter, a digital signal processor (DSP) and an offset cancellation D/A converter.

During the startup phase (un-calibrated mode) the output is disabled ($I = I_{1 \text{ OW}}$).

The differential input signal is digitized in the speed A/D converter and fed into the DSP. The minimum and maximum values of the input signal are extracted and their corresponding arithmetic mean value is calculated. The offset of this mean value is determined and fed into the offset cancellation DAC.

After successful correction of the offset, the output switching is enabled.

In running mode (calibrated mode) the offset correction algorithm of the DSP is switched into a low-jitter mode, avoiding oscillation of the offset DAC LSB. Switching occurs at zero-crossing. It is only affected by the (small) remaining offset of the comparator and by the remaining propagation delay time of the signal path, mainly determined by the noise-limiting filter. Signals below a defined threshold ΔB_{Limit} are not detected to avoid unwanted parasitic switching.



Functional Description

2.3.1 Output Description

Under ideal conditions, the output shows a duty cycle of 50%. Under real conditions, the duty cycle is determined by the mechanical dimensions of the target wheel and its tolerances (40% to 60% might be exceeded for pitch >> 5 mm due to the zero-crossing principle).




Figure 3 Speed Signal (half a period = $0.5 \times 1/f_{speed}$)




Figure 4 Definition of Rise and Fall Time, Duty = $t_1/T \times 100\%$



3 Specification

3.1 Absolute Maximum Ratings

Table 1 Absolute Maximum Ratings

 $T_{\rm j}$ = -40°C to 150°C, 4.5 V $\leq V_{\rm cc} \leq$ 16.5 V

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
Supply voltage	V_{CC}	- 0.3	_	V	<i>T</i> _j < 80°C
		_	16.5		$T_{\rm j}$ = 170°C
		_	20		$T_{\rm j}$ = 150°C
		_	22		$t = 10 \times 5 \text{ min.}$
		_	24		$t = 10 \times 5 \text{ min.},$
					$R_{\rm M} \ge 75 \ \Omega$
					included in $V_{\rm CC}$
		_	27		t = 400 ms, $R_{\rm M} \ge 75 Ω$
					included in $V_{\rm CC}$
Reverse polarity current	I_{rev}	_	200	mA	External current limitation
	767				required,
					t<4 h
Junction temperature	$T_{\rm j}$	_	150	°C	5000 h, V _{CC} < 16.5 V
		_	160		2500 h, V _{CC} < 16.5 V
					(not additive)
		_	170		500 h, V _{CC} < 16.5 V
					(not additive)
		_	190		4 h, V _{CC} < 16.5 V
Active lifetime	$t_{B,active}$	10000	_	h	
Storage temperature	T_{S}	- 40	150	°C	
Thermal resistance	R_{thJA}	_	190	K/W	1)
PG-SSO-2-4					

¹⁾ Can be significantly improved by further processing like overmolding

Attention: Stresses above the max. values listed here may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

Table 2 ESD Protection

Human Body Model (HBM) tests according to Standard EIA/JESD22-A114-B HBM (covers MIL STD 883D)

Parameter	Symbol Lir	Limit Va	Limit Values		Notes
		min.	max.		
ESD-Protection	V_{ESD}			kV	$R = 1.5 k\Omega$
TLE4941C		_	± 12		C = 100 pF



3.2 Operating Range

Table 3 Operating Range

Parameter	Symbol	Limit Values		Unit	Remarks	
		min.	max.			
Supply voltage	V _{CC}	4.5	20	V	Directly on IC leads includes not the voltage drop at $R_{\rm M}$	
Supply voltage ripple	V_{AC}	_	6	Vpp	$V_{\rm CC}$ = 13 V 0 < f < 50 kHz	
Junction temperature	$T_{\rm j}$	- 40	150	°C		
		_	170		500 h, $V_{\rm CC} \leq$ 16.5 V, increased jitter permissible	
Pre-induction	B_0	- 500	+ 500	mT		
Pre-induction offset between outer probes	$\Delta B_{\rm stat.,\;l/r}$	- 20	+ 20	mT		
Differential Induction	ΔB	- 120	+ 120	mT		

Note: Within the operating range the functions given in the circuit description are fulfilled.



3.3 Electrical Characteristics

Table 4 Electrical Characteristics

All values specified at constant amplitude and offset of input signal, over operating range, unless otherwise specified. Typical values correspond to $V_{\rm CC}$ = 12 V and $T_{\rm A}$ = 25°C

Parameter	Symbol	Limit Values			Unit	Remarks
		min.	typ.	max.		
Supply current	I_{LOW}	5.9	7	8.4	mA	
Supply current	I_{HIGH}	11.8	14	16.8	mA	
Supply current ratio	I_{HIGH} / I_{LOW}	1.9	_	_		
Output rise/fall slew rate TLE4941C	$t_{\rm r},t_{\rm f}$	12 7.5		26 24	mA/μs	$R_{\rm M} \le 150~\Omega$ $R_{\rm M} \le 750~\Omega$ See Figure 4
Output rise/fall slew rate TLE4941C	t_{r},t_{f}	8	_	22 26	mA/μs	$R_{\rm M} = 75 \Omega$ $T < 125^{\circ}{\rm C}$ $T < 170^{\circ}{\rm C}$ See Figure 4
Current ripple dI_X/dV_{CC}	I_{X}	_	_	90	μA/V	only valid for 4941 ¹⁾
Limit threshold 1 Hz < f < 2500 Hz 2500 Hz < f < 10000 Hz	ΔB_{Limit}	0.35	0.8	1.5 1.7	mT	2)
Initial calibration delay time	$t_{\sf d,input}$	_	_	300	μs	Additional to $n_{\text{start}}^{3)}$
Magnetic edges required for initial calibration	n _{start}	_	3	64)	magn. edges ⁵⁾	7 th edge correct ⁶⁾
Frequency	f	1 ⁷⁾ 2500		2500 10000	Hz	8)
Frequency changes	df/dt	_	_	± 100	Hz/ms	
Duty cycle	duty	40	50	60	%	$^{9)}\Delta B$ = 2 mT sin-wave Def. See Figure 4
Jitter, $T_j < 150^{\circ}\text{C}$ $T_j < 170^{\circ}\text{C}$ 1 Hz < f < 2500 Hz	$S_{ m Jit ext{-close}}$			± 2 ± 3	%	V_{CC} = 12 V ΔB ≥ 2 mT
Jitter, $T_j < 150$ °C $T_j < 170$ °C 2500 Hz < $f < 10000$ Hz	$S_{ m Jit ext{-close}}$	_		± 3 ± 4.5	%	V_{CC} = 12 V ΔB ≥ 2 mT
Jitter, T_j < 150°C T_j < 170°C 1 Hz < f < 2500 Hz	$S_{Jit ext{-far}}$		_	± 4 ± 6	%	V_{CC} = 12 V 2 mT $\geq \Delta B > \Delta B_{Limit}$
Jitter, T_j < 150°C T_j < 170°C 2500 Hz < f < 10000 Hz	$S_{Jit ext{-far}}$		_	± 6 ± 9	%	V_{CC} = 12 V 2 mT $\geq \Delta B > \Delta B_{\text{Limit}}$
Jitter at board net ripple	$S_{Jit ext{-AC}}$	_	_	± 2	%	$V_{CC} = 13 V \pm 6 V_{pp}$ 0 < f < 50 kHz $\Delta B = 15 \text{ mT}$

¹⁾ only valid for TLE4941. For TLE4941C higher values occure and depend strongly on R_m-C combination

²⁾ Magnetic amplitude values, sine magnetic field, limits refer to the 50% critera. 50% of edges are missing



- 3) Occurrence of Initial Calibration Delay Time $t_{d,input}$
 - If there is no input signal (standstill), a new initial calibration is triggered each 0.7 s. This calibration has a duration $t_{\rm d,input}$ of max. 300 μ s. No input signal change is detected during that initial calibration time. In normal operation (signal startup) the probability of $t_{\rm d,input}$ to come into effect is: $t_{\rm d,input}$ / time frame for new calibration 300 μ s/700 ms = 0.05%. After IC resets (e.g. after a significant undervoltage) $t_{\rm d,input}$ will always come into effect.
- 4) Magnetic Input Signal Extremely Close to a Switching Threshold of PGA (Pragrammable Gain Amplifier) at Signal Startup After signal startup generally all PGA switching into the appropriate gain state happens within less than one signal period. This is included in the calculation for n_{DZ-Start}. For the very rare case that the signal amplitude is extremely close to a PGA switching threshold and the full range of following speed ADC respectively, a slight change of the signal amplitude can cause one further PGA switching. It can be caused by non-perfect magnetic signal (e.g. amplitude modulation due to tolerances of pole-wheel, tooth wheel or air gap variation). This additional PGA switching can result in a further delay of the output signal (n_{DZ-Start}) up to three magnetic edges leading to a worst case of n_{DZ-Start} = 9. Due to the low probability of this case it is not defined as max. value in the data sheet.
- 5) The sensor requieres up to n_{start} magnetic switching edges for valid speed information after power-up or after a stand still condition. During that phase the output is disabled.
- 6) One magnetic edge is defined as a montonic signal change of more than 3.3 mT
- 7) only valid in calibrated mode. For entering calibrated mode higher frequencies are necessary.
- 8) High frequency behavior not subject to production test verified by design/characterization. Frequency above 2500 Hz may have influence on jitter performance and magnetic thresholds
- 9) During fast offset alterations, due to the calibration algorithm, exceeding the specified duty cycle is permitted for short time periods
- 10) Not subject to production test verified by design/characterization



3.4 Typical Diagrams (measured performance)




Figure 5 Supply Current = f(T) (left), Supply Current Ratio $I_{high}/I_{Low} = f(T)$ (right)





Figure 6 Supply Current = $f(V_{cc})$ (left), Supply Current Ratio I_{high}/I_{Low} = $f(V_{cc})$ (right)





Slew Rate with $C = 1.8 \text{ nF} = f(R_M)$ (left), Slew Rate with C = 1.8 nF, $R_M = 75 \Omega$ (right)




Figure 8






Figure 9 Jitter 1σ at $\Delta B = 2 mT$ at 1 kHz (left), Delaytime t_d (right) 1)

¹⁾ t_d is the time between the zero crossing of $\Delta B = 2$ mT sinusoidal input signal and the rising edge (50%) of the signal current.



3.5 Electro Magnetic Compatibility (EMC)

Table 5 Electro Magnetic Compatibility (values depend on $R_{\rm M}$!)

Ref. ISO 7637-1; test circuit 1;

 ΔB = 2 mT (amplitude of sinus signal); $V_{\rm CC}$ = 13.5 V, $f_{\rm B}$ = 100 Hz; T = 25°C; $R_{\rm M}$ \geq 75 Ω

Parameter	Symbol	Level/Typ	Status	
Testpulse 1	V_{EMC}	IV / – 100 V	C ²⁾	
Testpulse 2		IV / 100 V	C ²⁾	
Testpulse 3a		IV / - 150 V	Α	
Testpulse 3b		IV / 100 V	Α	
Testpulse 4		IV / – 7 V	B ³⁾	
Testpulse 5		IV / 86.5 V ¹⁾	С	

Note: Values are valid for all TLE4941C/42C types!

Ref. ISO 7637-3; test circuit 1;

 ΔB = 2 mT (amplitude of sinus signal); $V_{\rm CC}$ = 13.5 V, $f_{\rm B}$ = 100 Hz; T = 25°C; $R_{\rm M}$ \geq 75 Ω

Parameter	Symbol	Level/Typ	Status
Testpulse 1	V_{EMC}	IV / – 30 V	A
Testpulse 2		IV / 30 V	A
Testpulse 3a		IV / – 60 V	Α
Testpulse 3b		IV / 40 V	Α

Note: Values are valid for all TLE4941C/42C types!

Ref. ISO 11452-3; test circuit 1; measured in TEM-cell

 ΔB = 2 mT; $V_{\rm CC}$ = 13.5 V, $f_{\rm B}$ = 100 Hz; T = 25°C

Parameter	Symbol	Level/Typ	Remarks
EMC field strength	E _{TEM-Cell}	IV / 250 V/m	AM = 80%, f = 1 kHz

Note: Only valid for C-types!

- 1) Applying in the board net a suppressor diode with sufficient energy absorption capability
- 2) According to 7637-1 the supply switched "OFF" for t = 200 ms
- 3) According to 7637-1 for test pulse 4 the test voltage shall be 12 V \pm 0.2 V. Measured with $R_{\rm M}$ = 75 Ω only. Mainly the current consumption will decrease. Status C with test circuit 1






Figure 10 EMC Test Circuit 1



Package Information

4 Package Information

Pure tin covering (green lead plating) is used. Leadframe material is Wieland K62 (UNS: C18090) and contains CuSn1CrNiTi. Product is RoHS (restriction of hazardous substances) compliant when marked with letter G in front or after the data code marking and may contain a data matrix code on the rear side of the package (see also information note 136/03). Please refer to your Key account team or regional sales if you need further information.




Figure 11 Distance Chip to Upper Side of IC

.



Package Information

4.1 Package Outline




Figure 12 PG-SSO-2-4 (Plastic Single Small Outline Package); Dimensions in mm

4.2 Packing

You can find all of our packages, sorty of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products

Final Data Sheet

www.infineon.com Published by Infineon Technologies AG

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Infineon: