

# LITIX™ Power



## TLD5045EJ - 700 mA High integration - DC/DC step-down converter



### 1 Overview

#### Description

The TLD5045EJ is a highly integrated smart LED buck controller with built in protection functions. The main function of this device is to drive single or multiple series connected LEDs efficiently from a voltage source ( $V_S$ ) higher than the LED forward voltage by regulating a constant LED current ( $I_{LED}$ ). The constant current regulation is especially beneficial for LED color accuracy and long LED lifetime. The built in freewheeling diode and switching transistor with current sense requires fewer external components and saves system costs. High flexibility is achieved by placing low power resistors to adjust output currents up to 700 mA and the regulator switching frequency (typ. 200 kHz). An integrated PWM dimming engine provides an LED dimming function by placing a simple RC network to GND. This feature is dedicated for decentralized light modules without microcontroller involvement. In addition to this, an integrated status pull-down transistor can be used to simulate a minimum current flow for decentralized modules to avoid a wrong open load detection by a high-side switch located in the body control module (BCM).



**Figure 1** Simplified typical application

Type	Package	Marking
TLD5045EJ	PG-DSO-8 EP	TLD5045

## Potential applications

### Potential applications

- Automotive LED driven exterior lighting: brake, tail, CHMSL, daytime running light, position light
- Automotive LED driven interior lighting: reading light, dome light, display backlighting

### Features

- Constant current generation
- Wide input voltage range from 5 V to 40 V
- Peak current regulation
- Very low current consumption ( $< 2 \mu\text{A}$ ) in sleep mode
- Integrated power transistor with low saturation voltage
- Integrated fast freewheeling diode
- Integrated load current sense resistor
- Integrated status pull-down transistor
- Overtemperature protection
- Switching frequency (typ. 200 kHz) adjustable via external RC network
- External PWM dimming input
- Integrated PWM dimming engine
- Analog dimming (output current adjustable via external low power resistor and possibility to connect PTC resistor for LED protection during overtemperature conditions)
- Stable switching frequency due to fix off-time concept with  $V_{\text{REC}}$  (supply voltage) feedforward
- Undervoltage and overvoltage shutdown with hysteresis
- Small thermally enhanced exposed heatslug SMD package
- Green product (RoHS) compliant

### Product validation

Qualified for automotive applications. Product validation according to AEC-Q100/101.

## Table of Contents

<b>1</b>	<b>Overview</b>	<b>1</b>
<b>2</b>	<b>Block diagram</b>	<b>4</b>
<b>3</b>	<b>Pin configuration</b>	<b>5</b>
3.1	Pin assignment	5
3.2	Pin definitions and functions	5
<b>4</b>	<b>General product characteristics</b>	<b>7</b>
4.1	Absolute maximum ratings	7
4.2	Functional range	8
4.3	Thermal resistance	8
<b>5</b>	<b>General product characteristics</b>	<b>9</b>
5.1	General parameters	9
5.2	Power supply monitoring	11
<b>6</b>	<b>Enable, Dimming function and Thermal protection</b>	<b>12</b>
6.1	Description	12
6.2	Electrical characteristics: Enable, Bias, Dimming function and Thermal protection	13
6.2.1	PWM dimming with $\mu\text{C}$ connected to TLD5045EJ PWMI pin	14
6.2.2	Internal PWM dimming function	15
6.3	Overtemperature protection of the device	16
<b>7</b>	<b>Open load diagnosis</b>	<b>17</b>
7.1	Description	17
7.2	Electrical characteristics: Open load diagnosis	17
7.3	Open load diagnosis under different application conditions	18
7.3.1	Light module application without $\mu\text{C}$	18
7.4	Application with $\mu\text{C}$ connected to TLD5045EJ IC	19
<b>8</b>	<b>Application information</b>	<b>20</b>
8.1	Output peak current adjustment via $R_{\text{SET}}$	20
8.2	Switching frequency determination	21
8.3	TLD5045EJ in different LED applications	23
8.3.1	TLD5045EJ in a Body Control Module (BCM) with $\mu\text{C}$ Interface	23
8.3.2	Decentralized Light Module application - DLM (Input configuration 1)	24
8.3.3	Decentralized Light Module application - DLM (Input configuration 2)	25
8.3.4	Decentralized Light Module application - DLM (Input configuration 3)	26
<b>9</b>	<b>Package outlines</b>	<b>27</b>
<b>10</b>	<b>Revision history</b>	<b>28</b>

## Block diagram

### 2 Block diagram

The TLD5045EJ regulates the LED current by monitoring the load current (Peak current measurement) through the internal switch, cycle by cycle. When the current through the switch reaches the threshold  $I_{peak}$  the switch is shut off and it is kept off for a time equal to  $t_{OFF}$ . Both  $I_{peak}$  and  $t_{OFF}$  can be fixed through few external components.

The peak current  $I_{peak}$  is fixed by a resistor connected to the SET pin while the  $t_{OFF}$  is fixed by RC network. As  $t_{OFF}$  is fixed and the duty cycle depends on VREC, the frequency depends on VREC as well. Refer to [Chapter 8.2](#) for the evaluation of the switching frequency.




Figure 2 Block diagram TLD5045EJ

### 3 Pin configuration

#### 3.1 Pin assignment




Figure 3 Pin configuration TLD5045EJ

#### 3.2 Pin definitions and functions

Table 1 Pin definitions and functions

Pin	Symbol	Function
1	VREC	<b>Voltage recirculation output and internal supply input</b> This pin is the supply pin of the IC (see <a href="#">Figure 2</a> ). Furthermore the cathode of the integrated fast freewheeling diode is connected to this pin as well
2	ST	<b>Status output</b> Open collector diagnostic output to indicate an open load failure Refer to <a href="#">Chapter 7</a> for more details
3	EN	<b>Enable input</b> Apply logic “high” signal to enable the device
4	SET	<b>SET input</b> Connect a low power resistor to adjust the output current
5	PWMI	<b>PWM input</b> PWM signal for dimming LEDs. Connect external R and C combination to achieve an auto PWM-dimming function with defined frequency and duty cycle 1) internal PWM dimming function (external RC connected to GND) 2) external PWM dimming function (μC controls this pin) Refer to <a href="#">Chapter 6</a> for more details
6	FREQ	<b>FREQuency select input</b> Connect external resistor and capacitor to GND to set the off-time of the switching frequency
7	GND	<b>Ground</b> Connect to system ground

**Pin configuration**

**Table 1 Pin definitions and functions**

Pin	Symbol	Function
8	SW	<b>Integrated power-switch output</b> Collector of the integrated NPN-power transistor
EP		<b>Exposed pad</b> Connect to external heatspreading copper area with electrically GND (e.g. inner GND layer of the PCB via thermal vias)

## 4 General product characteristics

### 4.1 Absolute maximum ratings

**Table 2 Absolute maximum ratings<sup>1)</sup>**

$T_J = -40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ ; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Voltage							
VREC (Pin 1) Recirculation and supply Input	$V_{\text{REC}}$	-0.3	–	45	V	–	P_4.1.1
ST (Pin 2) Diagnostic status output voltage	$V_{\text{ST}}$	-0.3	–	45	V	–	P_4.1.2
ST (Pin 2) Diagnostic status current	$I_{\text{ST}}$	–	–	150	mA	–	P_4.1.3
EN (Pin 3) Enable input voltage	$V_{\text{EN}}$	-0.3	–	45	V	–	P_4.1.4
SET (Pin 4) Peak current adjust input voltage	$V_{\text{SET}}$	-0.3	–	6	V	–	P_4.1.5
PWMI (Pin 5) PWM input voltage	$V_{\text{PWMI}}$	-0.3	–	6	V	–	P_4.1.6
FREQ (Pin 6) Off-time adjustment Input	$V_{\text{FREQ}}$	-0.3	–	6	V	–	P_4.1.7
SW (Pin 8) Switch output	$V_{\text{SW}}$	-0.3	–	45	V	–	P_4.1.8
Temperature							
Junction temperature	$T_{\text{J}}$	-40	–	150	°C	–	P_4.1.9
Storage temperature	$T_{\text{STG}}$	-55	–	150	°C	–	P_4.1.10
ESD Susceptibility							
ESD resistivity all pins to GND	$V_{\text{ESD, HBM}}$	-2	–	2	kV	HBM <sup>2)</sup>	P_4.1.11
ESD resistivity to GND	$V_{\text{ESD}}$	-500		500	V	CDM <sup>3)</sup>	P_4.1.12
ESD resistivity corner pins to GND	$V_{\text{ESD}}$	-750		750	V	CDM <sup>3)</sup>	P_4.1.13

1) Not subject to production test, specified by design.

2) ESD susceptibility HBM according to EIA/JESD 22-A 114B

3) ESD susceptibility, Charged Device Model “CDM” EIA/JESD22-C101 or ESDA STM5.3.1

### Notes

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## General product characteristics

2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as outside normal operating range. Protection functions are not designed for continuous repetitive operation.

## 4.2 Functional range

**Table 3 Functional range**

$T_J = -40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ ; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Extended supply voltage	$V_{\text{REC}}$	5	–	40	V	<sup>1)</sup> Parameter deviations possible	P_4.2.1
Nominal supply voltage range	$V_{\text{REC}}$	8	–	36	V	–	P_4.2.2
Output current range	$I_{\text{OUT}}$	100	–	700	mA	–	P_4.2.3
Switching frequency	$f_{\text{SW}}$	50	–	300	kHz	<sup>1)</sup> $T_J = 25^{\circ}\text{C}$ to $150^{\circ}\text{C}$	P_4.2.4
Junction temperature	$T_J$	-40	–	150	$^{\circ}\text{C}$	–	P_4.2.5

1) Not subject to production test, specified by design

**Note:** Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the electrical characteristics table.

## 4.3 Thermal resistance

**Note:** This thermal data was generated in accordance with JEDEC JESD51 standards. For further information visit <https://www.jedec.org>.

**Table 4 Thermal resistance**

$T_J = -40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ ; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Junction to case	$R_{\text{thJC}}$	–	10	–	K/W	<sup>1)2)</sup>	P_4.3.1
Junction to ambient (2s2p)	$R_{\text{thJA}}$	–	40	–	K/W	<sup>1)3)</sup>	P_4.3.2

1) Not subject to production test, specified by design

2) Specified  $R_{\text{thJC}}$  value is simulated at natural convection on a cold plate setup (all pins and the exposed pad are ambient temperature)  $T_A = 25^{\circ}\text{C}$ . Power switch and freewheeling diode dissipate 1 W

3) Specified  $R_{\text{thJA}}$  value is according to JEDEC JESD51-2,-7 at natural convection on FR4 2s2p board; the product (chip and package) was simulated on a  $76.2 \times 114.3 \times 1.5 \text{ mm}^3$  board with two inner copper layers ( $2 \times 70 \mu\text{m Cu}$ ,  $2 \times 35 \mu\text{m Cu}$ )



## 5 General product characteristics

### 5.1 General parameters

**Table 5 Electrical characteristics: Buck regulator**

$V_{REC} = 8\text{ V to }36\text{ V}$ ;  $T_J = -40^\circ\text{C to }+150^\circ\text{C}$ ; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Voltage drop over power transistor	$V_{Drop,100}$	–	0.8	–	V	$I_{peak}=100\text{ mA}$	P_5.1.1
Voltage drop over power transistor	$V_{Drop,700}$	–	1.4	–	V	$I_{peak}=700\text{ mA}$	P_5.1.2
Freewheeling diode forward voltage	$V_{fw,100}$	–	0.8	–	V	$I_{peak}=100\text{ mA}$	P_5.1.3
Freewheeling diode forward voltage	$V_{fw,700}$	–	1.4	–	V	$I_{peak}=700\text{ mA}$	P_5.1.4
Peak overcurrent limit	$I_{peak\_lim}$	–	1.4	–	A	–	P_5.1.5
Peak current accuracy	$I_{peak\_acc}$	450	500	550	mA	$V_{REC} = 12\text{ V}$ $V_{EN} = 5\text{ V}$ $V_{LED} = 7.2\text{ V}$ $R_{SET} = 14\text{ k}\Omega$ $L_{SW} = 220\text{ }\mu\text{H}$ $f_{SW} = 200\text{ kHz}$	P_5.1.6
Input undervoltage shutdown threshold	$V_{REC,UVOFF}$	–	–	5	V	$V_{EN} = 5\text{ V}$ $V_{REC}$ decreasing; see <a href="#">Figure 4</a>	P_5.1.7
Input voltage startup threshold	$V_{REC,UVON}$	–	–	6	V	$V_{EN} = 5\text{ V}$ $V_{REC}$ increasing; see <a href="#">Figure 4</a>	P_5.1.8
Input undervoltage shutdown hysteresis	$V_{REC,UVhyst}$	–	1	–	V	$V_{EN} = 5\text{ V}$	P_5.1.9
Input overvoltage shutdown threshold	$V_{REC,OVOFF}$	40.5	–	–	V	$V_{EN} = 5\text{ V}$ $V_{REC}$ increasing; see <a href="#">Figure 4</a>	P_5.1.10
Input overvoltage startup threshold	$V_{REC,OVON}$	40	–	–	V	$V_{EN} = 5\text{ V}$ $V_{REC}$ decreasing; see <a href="#">Figure 4</a>	P_5.1.11
Input overvoltage shutdown hysteresis	$V_{REC,OVhyst}$	–	1.5	–	V	$V_{EN} = 5\text{ V}$	P_5.1.12
Switch-on delay	$t_{dON}$	–	400	600	ns	<sup>1)</sup> –	P_5.1.13
Switch-off delay	$t_{dOFF}$	–	500	850	ns	<sup>1)</sup> –	P_5.1.14
Reference voltage at SET pin	$V_{SET}$	1.16	1.225	1.29	V	–	P_5.1.15

**General product characteristics**

**Table 5 Electrical characteristics: Buck regulator** (continued)

$V_{REC} = 8\text{ V to }36\text{ V}$ ;  $T_J = -40^\circ\text{C to }+150^\circ\text{C}$ ; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Pull-up current for FREQ pin	$I_{FREQ}$	5	–	–	mA	$V_{FREQ} = 0\text{ V}$ Current flows out of pin	P_5.1.16
Oscillator switch-off threshold	$V_{FREQ,HIGH}$	–	3.2	–	V	–	P_5.1.17
Oscillator switch-on threshold	$V_{FREQ,LOW}$	–	1.2	–	V	–	P_5.1.18

1) The minimum switching “on” time  $t_{ON}$  must be greater than  $t_{dON} + t_{dOFF}$

## 5.2 Power supply monitoring

### Overvoltage and undervoltage shutdown


If the supply voltage  $V_{REC}$  drops below the input undervoltage threshold voltage ( $V_{REC,UVOFF}$ ), the power stage is switched off.

If  $V_{REC}$  rises again and reaches the input undervoltage startup threshold  $V_{REC,UVON}$  the power stage is restarted and the device is back to normal operation mode.

Same behaviour applies to overvoltage.

The internal status transistor switches off during an overvoltage or undervoltage event on  $V_{REC}$ .

A detailed description of the under and overvoltage behaviour is displayed in **Figure 4** below.



**Figure 4** Overvoltage and undervoltage protection

## 6 Enable, Dimming function and Thermal protection

### 6.1 Description

#### Enable function

A logic high signal on the EN pin turns the device on. A logic low signal on enable pin EN brings the device into sleep mode. The current consumption is typically  $0.1 \mu\text{A}$  ( $I_{q,OFF}$ , see P\_6.2.1). The EN pin has an internal pull-down resistor which ensures that the IC is in sleep mode and the power stage is switched off in case the pin EN is externally not connected.

#### Dimming function

The PWM pin combines two functions:

1. PWM dimming via a  $\mu\text{C}$  (3.3 V and 5 V  $\mu\text{C}$ )
2. Integrated PWM dimming engine for standalone solutions in decentralized light module (frequency and duty cycle adjustable via external RC network)

A detailed description of the PWM pin is displayed in Figure 5, below.




Figure 5 PWM pin description

## 6.2 Electrical characteristics: Enable, Bias, Dimming function and Thermal protection

**Table 6 Electrical characteristics: Enable, Bias, Dimming function and Thermal protection**

$V_{REC} = 8\text{ V to }36\text{ V}$ ,  $T_J = -40^\circ\text{C to }+150^\circ\text{C}$ ; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Current consumption, sleep mode	$I_{q,OFF}$	–	0.1	2	$\mu\text{A}$	$V_{EN} = 0\text{ V}$ ; $V_{REC} = 16\text{ V}$	P_6.2.1
Current Consumption, active mode (Open Load)	$I_{q,OL}$	–	–	5	$\text{mA}$	$V_{EN} = 5\text{ V}$ ; $I_{peak} = 0\text{ mA}$ (open load); $V_{REC} = 16\text{ V}$	P_6.2.2
Current Consumption, active mode	$I_{q,ON}$	–	–	10	$\text{mA}$	$V_{EN} = 5\text{ V}$ ; $I_{peak} = 700\text{ mA}$ $V_{REC} = 16\text{ V}$	P_6.2.3
EN Turn on threshold	$V_{EN,ON}$	2.8	–	–	$\text{V}$	–	P_6.2.4
EN Turn off threshold	$V_{EN,OFF}$	–	–	0.8	$\text{V}$	–	P_6.2.5
EN high input current	$I_{EN,hi}$	–	100	–	$\mu\text{A}$	$V_{EN} = 5\text{ V}$	P_6.2.6
EN low input current	$I_{EN,lo}$	0	–	20	$\mu\text{A}$	$V_{EN} = 0.5\text{ V}$	P_6.2.7
PWMI Turn on threshold	$V_{PWMI,ON}$	–	1	–	$\text{V}$	see <a href="#">Figure 5</a>	P_6.2.8
PWMI Turn off threshold	$V_{PWMI,OFF}$	–	2	–	$\text{V}$	see <a href="#">Figure 5</a>	P_6.2.9
PWMI source current	$I_{PWMI}$	–	250	–	$\mu\text{A}$	$R_{set} = 10\text{ k}\Omega$ $V_{PWMI} = 0.5\text{ V}$ Current flows out of pin	P_6.2.10
Overtemperature shutdown	$T_{J,sd}$	150	175	–	$^\circ\text{C}$	<sup>1)</sup>	P_6.2.11
Overtemperature shutdown hysteresis	$T_{J,sd,hyst}$	–	15	–	$^\circ\text{C}$	<sup>1)</sup>	P_6.2.12

1) Specified by design. Not subject to production test.

## Enable, Dimming function and Thermal protection

### 6.2.1 PWM dimming with $\mu\text{C}$ connected to TLD5045EJ PWMI pin

The PWMI pin can be used for PWM dimming. It is a commonly practiced dimming method to prevent color shift in LED light applications.




Figure 6 Timing diagram for LED dimming with  $\mu\text{C}$

## 6.2.2 Internal PWM dimming function

The TLD5045EJ has an integrated PWM dimming engine. Via an external  $R_{PWM}$  and  $C_{PWM}$  network it is possible to achieve a PWM LED current waveform. The duty cycle and dimming frequency depends on the size of the external components (see [Table 7](#)). This feature is specially designed to achieve a standalone PWM dimming function without the usage of microcontrollers or external logic. This allows a flexible and cost effective usage of the device in a decentralized light module application (refer to application drawing [Figure 14](#)).

The advantage of a PWM dimming (to reduce the LED load current) is the change of light intensity only, at constant light color.

With an external RC network a PWM programming between 100 Hz and 1200 Hz and duty cycles between 4% and a maximum of 20% is possible. [Table 7](#) displays the external components corresponding to the desired PWM frequency and duty cycle.

The following setup applies for [Table 7](#):


- $V_{REC} = 12\text{ V}$
- $V_{LED} = 7.2\text{ V}$
- $L_{SW} = 220\text{ }\mu\text{H}$
- $R_{SET} = 14\text{ k}\Omega$

**Table 7**  $R_{PWMI}$  and  $C_{PWMI}$  versus  $f_{PWMI}$  and DC

$R_{PWMI}$ [k $\Omega$ ]	$C_{PWMI}$ [nF]	$f_{PWMI}$ [Hz]	DC [%]
216	64	100	4
216	32	200	4
216	21	300	4
216	16	400	4
87	150	100	10
87	75	200	10
87	50	300	10
87	37	400	10
44	265	100	20
44	132	200	20
44	88	300	20
44	66	400	20

### 6.3 Overtemperature protection of the device

A temperature sensor at the power stage causes the overheated device to switch off to prevent destruction. During overtemperature condition the internal ST transistor is switched off. Due to the autorestart function of the device the status signal will toggle accordingly. The timing of this pattern is dependant on the thermal capability of the application and can be used to distinguish between open load error and overtemperature condition. More details on the overtemperature behavior is displayed in [Figure 7](#) below.



**Figure 7** Overtemperature behavior



## 7 Open load diagnosis

### 7.1 Description

The TLD5045EJ has an integrated open load during “on” diagnosis. During normal operation the ST pin (open collector output) is pulled to GND (internal transistor is on). The open load detection is realized by monitoring the switching behavior at the SW pin. During an open load event the integrated power stage at the SW pin will be statically turned on. If the output stage is turned on for more than the open load diagnosis delay time ( $t_{OL}$ ) an open load condition is detected. An open load event will switch off the internal transistor. If a  $\mu C$  is connected to the ST pin an external pull-up resistor should be placed to achieve a logic “high” level for the proper open load error signalling reporting. For a timing diagram on the functionality of the open load diagnosis please refer to [Figure 8](#) and [Figure 9](#).

### 7.2 Electrical characteristics: Open load diagnosis

**Table 8 Functional Range**

$V_{REC} = 8\text{ V to }36\text{ V}$ ,  $T_J = -40^\circ\text{C to }+150^\circ\text{C}$ ; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Voltages							
Open load diagnosis delay time	$t_{OL}$	20	–	–	μs	–	P_7.2.1
Voltage drop over internal ST transistor	$V_{Drop,ST}$	–	0.3	–	V	$I_{ST} = 150\text{ mA}$	P_7.2.2
Open Load diagnosis current	$I_{OL}$	–	50	–	mA	$V_{EN} = 4.5\text{ V}$	P_7.2.3


## 7.3 Open load diagnosis under different application conditions

### 7.3.1 Light module application without $\mu\text{C}$

Most of the time, the open load diagnosis of the whole light module is done via the current sense of the driver IC (e.g. PROFET) located in the light control module (or BCM module). See [Figure 14](#) for a simplified application schematic. The light module needs to sink to a specified minimum current (e.g. 100 mA) to indicate normal operation. To guarantee this minimum current also under light load conditions (e.g. high efficiency LED bin at high supply voltages = min. load current required) system designers often have to place resistors in parallel to the application circuit (see resistors connected to supply lines in [Figure 14](#)). When using such resistors connected between  $V_s$  and GND, an open LED diagnosis is not possible anymore. To overcome this issue an internal transistor (open collector) is connected to the ST pin of the TLD5045EJ. During normal operation the ST pin is low and a minimum module current can be guaranteed.

As soon as an open load occurs the internal ST transistor switches off. Due to this, the current on the VREC pin decreases below the open load detection threshold of the driver IC located in the light control module.

*Note: Open Load is only detected during the “on” cycle of the switching transistor. During the “off” state the ST signal displays what was detected in the previous “on” state.*



**Figure 8** Open load diagnosis using internal PWM mode

## Open load diagnosis

### 7.4 Application with $\mu\text{C}$ connected to TLD5045EJ IC

The ST pin can be connected directly to a  $\mu\text{C}$  input. During an open load condition the ST transistor is off. An external pull-up resistor connected to  $V_{DD}$  is required to signal a logic high signal on the ST pin during an open load error. Please consider that this diagnosis functionality is only active if the device is in active mode (high potential at the EN pin).

Refer to application drawing [Figure 13](#).




Figure 9 Open load diagnosis via  $\mu\text{C}$  connected to ST pin

## Application information

### 8 Application information

**Note:** The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

#### 8.1 Output peak current adjustment via $R_{SET}$

The external resistor  $R_{SET}$  is used to adjust the peak current of the regulator. Maximum achievable peak current is 700 mA and minimum achievable peak current is 100 mA. The SET pin provides an internally fixed voltage level at typically 1.225 V. The following equation can be deduced:

(8.1)

$$I_{peak} = \left( \frac{1.225 \text{ V}}{R_{SET}} \right) \cdot 5710$$

The factor 5710 is derived from following considerations:

- $I_{peak, max} = 700 \text{ mA}$  ( $R_{SET} = 10 \text{ k}\Omega$ )
- $I_{peak, min} = 100 \text{ mA}$  ( $R_{SET} = 70 \text{ k}\Omega$ )


Internal comparator voltage at SET pin = 1.225 V.

The circuitry behind the SET pin adjusts higher peak currents with lower  $R_{SET}$  values.

The  $R_{SET}$  value should be in the range from 10 k $\Omega$  to 70 k $\Omega$  to achieve the requested peak current range.

The following setup applies for the values displayed in **Figure 10**:

- $V_{REC} = 12 \text{ V}$
- $V_{LED} = 7.2 \text{ V}$
- $L_{SW} = 220 \text{ }\mu\text{H}$



**Figure 10**  $R_{SET}$  resistor selection


## Application information

### 8.2 Switching frequency determination

With the external  $R_{FREQ}$ ,  $C_{FREQ}$  and  $R_{COMP}$  network, it is possible to adjust the switching frequency of the regulator. To ensure a stable frequency over a broad range of input voltage  $V_{REC}$  an external resistor  $R_{COMP}$  can be used.

The following setup applies to [Table 9](#):

- $V_{REC} = 12\text{ V}$ ,
- $V_{LED} = 7.2\text{ V}$
- $L_{SW} = 220\text{ }\mu\text{H}$
- $R_{SET} = 14\text{ k}\Omega$



**Figure 11** Setting  $t_{OFF}$  time of regulator with external  $R_{FREQ}$ ,  $C_{FREQ}$  network

**Table 9**  $R_{comp}$ ,  $R_{freq}$ ,  $C_{freq}$ ,  $F_{SW}$ ,  $t_{off}$  table

$R_{comp}$ [kΩ]	$R_{freq}$ [kΩ]	$C_{freq}$ [pF]	$f_{SW}$ [kHz]	$t_{off}$ [μs]
255.8	17.1	220	50	6.47
115.8	7.7	220	100	3.19
69.7	4.6	220	150	2.12
46.8	3.1	220	200	1.59
72.8	4.9	100	250	1.27
52.7	3.5	100	300	1.06

Application information




Figure 12 Theoretical operating waveforms


## 8.3 TLD5045EJ in different LED applications

### 8.3.1 TLD5045EJ in a Body Control Module (BCM) with $\mu$ C Interface

**Figure 13** provides a simplified application with two high brightness LEDs in series. A  $\mu$ C controls the EN pin to put the device into sleep/active mode. Also the PWMI pin can be directly controlled via a  $\mu$ C port if PWM dimming of the LED current is required. The open load ST pin monitors the load condition of the application and gives feedback to the  $\mu$ C. An external pull-up resistor is recommended to achieve a logic “high” signal during an open load error (internal status transistor is switched off and the ST pin is high, external pull-up resistor ensures a logic “high” signal).

The external low power resistor  $R_{SET}$  is used to set the required peak current for the LED load (refer to **Figure 10** for more details).

To set the desired switching frequency of the buck regulator the external  $R_{FREQ}$  and  $C_{FREQ}$  network must be connected to GND (reference values are given in **Table 9**).



**Figure 13** Simplified application diagram TLD5045EJ

*Note: This is a very simplified example of an application circuit. The function must be verified in the real application*





## Application information

### 8.3.3 Decentralized Light Module application - DLM (Input configuration 2)


In this particular input configuration two supply lines are tied together on the DLM. The following input states must be considered to distinguish between Light Function 1 (DRL mode) and Light Function 2 (PL mode).

1. Condition: DRL = ON, PL = OFF. Desired function: DRL mode (e.g. 400 mA LED load current)
2. Condition: DRL = OFF, PL = ON. Desired function: PL mode (e.g. 50 mA LED load current)
3. Condition: DRL = ON, PL = ON. Desired function: PL mode (e.g. 50 mA LED load current)

To achieve a lower mean LED load current during the PL mode the integrated PWM engine is a useful feature. The external RPWM and CPWM circuit predefines a dedicated PWM frequency and duty cycle. (for details refer to [Table 7](#))

To simulate a module current during light load conditions the ST pin can be connected via resistors to both supply voltage lines. (refer to [Chapter 7](#) for a detailed description of the ST behavior)

For a decentralized solution without microcontroller involvement, the possibility to connect a PTC resistor at the SET pin is a cost effective solution to protect the LED load from thermal destruction.



**Figure 15** Application diagram of Decentralized Light Module without  $\mu\text{C}$  (input config. 2)

*Note:* This is a very simplified example of an application circuit. The function must be verified in the real application



## 9 Package outlines




Figure 17 Outline PG-DSO-8 EP<sup>1)</sup>

### Green product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

### Further information on packages

<https://www.infineon.com/packages>

1) Dimensions in mm

Revision history

## 10 Revision history

Revision	Date	Changes
1.2	2018-09-12	Revision history from 2015-05-28 updated, revision number corrected (1.0 -> 1.1) P_4.1.2: removed P_4.2.3: removed <b>Table 5:</b> inserted test conditions P_5.1.12 updated (typ 0.5 → 1.5)
1.1	2015-05-28	Brand name change to LITIX™ Power
1.0	2011-05-27	Initial datasheet for TLD5045EJ available

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2018-09-12**

**Published by**

**Infineon Technologies AG**

**81726 Munich, Germany**

**© 2018 Infineon Technologies AG.**

**All Rights Reserved.**

**Do you have a question about any aspect of this document?**

**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

**Document reference**

**TLD5045EJ\_v1.2**

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenhheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Infineon:](#)

[TLD5045EJXUMA1](#) [TLD5045EJ](#)