# High and Low Side Driver

## Features

- Floating channel designed for bootstrap operation
- Fully operational to 200V
- Tolerant to negative transient voltage, dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout for both channels
- 3.3V logic compatible
- Separate logic supply range from 3.3V to 20V
- Logic and power ground +/-5V offset
- CMOS Schmitt-triggered inputs with pull-down
- Shut down input turns off both channels
- Cross-conduction prevention logic
- Matched propagation delay for both channels
- Outputs in phase with inputs

### Description

The IR2010 is a high power, high voltage, high speed power MOSFET and IGBT driver with independent high and low side referenced output channels. Logic inputs are compatible with standard CMOS or LSTTL output, down to 3.0V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an Nchannel power MOSFET or IGBT in the high side configuration which operates up to 200 volts. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction.

## Applications

- Converters
- DC motor drive


### **Ordering Information**

| Deer Dert Neuriter |                     | Standar       | d Pack   | Onderselle Development |
|--------------------|---------------------|---------------|----------|------------------------|
| Base Part Number   | Number Package Type |               | Quantity | Orderable Part Number  |
| IR2010PBF          | PDIP14              | Tube          | 25       | IR2010PBF              |
| IR2010SPBF         | SO16W               | Tube          | 45       | IR2010SPBF             |
| IR2010SPBF         | SO16W               | Tape and Reel | 1000     | IR2010STRPBF           |

## Product Summary


| V <sub>OFFSET</sub> (max) | 200V        |
|---------------------------|-------------|
| I <sub>O+/-</sub> (typ)   | 3.0A / 3.0A |
| V <sub>OUT</sub>          | 10 – 20V    |
| t <sub>on/off</sub> (typ) | 95ns & 65ns |
| Delay Matching (max)      | 15ns        |

## **Package Options**





### **Typical Connection Diagram**



(Refer to Lead Assignments for correct configuration.) This diagram shows electrical connections only. Please refer to our Application Notes and Design Tips for proper circuit board layout



#### **Absolute Maximum Ratings**

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

| Symbol              | Definition                             | Min.             | Max.                  | Units                 |      |
|---------------------|--|------------------|-----------------------|-----------------------|------|
| V <sub>B</sub>      | High side floating supply voltage      |                  | -0.3                  | 225                   |      |
| Vs                  | High side floating supply offset volta | ge               | V <sub>B</sub> - 25   | V <sub>B</sub> + 0.3  |      |
| V <sub>HO</sub>     | High side floating output voltage      |                  | V <sub>S</sub> - 0.3  | V <sub>B</sub> + 0.3  | V    |
| V <sub>cc</sub>     | Low side fixed supply voltage          |                  | -0.3                  | 25                    | v    |
| V <sub>LO</sub>     | Low side output voltage                |                  | -0.3                  | V <sub>CC</sub> + 0.3 |      |
| V <sub>DD</sub>     | Logic supply voltage                   |                  | -0.3                  | V <sub>SS</sub> + 25  |      |
| V <sub>SS</sub>     | Logic supply offset voltage            |                  | V <sub>CC</sub> - 25  | V <sub>CC</sub> + 0.3 |      |
| V <sub>IN</sub>     | Logic input voltage (HIN, LIN & SD)    |                  | V <sub>SS</sub> - 0.3 | V <sub>DD</sub> + 0.3 |      |
| dV <sub>s</sub> /dt | Allowable offset supply voltage trans  | sient (figure 2) | _                     | 50                    | V/ns |
| D                   | Package power dissipation              | 14-Lead PDIP     | _                     | 1.6                   | W    |
| P <sub>D</sub>      | @ T <sub>A</sub> ≤ +25°C               | 16-Lead SOIC     |                       | 1.25                  | vv   |
| Dth                 | Thermal resistance, junction to        | 14-Lead PDIP     |                       | 75                    | 0000 |
| Rth <sub>JA</sub>   | Rth <sub>JA</sub> ambient              |                  | _                     | 100                   | °C/W |
| TJ                  | Junction temperature                   |                  | 150                   |                       |      |
| Ts                  | Storage temperature                    | -55              | 150                   | °C                    |      |
| TL                  | Lead temperature (soldering, 10 sec    | _                | 300                   |                       |      |

### **Recommended Operating Conditions**

The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. The  $V_s$  and  $V_{ss}$  offset rating is tested with all supplies biased at 15V differential. Typical ratings at other bias conditions are shown in figures 24 and 25.

| Symbol          | Definition                                 | Min.                | Max.                 | Units |
|-----------------|--|---------------------|----------------------|-------|
| V <sub>B</sub>  | High side floating supply absolute voltage | V <sub>S</sub> + 10 | V <sub>S</sub> + 20  |       |
| Vs              | High side floating supply offset voltage   | +                   | 200                  |       |
| V <sub>HO</sub> | High side floating output voltage          | Vs                  | V <sub>B</sub>       | V     |
| V <sub>cc</sub> | Low side fixed supply voltage              | 10                  | 20                   | -     |
| V <sub>LO</sub> | Low side output voltage                    | 0                   | V <sub>cc</sub>      |       |
| V <sub>DD</sub> | Logic supply voltage                       | V <sub>SS</sub> + 3 | V <sub>SS</sub> + 20 |       |
| V <sub>SS</sub> | Logic supply offset voltage                | -5 <sup>††</sup>    | 5                    |       |
| V <sub>IN</sub> | Logic input voltage (HIN, LIN, & SD)       | V <sub>SS</sub>     | V <sub>DD</sub>      |       |
| T <sub>A</sub>  | Ambient temperature                        | -40                 | 125                  | °C    |

+ Logic operational for  $V_S$  of -4 to +200V. Logic state held for  $V_S$  of -4V to -V<sub>BS</sub>.

++ When  $V_{DD}$  < 5V, the minimum  $V_{SS}$  offset is limited to - $V_{DD}$ 

(Please refer to the Design Tip DT97-3 for more details).

#### **Dynamic Electrical Characteristics**

 $V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ,  $V_{DD}$ ) = 15V,  $C_L$  = 1000pF and  $T_A$  = 25°C and  $V_{SS}$  = COM unless otherwise specified. The dynamic electrical characteristics are measured using the test circuit shown in figure 3.

| Symbol           | Definition                          | Figure | Min. | Тур. | Max. | Units      | Test Conditions       |
|------------------|-------------------------------------|--------|------|------|------|------------|-----------------------|
| t <sub>on</sub>  | Turn-on propagation delay           | 7      | 50   | 95   | 135  |            | $V_{S} = 0V$          |
| t <sub>off</sub> | Turn-off propagation delay          | 8      | 30   | 65   | 105  |            | V <sub>S</sub> = 200V |
| t <sub>sd</sub>  | Shutdown propagation delay          | 9      | 35   | 70   | 105  | <b>n</b> 0 | V <sub>S</sub> = 200V |
| t <sub>r</sub>   | Turn-on rise time                   | 10     |      | 10   | 20   | ns         |                       |
| t <sub>f</sub>   | Turn-off fall time                  | 11     |      | 15   | 25   |            |                       |
| MT               | Delay matching, HS & LS turn-on/off | 6      |      | —    | 15   |            |                       |


#### **Static Electrical Characteristics**

 $V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ,  $V_{DD}$ ) = 15V and  $T_A$  = 25°C and  $V_{SS}$  = COM unless otherwise specified. The  $V_{IN}$ ,  $V_{TH}$  and  $I_{IN}$  parameters are referenced to  $V_{SS}$  and are applicable to all three logic input leads: HIN, LIN and SD. The  $V_O$  and  $I_O$  parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

| Symbol             | Definition   | Figure | Min. | Тур. | Max. | Units | Test Conditions   |  |
|--------------------|--|--------|------|------|------|-------|---|--|
| V <sub>IH</sub>    | Logic "1" input voltage                                      | 12     | 9.5  | —    | —    |       | V <sub>DD</sub> = 15V   |  |
| V <sub>IL</sub>    | Logic "0" input voltage                                      | 13     | —    | —    | 6.0  |       | $v_{DD} = 15v$  |  |
| V <sub>IH</sub>    | Logic "1" input voltage                                      | 12     | 2    | —    | —    | V     | V <sub>DD</sub> = 3.3V  |  |
| V <sub>IL</sub>    | Logic "0" input voltage                                      | 13     | —    |      | 1    | v     | $v_{DD} = 3.3 v$  |  |
| V <sub>OH</sub>    | High level output voltage, $V_{BIAS}$ - $V_{O}$              | 14     | —    |      | 1.0  |       | $I_{O} = 0A$  |  |
| V <sub>OL</sub>    | Low level output voltage, $V_O$                              | 15     | —    |      | 0.1  |       | $I_0 = 0A$  |  |
| I <sub>LK</sub>    | Offset supply leakage current                                | 16     | —    |      | 50   |       | $V_B = V_S = 200V$  |  |
| I <sub>QBS</sub>   | Quiescent V <sub>BS</sub> supply current                     | 17     | —    | 70   | 210  |       |   |  |
| I <sub>QCC</sub>   | Quiescent V <sub>cc</sub> supply current                     | 18     | —    | 100  | 230  | μA    | $V_{IN} = 0V \text{ or } V_{DD}$  |  |
|                    | Quiescent V <sub>DD</sub> supply current                     | 19     | —    | 1    | 5    | μΑ    |   |  |
| I <sub>IN+</sub>   | Logic "1" input bias current                                 | 20     | —    | 20   | 40   |       | $V_{IN} = V_{DD}$   |  |
| I <sub>IN-</sub>   | Logic "0" input bias current                                 | 21     | —    |      | 1.0  |       | $V_{IN} = 0V$   |  |
| V <sub>BSUV+</sub> | V <sub>BS</sub> supply undervoltage positive going threshold | 22     | 7.5  | 8.6  | 9.7  |       |   |  |
| V <sub>BSUV-</sub> | V <sub>BS</sub> supply undervoltage negative going threshold | 23     | 7.0  | 8.2  | 9.4  | v     |   |  |
| V <sub>CCUV+</sub> | V <sub>CC</sub> supply undervoltage positive going threshold | 24     | 7.5  | 8.6  | 9.7  | V     |   |  |
| V <sub>CCUV-</sub> | V <sub>CC</sub> supply undervoltage negative going threshold | 25     | 7.0  | 8.2  | 9.4  |       |   |  |
| I <sub>O+</sub>    | Output high short circuit pulsed<br>current                  | 26     | 2.5  | 3.0  | _    | Α     | $V_{\rm O} = 0V, V_{\rm IN} = V_{\rm DD}$ $PW \le 10 \ \mu s$                                     |  |
| I <sub>O-</sub>    | Output low short circuit pulsed<br>current                   | 27     | 2.5  | 3.0  | _    |       | $V_{\rm O} = 15 {\rm V},  V_{\rm IN} = 0 {\rm V} \\ {\rm PW} \leq 10 \ \mu {\rm s} \label{eq:VO}$ |  |



## **Functional Block Diagram**







### **Lead Definitions**

| Symbol          | Description  |  |
|-----------------|--|--|
| V <sub>DD</sub> | Logic Supply   |  |
| HIN             | Logic input for high side gate driver outputs (HO), in phase |  |
| SD              | Logic input for shutdown                                     |  |
| LIN             | Logic input for low side gate driver outputs (LO), in phase  |  |
| V <sub>SS</sub> | Logic ground   |  |
| V <sub>B</sub>  | High side floating supply                                    |  |
| HO              | High side gate drive output                                  |  |
| Vs              | High side floating supply return                             |  |
| V <sub>CC</sub> | Low side supply  |  |
| LO              | Low side gate drive output                                   |  |
| COM             | Low side return  |  |

### Lead Assignments




14-Lead PDIP



16-Lead SOIC (Wide Body)



## **Application Information and Additional Details**





v

HC

LC

СОМ

 $V_{CC} = 15V$ 

V<sub>DD</sub> V<sub>CC</sub> V<sub>B</sub>

HIN

SD

LIN

0.1µF

10µF

SD O

LIN O





Figure 2. Floating Supply Voltage Transient Test Circuit










Figure 4. Switching Time Waveform Definition




Figure 6. Delay Matching Waveform Definitions

tf

10%






Figure 7A. Turn-on Time vs. Temperature




Figure 7C. Turn-on Time vs.  $V_{\text{DD}}$  Voltage






Figure 7B. Turn-on Time vs. V<sub>cc</sub>/V<sub>BS</sub> Voltage




Figure 8A. Turn-off Time vs. Temperature




Figure 8C. Turn-off Time vs. V<sub>DD</sub> Voltage



18

20




Figure 9A. Shutdown Time vs. Temperature





Figure 9C. Shutdown Time vs. V<sub>DD</sub> Voltage






Figure 9B. Shutdown Time vs. V<sub>CC</sub>/V<sub>BS</sub> Voltage

16

Vcc/VBS Supply Voltage (V)

14

max

typ




Figure 10A. Turn-on Rise Time vs. Temperature





Figure 11A. Turn-off Fall Time vs. Temperature










Figure 14B. High Level Output vs. V<sub>BIAS</sub> Voltage




Figure 15B. Low Level Output vs. V<sub>BIAS</sub> Voltage




Figure 16B. Offset Supply Current vs. Offset Voltage




Figure 15A. Low Level Output vs. Temperature






Figure 16A. Offset Supply Current vs. Temperature














Figure 18B. V<sub>CC</sub> Supply Current vs. V<sub>CC</sub> Voltage




Figure 19B. V<sub>DD</sub> Supply Current vs. V<sub>DD</sub> Voltage




Figure 18A. V<sub>cc</sub> Supply Current vs. Temperature




Figure 19A. V<sub>DD</sub> Supply Current vs. Temperature




Figure 20A. Logic "1"Input Current vs. Temperature






Figure 20B. Logic "1" Input Current vs.  $V_{DD}$  Voltage





Figure 21B. Logic "0" Input Current vs. V<sub>DD</sub> Voltage








Figure 21A. Logic "0" Input Current vs. Temperature






Figure 22. V<sub>BS</sub> Undervoltage (+) vs. Temperature















Figure 26B. Output Source Current vs. V<sub>BIAS</sub> Voltage










Figure 26A. Output Source Current vs. Temperature















Figure 31. IR2010 Tj vs. Frequency  $R_{GATE} = 33\Omega$ ,  $V_{CC} = 15V$  with IRFBC20


Figure 32. IR2010 Tj vs. Frequency  $R_{GATE} = 10\Omega$ ,  $V_{CC} = 15V$  with IRFBE50
















Figure 34. IR2010S Tj vs. Frequency  $R_{GATE} = 22\Omega$ ,  $V_{CC} = 15V$  with IRFBC30




### **Package Details**








## **Tape and Reel Details**



#### CARRIER TAPE DIMENSION FOR 16SOICW


|      | Me    | tric  | Imp   | erial |
|------|-------|-------|-------|-------|
| Code | Min   | Max   | Min   | Max   |
| A    | 11.90 | 12.10 | 0.468 | 0.476 |
| В    | 3.90  | 4.10  | 0.153 | 0.161 |
| С    | 15.70 | 16.30 | 0.618 | 0.641 |
| D    | 7.40  | 7.60  | 0.291 | 0.299 |
| E    | 10.80 | 11.00 | 0.425 | 0.433 |
| F    | 10.60 | 10.80 | 0.417 | 0.425 |
| G    | 1.50  | n/a   | 0.059 | n/a   |
| Н    | 1.50  | 1.60  | 0.059 | 0.062 |



|      | Me     | tric   | Imperial |        |  |
|------|--------|--------|----------|--------|--|
| Code | Min    | Max    | Min      | Max    |  |
| A    | 329.60 | 330.25 | 12.976   | 13.001 |  |
| В    | 20.95  | 21.45  | 0.824    | 0.844  |  |
| С    | 12.80  | 13.20  | 0.503    | 0.519  |  |
| D    | 1.95   | 2.45   | 0.767    | 0.096  |  |
| E    | 98.00  | 102.00 | 3.858    | 4.015  |  |
| F    | n/a    | 22.40  | n/a      | 0.881  |  |
| G    | 18.50  | 21.10  | 0.728    | 0.830  |  |
| Н    | 16.40  | 18.40  | 0.645    | 0.724  |  |



## **Part Marking Information**



### **Qualification Information<sup>†</sup>**

|                            |                 | Industrial <sup>††</sup><br>(per JEDEC JESD 47)   |  |  |
|----------------------------|-----------------|---|--|--|
| Qualification Level        |                 | Comments: This family of ICs has passed JEDEC's Industrial qualification. IR's Consumer qualification level is granted by extension of the higher Industrial level. |  |  |
| Moisture Sensitivity Level | 16-Lead SOIC WB | MSL3 <sup>†††</sup><br>(per IPC/JEDEC J-STD-020)  |  |  |
| RoHS Compliant             |                 | Yes   |  |  |

- † Qualification standards can be found at International Rectifier's web site http://www.irf.com/
- ++ Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.
- +++ Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.

The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

For technical support, please contact IR's Technical Assistance Center <u>http://www.irf.com/technical-info/</u>

> WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Infineon:

IR2010SPBF IR2010PBF IR2010STRPBF