

DATASHEET

2 × 12A Digital Dual Output MicroDlynx™: Non-Isolated DC-DC Power Modules

4.5V_{dc} –14.4V_{dc} input; 0.51V_{dc} to 5.5V_{dc} output; 2 × 12A Output Current

RoHS Compliant




Description

The 2 × 12A Digital Dual MicroDlynx™ power modules are non-isolated dc-dc converters that can deliver up to 2 × 12A of output current. These modules operate over a wide range of input voltage ($V_{IN} = 4.5V_{dc} - 14.4V_{dc}$) and provide precisely regulated output voltages from 0.51V_{dc} to 5.5V_{dc}, programmable via an external resistor and PMBus control. Features include a digital interface using the PMBus protocol, remote On/Off, adjustable output voltage, over current and over temperature protection. The PMBus interface supports a range of commands to both control and monitor the module. The module also includes the Tunable Loop™ feature that allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.

Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment
- Industrial equipment



Features

- Compliant to RoHS Directive 2011/65/EU and amended Directive (EU) 2015/863
- Compatible in a Pb-free or SnPb reflow environment
- Compliant to REACH Directive (EC) No 1907/2006
- Compliant to IPC-9592 (September 2008), Category 2, Class II
- Wide Input voltage range ($4.5V_{dc}$ - $14.4V_{dc}$)
- Each Output voltage programmable from $0.6V_{dc}$ to $5.5V_{dc}$ via external resistor. Digitally adjustable down to $0.51V_{dc}$
- Small size: 20.32 mm x 11.43 mm x 8.5 mm (0.8 in x 0.45 in x 0.335 in)
- Wide operating temperature range -40°C to 85°C
- Digital interface through the PMBus™ # protocol
- Tunable Loop™ to optimize dynamic output voltage response
- Power Good signal for each output
- Fixed switching frequency with capability of external synchronization
- 180° Out-of-phase to reduce input ripple
- Output overcurrent protection (non-latching)
- Output Overvoltage protection
- Over temperature protection
- Remote On/Off
- Ability to sink and source current
- Start up into Pre-biased output
- Cost efficient open frame design
- ANSI/UL* 62368-1 and CAN/CSA† C22.2 No. 62368-1 Recognized, DIN VDE‡ 0868-1/A11:2017 (EN62368-1:2014/A11:2017)
- ISO** 9001 and ISO 14001 certified manufacturing facilities

FOOTNOTES

* UL is a registered trademark of Underwriters Laboratories, Inc.

† CSA is a registered trademark of Canadian Standards Association.

‡ VDE is a trademark of Verband Deutscher Elektrotechniker e.V.

** ISO is a registered trademark of the International Organization of Standards

The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)

Technical Specifications

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Symbol	Min	Max	Unit
Input Voltage Continuous	All	V_{IN1} and V_{IN2}	-0.3	15	V
VS+1, VS+2, SMBALERT#	All		-0.3	7	V
CLK, DATA, SYNC	All		-0.3	3.6	V
Operating Ambient Temperature (see Thermal Considerations section)	All	T_A	-40	85	°C
Storage Temperature	All	T_{stg}	-55	125	°C

Electrical Specifications

Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Typ	Max	Unit
Operating Input Voltage	All	V_{IN1} and V_{IN2}	4.5	—	14.4	V_{dc}
Maximum Input Current ($V_{IN}=4.5V$ to $14.4V$, $I_O=I_{O,max}$)	All	$I_{IN1,max}$ & $I_{IN2,max}$			23	A_{dc}
Input No Load Current ($V_{IN} = 12V_{dc}$, $I_O = 0$, module enabled)	$V_{O,set} = 0.6V_{dc}$	$I_{IN1,No\ load}$ & $I_{IN2,No\ load}$		72		mA
	$V_{O,set} = 5.5V_{dc}$	$I_{IN1,No\ load}$ & $I_{IN2,No\ load}$		210		mA
Input Stand-by Current ($V_{IN} = 12V_{dc}$, module disabled)	All	$I_{IN1,stand-by}$ & $I_{IN2,stand-by}$		14		mA
Inrush Transient	All	I_1^2t & I_2^2t			1	A^2s
Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, $1\mu H$ source impedance; $V_{IN} = 4.5$ to $14V$, $I_O = I_{O,max}$; See Test Configurations)	All	Both Inputs		25		mAp-p
Input Ripple Rejection (120Hz)	All	Both Inputs		-68		dB
Output Voltage Set-point (with 0.1% tolerance for external resistor used to set output voltage)	All	$V_{O1,set}$ & $V_{O2,set}$	-1.0		+1.0	% $V_{O,set}$
Output Voltage (Over all operating input voltage, resistive load, and temperature conditions until end of life)	All	$V_{O1,set}$ & $V_{O2,set}$	-3.0	—	+3.0	% $V_{O,set}$
Adjustment Range (selected by an external resistor) (Some output voltages may not be possible depending on the input voltage – see Feature Descriptions Section) *0.51V possible through PMBus command	All	V_{O1} & V_{O2}	0.6*		5.5	V_{dc}
PMBus Adjustable Output Voltage Range	All	$V_{O1,adj}$, $V_{O2,adj}$	-15	0	+10	% $V_{O,set}$
PMBus Output Voltage Adjustment Step Size	All	Both Outputs	0.4			% $V_{O,set}$
Remote Sense Range	All	Both Outputs			0.5	V_{dc}
Output Regulation (for $V_O \geq 2.5V_{dc}$) Line ($V_{IN}=V_{IN,min}$ to $V_{IN,max}$) Load ($I_O=I_{O,min}$ to $I_{O,max}$)	All	Both Outputs		—	+0.4	% $V_{O,set}$
	All	Both Outputs		—	10	mV
	All	Both Outputs		—	5	mV
Output Regulation (for $V_O < 2.5V_{dc}$) Line ($V_{IN}=V_{IN,min}$ to $V_{IN,max}$) Load ($I_O=I_{O,min}$ to $I_{O,max}$) Temperature ($T_{ref}=T_A$, min to T_A , max)	All	Both Outputs		—	5	mV
	All	Both Outputs		—	10	mV
	All	Both Outputs		—	0.4	% $V_{O,set}$

Technical Specifications (continued)

Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Typ	Max	Unit
Output Ripple and Noise on nominal output at 25°C ($V_{IN}=V_{IN, nom}$ and $I_O=I_{O, min}$ to $I_{O, max}$ $C_O = 2X0.1+2x47\mu F$ per output) Peak-to-Peak (5Hz to 20MHz bandwidth) RMS (5Hz to 20MHz bandwidth)	All All		—	50 20	100 38	mV _{pk-pk} mV _{rms}
External Capacitance ¹ Without the Tunable Loop™ ESR $\geq 1\text{ m}\Omega$	All	$C_{O, max}$	2x47	—	2x47	μF
With the Tunable Loop™ ESR $\geq 0.15\text{ m}\Omega$ ESR $\geq 10\text{ m}\Omega$	All All	$C_{O, max}$ $C_{O, max}$		— —	1000 5000	μF μF
Output Current (in either sink or source mode)	All	I_O	0		12X2	Adc
Output Current Limit Inception (Hiccup Mode) (current limit does not operate in sink mode)	All	$I_{O, lim}$		150		% $I_{O, max}$
Output Short-Circuit Current ($V_O \leq 250\text{mV}$) (Hiccup Mode)	All	$I_{O1, s/c}, I_{O1, s/c}$		6		A _{rms}
Efficiency $V_{IN}=12V_{dc}$, $T_A=25^\circ C$ $I_O=I_{O, max}$, $V_O=V_{O, set}$	$V_{O, set} = 0.6V_{dc}$ $V_{O, set} = 1.2V_{dc}$ $V_{O, set} = 1.8V_{dc}$ $V_{O, set} = 2.5V_{dc}$ $V_{O, set} = 3.3V_{dc}$ $V_{O, set} = 5.0V_{dc}$	η_1, η_2 η_1, η_2 η_1, η_2 η_1, η_2 η_1, η_2 η_1, η_2		79 88 91 93 94 95		% % % % % %
Switching Frequency	All	f_{sw}	—	500	—	kHz
Frequency Synchronization	All					
Synch Frequency ($2 \times f_{switch}$)				1000		kHz
Synchronization Frequency Range	All		-5%		+5%	kHz
High-Level Input Voltage	All	V_{IH}	2.0			V
Low-Level Input Voltage	All	V_{IL}			0.4	V
Minimum Pulse Width, SYNC	All	t_{SYNC}	100			ns
Maximum SYNC rise time	All	t_{sync_SH}			100	ns

¹External capacitors may require using the new Tunable Loop™ feature to ensure that the module is stable as well as getting the best transient response. See the Tunable Loop™ section for details.

General Specifications

Parameter	Device	Min	Typ	Max	Unit
Calculated MTBF ($I_O=0.8I_{O, max}$, $T_A=40^\circ C$) Telecordia Issue 3 Method 1 Case 3	All		75,767,425		Hours
Weight		—	4.5 (0.16)	—	g (oz.)

Technical Specifications (continued)

Feature Specifications

Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Device	Symbol	Min	Typ	Max	Unit
On/Off Signal Interface ($V_{IN}=V_{IN, min}$ to $V_{IN, max}$; open collector or equivalent, Signal referenced to GND)						
Device Code with no suffix – Negative Logic (See Ordering Information) (On/OFF pin is open collector/drain logic input with external pull-up resistor; signal referenced to GND) Logic High (Module OFF)						
Input High Current	All	I_{IH1}, I_{IH2}	—	—	1	mA
Input High Voltage	All	V_{IH1}, V_{IH2}	2	—	$V_{IN, max}$	V_{dc}
Logic Low (Module ON)						
Input low Current	All	I_{IL1}, I_{IL2}	—	—	20	μA
Input Low Voltage	All	V_{IL1}, V_{IL2}	-0.2	—	0.6	V_{dc}
Turn-On Delay and Rise Times						
($V_{IN}=V_{IN, nom}$, $I_O=I_{O, max}$, V_O to within $\pm 1\%$ of steady state) Case 1: On/Off input is enabled and then input power is applied (delay from instant at which $V_{IN} = V_{IN, min}$ until $V_O = 10\%$ of $V_{O, set}$)	All	T_{delay1} , T_{delay2}	—	2	—	msec
Case 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which $V_{on/off}$ is enabled until $V_O = 10\%$ of $V_{O, set}$)	All	T_{delay1} , T_{delay2}	—	800	—	μsec
Output voltage Rise time (time for V_O to rise from 10% of $V_{O, set}$ to 90% of $V_{O, set}$)	All	T_{rise1} , T_{rise2}	—	6	—	msec
Output voltage overshoot ($T_A = 25^\circ C$, $V_{IN} = V_{IN, MIN}$ to $V_{IN, max}$, $I_O = I_{O, min}$ to $I_{O, max}$) With or without maximum external capacitance		Both Outputs			3.0	$\%V_{O, set}$
Over Temperature Protection (See Thermal Considerations section)	All	T_{ref}		135		$^\circ C$
PMBus Over Temperature Warning Threshold*	All	T_{WARN}		125		$^\circ C$
Input Undervoltage Lockout						
Turn-on Threshold	All	Both Inputs			4.5	V_{dc}
Turn-off Threshold	All	Both Inputs			4.25	V_{dc}
Hysteresis	All	Both Inputs	0.15	0.2		V_{dc}
PMBus Adjustable Input Under Voltage Lockout Thresholds	All	Both Inputs	4		14	V_{dc}
Resolution of Adjustable Input Under Voltage Threshold	All	Both Inputs			250	mV
PGOOD (Power Good)						
Signal Interface Open Drain, $V_{supply} \leq 5VDC$						
Overvoltage threshold for PGOOD ON	All	Both Outputs		108.33		$\%V_{O, set}$
Overvoltage threshold for PGOOD OFF	All	Both Outputs		112.5		$\%V_{O, set}$
Undervoltage threshold for PGOOD ON	All	Both Outputs		91.67		$\%V_{O, set}$
Undervoltage threshold for PGOOD OFF	All	Both Outputs		87.5		$\%V_{O, set}$
Pulldown resistance of PGOOD pin	All	Both Outputs		40	70	Ω
Sink current capability into PGOOD pin	All	Both Outputs			5	mA

* Over temperature Warning – Warning may not activate before alarm and unit may shutdown before warning

Technical Specifications (continued)

Digital Interface Specifications

Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Conditions	Symbol	Min	Typ	Max	Unit
PMBus Signal Interface Characteristics						
Input High Voltage (CLK, DATA)		V_{IH}	2.1			V
Input Low Voltage (CLK, DATA)		V_{IL}			0.8	V
Input high level current (CLK, DATA)		I_{IH}	-10		10	μA
Input low level current (CLK, DATA)		I_{IL}	-10		10	mA
Output Low Voltage (CLK, DATA, SMBALERT#)	$I_{OUT}=2mA$	V_{OL}			0.4?	V
Output high level open drain leakage current (DATA, SMBALERT#)	$V_{OUT}=3.6V$	I_{OH}	0		10	μA
Pin capacitance		C_O		0	1	pF
PMBus Operating frequency range	Slave Mode	F_{PMB}	10		400	kHz
Data hold time	Receive Mode Transmit Mode	$t_{HD:DAT}$	0 300			ns
Data setup time		$t_{SU:DAT}$	250			ns
Measurement System Characteristics						
Output current measurement range		I_{RNG}	0		18	A
Output current measurement accuracy (at 25°C)		I_{ACC}			± 1	A
V_{OUT} measurement range		$V_{OUT(rng)}$	0.5		5.8	V
V_{OUT} measurement accuracy			-2		2	%

Technical Specifications (continued)

Characteristic Curves

The following figures provide typical characteristics for the 2x12A Digital MicroDlynx™ at 0.6V_o and 25°C




Figure 1. Converter Efficiency versus output current




Figure 2. Derating Output Current versus Ambient Temperature and Airflow.




Figure 3. Typical output ripple and noise ($C_o = 2 \times 0.1\mu F + 2 \times 47\mu F$ ceramic, $V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).




Figure 4. Transient Response to Dynamic Load Change from 50% to 100% on one output at 12V_{in}, $C_{out} = 2 \times 47\mu F + 7 \times 330\mu F$, $C_{Tune} = 12nF$, $R_{Tune} = 300\Omega$




Figure 5. Typical Start-up Using On/Off Voltage ($V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).




Figure 6. Typical Start-up Using Input Voltage ($V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).

Technical Specifications (continued)

Characteristic Curves (continued)

The following figures provide typical characteristics for the 2x12A Digital MicroDlynx™ at 1.2V_o and 25°C




Figure 7. Converter Efficiency versus output current




Figure 8. Derating Output Current versus Ambient Temperature and Airflow.




Figure 9. Typical output ripple and noise ($C_o = 2 \times 0.1\mu F + 2 \times 47\mu F$ ceramic, $V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).




Figure 10. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12V_{in}, $C_{out} = 3 \times 47\mu F + 3 \times 330\mu F$, $C_{Tune} = 2700pF$ & $R_{Tune} = 300\Omega$




Figure 11. Typical Start-up Using On/Off Voltage ($V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).




Figure 12. Typical Start-up Using Input Voltage ($V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).

Technical Specifications (continued)

Characteristic Curves (continued)

The following figures provide typical characteristics for the 2x12A Digital MicroDlynx™ at 1.8V_o and 25°C




Figure 13. Converter Efficiency versus output current




Figure 14. Derating Output Current versus Ambient Temperature and Airflow.




Figure 15. Typical output ripple and noise ($C_o = 2 \times 0.1\mu F + 2 \times 47\mu F$ ceramic, $V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).




Figure 16. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12V_{in}, $C_{out} = 3 \times 47\mu F + 2 \times 330\mu F$, $C_{Tune} = 1800pF$ & $R_{Tune} = 300\Omega$




Figure 17. Typical Start-up Using On/Off Voltage ($V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).




Figure 18. Typical Start-up Using Input Voltage ($V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).

Technical Specifications (continued)

Characteristic Curves (continued)

The following figures provide typical characteristics for the 2x12A Digital MicroDlynx™ at 2.5V_o and 25°C




Figure 19. Converter Efficiency versus output current




Figure 20. Derating Output Current versus Ambient Temperature and Airflow.




Figure 21. Typical output ripple and noise ($C_o = 2 \times 0.1\mu F + 2 \times 47\mu F$ ceramic, $V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).




Figure 22. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12V_{in}, $C_{out} = 3 \times 47\mu F + 2 \times 330\mu F$, $C_{Tune} = 1500pF$ & $R_{Tune} = 300\Omega$




Figure 23. Typical Start-up Using On/Off Voltage ($V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).




Figure 24. Typical Start-up Using Input Voltage ($V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).

Technical Specifications (continued)

Characteristic Curves (continued)

The following figures provide typical characteristics for the 2x12A Digital MicroDlynx™ at 3.3V_o and 25°C




Figure 25. Converter Efficiency versus output current




Figure 26. Derating Output Current versus Ambient Temperature and Airflow.




Figure 27. Typical output ripple and noise ($C_o = 2 \times 0.1\mu F + 2 \times 47\mu F$ ceramic, $V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).




Figure 28. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12V_{in}, $C_{out} = 3 \times 47\mu F + 1 \times 330\mu F$, $C_{Tune} = 1200pF$ & $R_{Tune} = 300\Omega$




Figure 29. Typical Start-up Using On/Off Voltage ($V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).




Figure 30. Typical Start-up Using Input Voltage ($V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).

Technical Specifications (continued)

Characteristic Curves (continued)

The following figures provide typical characteristics for the 2x12A Digital MicroDlynx™ at 5V_o and 25°C




Figure 31. Converter Efficiency versus output current




Figure 32. Derating Output Current versus Ambient Temperature and Airflow.




Figure 33. Typical output ripple and noise ($C_o = 2 \times 0.1\mu F + 2 \times 47\mu F$ ceramic, $V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).




Figure 34. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12V_{in}, $C_{out} = 6 \times 47\mu F$, $C_{Tune} = 470pF$ & $R_{Tune} = 300\Omega$




Figure 35. Typical Start-up Using On/Off Voltage ($V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).




Figure 36. Typical Start-up Using Input Voltage ($V_{IN} = 12V$, $I_o = I_{o1,max}, I_{o2,max}$).

Technical Specifications (continued)

Design Considerations

Input Filtering

The 2 × 12A Digital Dual MicroDlynx™ module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 37 shows the input ripple voltage for various output voltages at 2 × 12A of load current with 2x22 μ F or 3x22 μ F ceramic capacitors and an input of 12V.




Figure 37. Input ripple voltage for various output voltages with 4x22 μ F or 6x22 μ F ceramic capacitors at the input (2 x 12A load). Input voltage is 12V.

Output Filtering

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with 0.1 μ F ceramic and 22 μ F ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. Figure 38 provides output ripple information for different external capacitance values at various V_o and a full load current of 2 × 12A. For stable operation of the

module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table. Optimal performance of the module can be achieved by using the Tunable Loop™ feature described later in this data sheet.




Figure 38. Output ripple voltage for various output voltages with total external 4x47 μ F, 6x47 μ F or 8x47 μ F ceramic capacitors at the output (2 x 12A load). Input voltage is 12V.

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL ANSI/UL* 62368-1 and CAN/CSA* C22.2 No. 62368-1 Recognized, DIN VDE 0868-1/A11:2017 (EN62368-1:2014/A11:2017)

For the converter output to be considered meeting the Requirements of safety extra-low voltage (SELV) or ES1, the input must meet SELV/ES1 requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV. The input to these units is to be provided with a fast-acting fuse with a maximum rating of 30A (voltage rating 125V_{ac}) in the positive input lead. (Littelfuse 456 Series or equivalent)

Technical Specifications (continued)

Analog Feature Descriptions

Remote On/Off

The module can be turned ON and OFF either by using the ON/OFF pin (Analog interface) or through the PMBus interface (Digital). The module can be configured in a number of ways through the PMBus interface to react to the two ON/OFF inputs:

- Module ON/OFF can be controlled only through the analog interface (digital interface ON/OFF commands are ignored)
- Module ON/OFF can be controlled only through the PMBus interface (analog interface is ignored)
- Module ON/OFF can be controlled by either the analog or digital interface

The default state of the module (as shipped from the factory) is to be controlled by the analog interface only. If the digital interface is to be enabled, or the module is to be controlled only through the digital interface, this change must be made through the PMBus. These changes can be made and written to non-volatile memory on the module so that it is remembered for subsequent use.

Analog On/Off

The 2 × 12A Digital Dual MicroDlynx™ power modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available. In the Positive Logic On/Off option, (device code suffix “4” – see Ordering Information), the module turns ON during a logic High on the On/Off pin and turns OFF during a logic Low. With the Negative Logic On/Off option, (no device code suffix, see Ordering Information), the module turns OFF during logic High and ON during logic Low. The On/Off signal should be always referenced to ground. For either On/Off logic option, leaving the On/Off pin disconnected will turn the module ON when input voltage is present.


For positive logic modules, the circuit configuration for using the On/Off pin is shown in Figure 39. When the external transistor is in the OFF state, the internal transistor Q1 is turned ON, and the internal PWM Enable# signal (normally low) is pulled low causing the module to be ON. When ext. transistor is turned ON, the On/Off pin is pulled low, and the internal PWM Enable# signal (normally low) is pulled high and the module is OFF. For negative logic On/Off modules, the circuit configuration is shown in Fig. 40. When external transistor is in the OFF state, the On/Off pin is pulled high, transistor Q1 is turned ON and the internal

PWM Enable signal is pulled low and the module is OFF. To turn the module ON, the external transistor is turned ON pulling the On/Off pin low, turning transistor Q1 OFF resulting in the PWM Enable pin going high and the module turns ON

Digital On/Off

Please see the Digital Feature Descriptions section.

Output 1



Output 2





Figure 39. Circuit configuration for using positive On/Off logic.

Output 1



Output 2




Figure 40. Circuit configuration for using negative On/Off logic.

Technical Specifications (continued)

Monotonic Start-up and Shutdown

The module has monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

Startup into Pre-biased Output

The module can start into a prebiased output as long as the prebias voltage is 0.5V less than the set output voltage.

Analog Output Voltage Programming

The voltage of each output can be programmed to any voltage from 0.6Vdc to 5.5Vdc by connecting a resistor between the 2 Trims and SIG_GND pins of the module. Restrictions on the output voltage set point depending on the input voltage are shown in the Output Voltage vs. Input Voltage Set Point Area plot in Fig. 41. The Upper Limit curve shows that for output voltages lower than 1V, the input voltage must be lower than the maximum of 14.4V. When the output voltage is trimmed lower than 0.6V, then the max input voltage shall be reduced by the same factor. Currently the max input voltage for 0.6Vout is 13V. The Lower Limit curve shows that for output voltages higher than 0.6V, the input voltage needs to be larger than the minimum of 4.5V.





Figure 41. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.



Caution – Do not connect SIG_GND to GND elsewhere in the layout

Figure 42. Circuit configuration for programming output voltage using an external resistor.

Without an external resistor between Trim and SIG_GND pins, the output of the module will be 0.6Vdc. To calculate the value of the trim resistor, R_{trim} for a desired output voltage, should be as per the following equation:

$$R_{trim} = \left[\frac{12}{(V_o - 0.6)} \right] K\Omega$$

R_{trim} is the external resistor in $k\Omega$

V_o is the desired output voltage.

Table 1 provides R_{trim} values required for some common output voltages.

$V_{O, set} (V)$	$R_{trim} (K\Omega)$
0.6	Open
0.9	40
1.0	30
1.2	20
1.5	13.33
1.8	10
2.5	6.316
3.3	4.444
5.0	2.727

Table 1

Digital Output Voltage Adjustment

Please see the Digital Feature Descriptions section.

Remote Sense

The power module has a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage between the sense pins ($VS+$ and $VS-$) for each of the 2 outputs. The voltage drop between the sense pins and the VOUT and GND pins of the module should not exceed 0.5V. If there is an inductor being used on the module output, then the tunable loop feature of the module should be used to ensure module stability with the proposed sense point location. If the simulation tools and loop feature of the module are not being used, then the remote sense should always be connected before the inductor. The sense trace should also be kept away from potentially noisy areas of the board

Analog Voltage Margining

Output voltage margining can be implemented in the module by connecting a resistor, $R_{margin-up}$, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, $R_{margin-down}$, from the Trim pin to output pin for margining-down. Figure 43 shows the circuit

Technical Specifications (continued)

Analog Voltage Margining (continued)

configuration for output voltage margining. The POL Programming Tool, available at omnionpower.com under the Downloads section, also calculates the values of $R_{\text{margin-up}}$ and $R_{\text{margin-down}}$ for a specific output voltage and % margin. Please consult your local OmniOn technical representative for additional details.




Figure 43. Circuit Configuration for margining Output voltage.

Voltage Margining

Please see the Digital Feature Descriptions section.

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is equipped with internal current limiting circuitry and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range.

Digital Adjustable Overcurrent Warning

Please see the Digital Feature Descriptions section.

Overtemperature Protection

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shut down if the overtemperature threshold of 135°C(typ) is exceeded at the thermal reference point T_{ref} . Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

Digital Temperature Status via PMBus

Please see the Digital Feature Descriptions section.

Digitally Adjustable Output Over and Under Voltage Protection

Please see the Digital Feature Descriptions section.

Input Undervoltage Lockout

At input voltages below the input undervoltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

Digitally Adjustable Input Undervoltage Lockout

Please see the Digital Feature Descriptions section.

Digitally Adjustable Power Good Thresholds

Please see the Digital Feature Descriptions section.

Synchronization

The module switching frequency can be synchronized to a signal with an external frequency within a specified range. Synchronization can be done by using the external signal applied to the SYNC pin of the module as shown in Fig. 45, with the converter being synchronized by the rising edge of the external signal. The module switches at half the SYNC frequency. The Electrical Specifications table specifies the requirements of the external SYNC signal. If the SYNC pin is not used, the module will free run at the default switching frequency. If synchronization is not being used, connect the SYNC pin to SIG_GND.




Figure 44. External source connections to synchronize switching frequency of the module.

Technical Specifications (continued)

Measuring Output Current, Output Voltage and Temperature

Please see the Digital Feature Descriptions section.

Tunable Loop™

The module has a feature that optimizes transient response of the module called Tunable Loop™.

External capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise (see Figure 38) and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response. Larger values of external capacitance could also cause the module to become unstable.

The Tunable Loop™ allows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable Loop™ is implemented by connecting a series R-C between the VS+ and TRIM pins of the module, as shown in Fig. 45. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.




Figure 45. Circuit diagram showing connection of R_{TUNE} and C_{TUNE} to tune the control loop of the module.

Recommended values of R_{TUNE} and C_{TUNE} for different output capacitor combinations are given in Table 2. Table 2 shows the recommended values of R_{TUNE} and C_{TUNE} for different values of ceramic output capacitors up to 1000uF that might be needed for an application to meet output ripple and noise requirements. Selecting R_{TUNE} and C_{TUNE} according to Table 2 will ensure stable operation of the module.

In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of R_{TUNE} and C_{TUNE} in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 6A to 12A step change (50% of full load), with an input voltage of 12V.

Please contact your OmniOn technical representative to obtain more details of this feature as well as for guidelines on how to select the right value of external R-C to tune the module for best transient performance and stable operation for other output capacitance values.

C_o	3x47 μ F	4x47 μ F	6x47 μ F	10x47 μ F	20x47 μ F
R_{TUNE}	300	300	300	300	300
C_{TUNE}	220pF	330pF	1000pF	1800pF	3900pF

Table 2. General recommended values of R_{TUNE} and C_{TUNE} for $V_{in}=12V$ and various external ceramic capacitor combinations.

V_o	5V	3.3V	2.5V	1.8V	1.2V	0.6V
C_o	6x47 μ F	3x47 μ F + 330 μ F Polymer	3x47 μ F + 2x330 μ F Polymer	3x47 μ F + 2x330 μ F Polymer	3x47 μ F + 3x330 μ F Polymer	2x47 μ F + 7x330 μ F Polymer
R_{TUNE}	300	300	300	300	300	300
C_{TUNE}	470pF	1200pF	1500pF	1800pF	2700pF	12nF
ΔV	84mV	39mV	30mV	27mV	20mV	10mV

Table 3. Recommended values of R_{TUNE} and C_{TUNE} to obtain transient deviation of 2% of V_{out} for a 6A load with $V_{in}=12V$

Note: The capacitors used in the Tunable Loop tables are 47 μ F/2 m Ω ESR ceramic and 330 μ F/12m Ω ESR polymer capacitors.

Technical Specifications (continued)

Digital Feature Descriptions

PMBus Interface Capability

The 2 × 12A Digital Dual MicroDlynx™ power modules have a PMBus interface that supports both communication and control. The PMBus Power Management Protocol Specification can be obtained from www.pmbus.org. The modules support a subset of version 1.1 of the specification (see Table 6 for a list of the specific commands supported). Most module parameters can be programmed using PMBus and stored as defaults for later use.


All communication over the module PMBus interface must support the Packet Error Checking (PEC) scheme. The PMBus master must generate the correct PEC byte for all transactions, and check the PEC byte returned by the module.

The module also supports the SMBALERT# response protocol whereby the module can alert the bus master if it wants to talk. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

The module has non-volatile memory that is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory, only those specifically identified as capable of being stored can be saved (see Table 6 for which command parameters can be saved to non-volatile storage).

PMBus Data Format

For commands that set thresholds, voltages or report such quantities, the module supports the “Linear” data format among the three data formats supported by PMBus. The Linear Data Format is a two byte value with an 11-bit, two’s complement mantissa and a 5-bit, two’s complement exponent. The format of the two data bytes is shown below:



The value of the number is then given by

$$\text{Value} = \text{Mantissa} \times 2^{\text{Exponent}}$$

PMBus Addressing

The power module can be addressed through the PMBus using a device address. The module has 64

possible addresses (0 to 63 in decimal) which can be set using resistors connected from the ADDR0 and ADDR1 pins to SIG_GND. Note that some of these addresses (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 40, 44, 45, 55 in decimal) are reserved according to the SMBus specifications and may not be useable. The address is set in the form of two octal (0 to 7) digits, with each pin setting one digit. The ADDR1 pin sets the high order digit and ADDR0 sets the low order digit. The resistor values suggested for each digit are shown in Table 4 (1% tolerance resistors are recommended). Note that if either address resistor value is outside the range specified in Table 4, the module will respond to address 127.

Digit	Resistor Value (KΩ)
0	11
1	18.7
2	27.4
3	38.3
4	53.6
5	82.5
6	127
7	187

Table 4

The user must know which I²C addresses are reserved in a system for special functions and set the address of the module to avoid interfering with other system operations. Both 100kHz and 400kHz bus speeds are supported by the module. Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 in the SMBus specification V2.0 for the 400kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus web site, smbus.org.




Figure 46. Circuit showing connection of resistors used to set the PMBus address of the module.

Technical Specifications (continued)

PAGE

Both the outputs of the module can be configured, controlled and monitored through only one physical address

Format	Unsigned Binary							
Bit Position	7	6	5	4	3	2	1	0
Access	r/w	r	r	r	r	r	r	r/w
Function	PA	X	X	X	X	X	X	P0
Default Value	0	X	X	X	X	X	X	0

PAGE Command Truth Table

PA	P0	Logic Results
0	0	All Commands address first output
0	1	All Commands address second output
1	0	Illegal input, Ignore write
1	1	All Commands address both outputs

If PAGE=11, then any read commands affect the first channel. Any value to ready-only registers is ignored.

Operation (01h)

This is a paged register. The OPERATION command can be use to turn the module on or off in conjunction with the ON/OFF pin input. It is also used to margin up or margin down the output voltage

PMBus Enabled On/Off

The module can also be turned on and off via the PMBus interface. The OPERATION command is used to actually turn the module on and off via the PMBus, while the ON_OFF_CONFIG command configures the combination of analog ON/OFF pin input and PMBus commands needed to turn the module on and off. Bit [7] in the OPERATION command data byte enables the module, with the following functions:

0 : Output is disabled

1 : Output is enabled

This module uses the lower five bits of the ON_OFF_CONFIG data byte to set various ON/OFF options as follows:

Bit Position	4	3	2	1	0
Access	r/w	r/w	r/w	r	r
Function	PU	CMD	CPR	POL	CPA
Default Value	1	0	1	1	0

PU: Sets the default to either operate any time input power is present or for the ON/OFF to be controlled by the analog ON/OFF input and the PMBus OPERATION command. This bit is used together with the CP, CMD and ON bits to determine startup.

Bit Value	Action
0	Module powers up any time power is present regardless of state of the analog ON/OFF pin
1	Module does not power up until commanded by the analog ON/OFF pin and the OPERATION command as programmed in bits [2:0] of the ON_OFF_CONFIG register.

CMD: The CMD bit controls how the device responds to the OPERATION command.

Bit Value	Action
0	Module ignores the ON bit in the OPERATION command
1	Module responds to the ON bit in the OPERATION command

CPR: Sets the response of the analog ON/OFF pin. This bit is used together with the CMD, PU and ON bits to determine startup.

Bit Value	Action
0	Module ignores the analog ON/OFF pin, i.e.ON/OFF is only controlled through the PMBUS via the
1	Module requires the analog ON/OFF pin to be asserted to start the unit

CPA: Sets the action of the analog ON/OFF pin when turning the controller OFF. This bit is internally read and cannot be modified by the user

PMBus Adjustable Soft Start Rise Time

The soft start rise time can be adjusted in the module via PMBus. When setting this parameter, make sure that the charging current for output capacitors can be delivered by the module in addition to any load current to avoid nuisance tripping of the overcurrent protection circuitry during startup. The TON_RISE command sets the rise time in ms, and allows choosing soft start times between 600µs and 9ms, with possible values listed in Table 5. Note that the exponent is fixed at -4 (decimal) and the upper two bits of the mantissa are also fixed at 0.

Rise Time	Exponent	Mantissa
600µs	11100	00000001010
900µs	11100	00000001110
1.2ms	11100	00000010011
1.8ms	11100	00000011101
2.7ms	11100	00000101011
4.2ms	11100	00001000011
6.0ms	11100	00001100000
9.0ms	11100	00010010000

Table 5

Technical Specifications (continued)

Output Voltage Adjustment Using the PMBus

The VREF_TRIM parameter is important for a number of PMBus commands related to output voltage trimming, and margining. Each of the 2 output voltages of the module can be set as the combination of the voltage divider formed by R_{Trim1} and a 20kΩ upper divider resistor inside the module, and the internal reference voltage of the module. The reference voltage V_{REF} is nominally set at 600mV, and the output regulation voltage is then given by:

$$V_{OUT.1} = \left[\frac{20000 + R_{Trim1}}{R_{Trim1}} \right] \times V_{REF}$$

$$V_{OUT.2} = \left[\frac{20000 + R_{Trim2}}{R_{Trim2}} \right] \times V_{REF}$$

Hence the module output voltages shall be dependent on the value of R_{Trim1} and R_{Trim2} which are connected external to the module.

The VREF_TRIM parameter is used to apply a fixed offset voltage to the reference voltage can be specified using the “Linear” format and two bytes. The exponent is fixed at –9 (decimal). The resolution of the adjustment is 7 bits, with a resulting step size of approximately 0.4%. The maximum trim range is -20% to +10% of the nominal reference voltage (600mV) in 2mV steps. Possible values range from -120mV to +60mV. The exception is at 0.6V_{out} where the allowable trim range is only -90mV to +60mV to prevent the module from operating at lower than 0.51V_{dc}. When trimming the voltage below 0.6V, the module max. input voltage operating point also reduces proportionally. As shown earlier in Fig.41, the maximum permissible input voltage is 13V. For any voltage trimmed below 0.6V, the maximum input voltage will have to be reduced by the same factor.

When PMBus commands are used to trim or margin the output voltage, the value of V_{REF} is what is changed inside the module, which in turn changes the regulated output voltage of the module.

The nominal output voltage of the module is adjustable with a minimum step size of 0.4% over a +10% to -20% range from nominal using the VREF_TRIM command over the PMBus.

The VREF_TRIM command can be used to apply a fixed offset voltage to either of the output voltage command value using the “Linear” mode with the

exponent fixed at –9 (decimal). The value of the offset voltage is given by

$$V_{REF(offset)} = V_{REF_TRIM} \times 2^{-9}$$

This offset voltage shall be added to the voltage set through the divider ratio and nominal V_{REF} to produce the trimmed output voltage. If a value outside of the +10%/-20% adjustment range is given with this command, the module will set it's output voltage to the upper or lower limit value (as if VOUT_TRIM, assert SMBALRT#, set the CML bit in STATUS_BYTE and the invalid data bit in STATUS_CML.)

Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 20mV.

- The internal reference voltage is 0.6V. So we need to determine how the 20mV translates to a change in the internal reference voltage.
- Divider Ratio = $V_{ref}/V_{out} = 0.6/1.8 = 0.33$
- Hence a 20mV change at 1.8V_o requires a $0.33 \times 20mV = 6.6mV$ change in the reference voltage.
- $V_{ref(offset)} = - (6.6)/1000 = - 0.0066$ Volts (- sign since we are trimming down)
- $V_{ref(offset)} = V_{ref_Trim} \times 2^{-9}$
- $V_{ref_Trim} = V_{ref(offset)} \times 512$
- $V_{ref_Trim} = -0.0066 \times 512 = -3.3 = -3$ (rounded to nearest integer)

Output Voltage Margining Using the PMBus

Each output of the module can also have its output voltage margined via PMBus commands. The command STEP_VREF_MARGIN_HIGH shall set the margin high voltage, while the command STEP_VREF_MARGIN_LOW sets the margin low voltage. Both the STEP_VREF_MARGIN_HIGH and STEP_VREF_MARGIN_LOW commands shall use the “Linear” mode with the exponent fixed at –9 (decimal). Two bytes shall be used for the mantissa with the upper bit [7] of the high byte shall be fixed at 0. The actual margined output voltage shall be a combination of the STEP_VREF_MARGIN_HIGH or STEP_VREF_MARGIN_LOW and the VREF_TRIM values as shown below. The net permissible voltage range change shall be -30% to +10% for the margin high command and -20% to 0% for the margin low command

$$V_{REF(MH)} = (STEP_VREF_MARGIN_HIGH + VREF_TRIM) \times 2^{-9}$$

Technical Specifications (continued)

Applications Example

For a design where the output voltage is 1.2V and the output needs to be trimmed up by 100mV (within 10% of V_o).

- The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.
- Divider Ratio = $V_{ref}/V_{out} = 0.6/1.2 = 0.5$
- Hence a 100mV change at 1.2V_o requires a $0.5 \times 100\text{mV} = 50\text{mV}$ change in the reference voltage.
- $V_{REF(MH)} = (50)/1000 = 0.05 \text{ Volts}$
- $V_{REF(MH)} = (\text{Step_}V_{ref_margin_high} + V_{ref_trim}) \times 2^{-9}$
- Assume $V_{ref_Trim} = 0$ here
- $\text{Step_}V_{ref_margin_high} = V_{REF(MH)} \times 512$
- $\text{Step_}V_{ref_margin_high} = 0.05 \times 25.6 = 26$
(rounded to nearest integer)

$$V_{REF(ML)} = (\text{STEP_VREF_MARGIN_LOW} + V_{REF_TRIM}) \times 2^{-9}$$

Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed up by 100mV (within -20% of V_o).

- The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.
- Divider Ratio = $V_{ref}/V_{out} = 0.6/1.8 = 0.33$
- Hence a 100mV change at 1.2V_o requires a $0.33 \times 100\text{mV} = 33\text{mV}$ change in the reference voltage.
- $V_{REF(MH)} = -(33)/1000 = -0.033 \text{ Volts}$
(- sign since we are margining down)
- $V_{REF(ML)} = (\text{Step_}V_{ref_margin_low} + V_{ref_trim}) \times 2^{-9}$
- Assume $V_{ref_Trim} = -3$ here
(from V_{ref_Trim} example earlier)
- $\text{Step_}V_{ref_margin_low} = V_{REF(ML)} \times 512 - V_{ref_trim}$
- $\text{Step_}V_{ref_margin_low} = -0.033 \times 512 - (-3)$
 $= -16.9 + 3 = -13.9 = -14$ (rounded to nearest integer)

The module will support the margined high or low voltages using the OPERATION command. Bits [5:2] are used to enable margining as follows:

00XX:	Margin Off
0101 :	Margin Low (Act on Fault)
0110 :	Margin Low (Act on Fault)
1001 :	Margin High (Act on Fault)
1010 :	Margin High (Act on Fault)

PMBus Adjustable Overcurrent Warning

The module can provide an overcurrent warning via the PMBus. The threshold for the overcurrent warning can be set using the parameter IOUT_OC_WARN_LIMIT. This command uses the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte represent the mantissa. The exponent is fixed at -1 (decimal). The upper five bits of the mantissa are fixed at 0 while the lower six bits are programmable with a default value of 19A (decimal). The resolution of this warning limit is 500mA. The value of the IOUT_OC_WARN_LIMIT can be stored to non-volatile memory using the STORE_DEFAULT_ALL command.

Temperature Status via PMBus

The module will provide information related to temperature of the module through the READ_TEMPERATURE_2 command. The command returns external temperature in degrees Celsius. This command shall use the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte shall represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte shall represent the mantissa. The exponent is fixed at 0 (decimal). The lower 11 bits are the result of the ADC conversion of the external temperature

PMBus Adjustable Output Over, Under Voltage Protection and Power Good

The module has a common command to set the PGOOD, VOUT_UNDER_VOLTAGE(UV) and VOUT_OVER_VOLTAGE (OV) limits as a percentage of nominal. Refer to Table 6 of the next section for the available settings. The PMBus command VOUT_OVER_VOLTAGE (OV) shall be used to set the output over voltage threshold from two possible values: +12.5% or +16.67% of the commanded output voltage for each output.

The module provides a Power Good (PGOOD) for each output signal that shall be implemented with an open-drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal shall be de-asserted to a low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going outside the specified thresholds. The PGOOD thresholds shall be

Technical Specifications (continued)

PMBus Adjustable Output Over, Under Voltage Protection and Power Good (continued)

user selectable via the PMBus (the default values are as shown in the Feature Specifications Section). Each threshold shall be set up symmetrically above and below the nominal value. The PGL (POWERGOODLOW) command shall set the output voltage level above which PGOOD is asserted (lower threshold). The PGH(POWERGOODHIGH) command shall set the level above which the PGOOD command is de-asserted. This command shall also set two thresholds symmetrically placed around the nominal output voltage. Normally, the PGL threshold shall be set higher than the PGH threshold.

The PGOOD terminal can be connected through a pullup resistor (suggested value 100KΩ) to a source of 5VDC or lower. The current through the PGood terminal should be limited to a max value of 5mA

PMBus Adjustable Input Undervoltage Lockout

The module allows for adjustment of the input under voltage lockout and hysteresis. The command VIN_ON allows setting the input voltage turn on threshold for each output, while the VIN_OFF command shall set the input voltage turn off threshold. For the VIN_ON command, possible values are 4.25V to 16V in variable steps. For the VIN_OFF command, possible values are 4V to 15.75V in 0.5V steps. If other values are entered for either command, they shall be mapped to the closest of the allowed values.

Both the VIN_ON and VIN_OFF commands use the "Linear" format with two data bytes. The upper five bits shall represent the exponent (fixed at -2) and the remaining 11 bits shall represent the mantissa. For the mantissa, the four most significant bits are fixed at 0.

Measurement of Output Current and Voltage

The module is capable of measuring key module parameters such as output current and voltage for each output and providing this information through the PMBus interface.

Measuring Output Current Using the PMBus

The module measures current by using the inductor winding resistance as a current sense element. The inductor winding resistance is then the current gain factor used to scale the measured voltage into a current reading. This gain factor is the argument of the IOUT_CAL_GAIN command, and consists of two bytes in the linear data format. The exponent uses the

upper five bits [7:3] of the high data byte in two's complement format and is fixed at -15 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa. During manufacture, each module is calibrated by measuring and storing the current gain factor into non-volatile storage.

The current measurement accuracy is also improved by each module being calibrated during manufacture with the offset in the current reading. The IOUT_CAL_OFFSET command is used to store and read the current offset. The argument for this command consists of two bytes composed of a 5-bit exponent (fixed at -4d) and a 11-bit mantissa. This command has a resolution of 62.5mA and a range of -4000mA to +3937.5mA.

The READ_IOUT command provides module average output current information. This command only supports positive or current sourced from the module. If the converter is sinking current a reading of 0 is provided. The READ_IOUT command returns two bytes of data in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two's complement format and is fixed at -4 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa with the 11th bit fixed at 0 since only positive numbers are considered valid.

Measuring Output Voltage Using the PMBus

The module provides output voltage information using the READ_VOUT command for each output. In this module the output voltage is sensed at the remote sense amplifier output pin so voltage drop to the load is not accounted for. The command shall return two bytes of data all representing the mantissa while the exponent is fixed at -9 (decimal).

Reading the Status of the Module using the PMBus

The module supports a number of status information commands implemented in PMBus. However, not all features are supported in these commands. A 1 in the bit position indicates the fault that is flagged.

STATUS_BYTE : Returns one byte of information with a summary of the most critical device faults.

Bit Position	Flag	Default Value
7	X	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

Technical Specifications (continued)

STATUS_WORD : Returns two bytes of information with a summary of the module's fault/warning conditions.

Bit Position	Flag	Default Value
7	X	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

Low Byte

Bit Position	Flag	Default Value
7	VOUT fault or warning	0
6	IOUT fault or warning	0
5	X	0
4	MFR	0
3	POWER_GOOD# (is negated)	0
2	X	0
1	X	0
0	X	0

High Byte

STATUS_VOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	Default Value
7	VOUT OV Fault	0
6	X	0
5	X	0
4	VOUT UV Fault	0
3	X	0
2	X	0
1	X	0
0	X	0

STATUS_IOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	Default Value
7	IOUT OC Fault	0
6	X	0
5	IOUT OC Warning	0
4	X	0
3	X	0
2	X	0
1	X	0
0	X	0

STATUS_TEMPERATURE : Returns one byte of information relating to the status of the module's temperature related faults.

Bit Position	Flag	Default Value
7	OT Fault	0
6	OT Warning	0
5	X	0
4	X	0
3	X	0
2	X	0
1	X	0
0	X	0

STATUS_CML : Returns one byte of information relating to the status of the module's communication related faults.

Bit Position	Flag	Default Value
7	Invalid/Unsupported Command	0
6	Invalid/Unsupported Command	0
5	Packet Error Check Failed	0
4	Memory Fault Detected	0
3	X	0
2	X	0
1	Other Communication Fault	0
0	X	0

MFR_VIN_MIN : Returns minimum input voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -2, and lower 11 bits are mantissa in two's complement format – fixed at 12)

MFR_VOUT_MIN : Returns minimum output voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -10, and lower 11 bits are mantissa in two's complement format – fixed at 614)

MFR_SPECIFIC_00 : Returns information related to the type of module and revision number. Bits [7:2] in the Low Byte indicate the module type (001111 corresponds to the UDXS1212 series of module), while bits [7:3] indicate the revision number of the module.

Bit Position	Flag	Default Value
7:2	Module Name	000011
1:0	Reserved	10

Low Byte

Bit Position	Flag	Default Value
7:3	Module Revision Number	None
2:0	Reserved	000

High Byte

Technical Specifications (continued)

Summary of Supported PMBus Commands

Please refer to the PMBus 1.1 specification for more details of these commands.

Hex Code	Command	Brief Description	Non-Volatile Memory Storage
00	PAGE	Ability to configure, control and monitor each output by using only one physical address of the module	
		Format	
		Unsigned Binary	
		Bit Position	
		Access	
		Function	
		Default Value	
		PAGE Command Truth Table	
		PA	
		P0	
		Logic Results	
		0	
		0	
		0	
		1	
		1	
		1	
		1	
01	OPERATION	Turn Module on or off. Also used to margin the output voltage	
		Format	
		Unsigned Binary	
		Bit Position	
		Access	
		Function	
		Default Value	
		Bit 7: 0 Output switching disabled	
		1 Output switching enabled	
		Margin: 00XX Margin Off	
02	ON_OFF_CONFIG	Configures the ON/OFF functionality as a combination of analog ON/OFF pin and PMBus commands	YES
		Format	
		Unsigned Binary	
		Bit Position	
		Access	
		Function	
		Default Value	
		Refer to Page 19 for details on pu, cmd, cpr, pol and cpa	
03	CLEAR_FAULTS	Clear any fault bits that may have been set, also releases the SMBALERT# signal if the device has been asserting it.	

Table 6 (continued)

Technical Specifications (continued)

Summary of Supported PMBus Commands (continued)

Hex Code	Command	Brief Description	Non-Volatile Memory Storage																																													
10	WRITE_PROTECT	Used to control writing to the module via PMBus. Copies the current register setting in the module whose command code matches the value in the data byte into non-volatile memory (EEPROM) on the module	YES																																													
		<table><tr><th>Format</th><th colspan="8">Unsigned Binary</th></tr><tr><td>Bit Position</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>Access</td><td>r/w</td><td>r/w</td><td>r/w</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td></tr><tr><td>Function</td><td>bit7</td><td>bit6</td><td>bit5</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td></tr><tr><td>Default Value</td><td>0</td><td>0</td><td>0</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td></tr></table>		Format	Unsigned Binary								Bit Position	7	6	5	4	3	2	1	0	Access	r/w	r/w	r/w	x	x	x	x	x	Function	bit7	bit6	bit5	x	x	x	x	x	Default Value	0	0	0	x	x	x	x	x
		Format		Unsigned Binary																																												
		Bit Position		7	6	5	4	3	2	1	0																																					
		Access		r/w	r/w	r/w	x	x	x	x	x																																					
		Function		bit7	bit6	bit5	x	x	x	x	x																																					
		Default Value		0	0	0	x	x	x	x	x																																					
		Bit5: 0 – Enables all writes as permitted in bit6 or bit7 1 – Disables all writes except the WRITE_PROTECT, PAGE OPERATION and ON_OFF_CONFIG (bit 6 and bit7 must be 0)																																														
		Bit 6: 0 – Enables all writes as permitted in bit5 or bit7 1 – Disables all writes except for the WRITE_PROTECT, PAGE and OPERATION commands (bit5 and bit7 must be 0)																																														
		Bit7: 0 – Enables all writes as permitted in bit5 or bit6 1 – Disables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0)																																														
15	STORE_USER_ALL	Stores all of the current storable register settings in the EEPROM memory as the new defaults on power up																																														
16	RESTORE_USER_ALL	Restores all of the storable register settings from the non-volatile memory (EEPROM). The command should not be used while the device is actively switching																																														
19	CAPABILITY	This command helps the host system/GUI/CLI determine key capabilities of the module																																														
		<table><tr><th>Format</th><th colspan="8">Unsigned Binary</th></tr><tr><td>Bit Position</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>Access</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr><tr><td>Function</td><td>PEC</td><td colspan="2">SPD</td><td>ALRT</td><td colspan="4">Reserved</td></tr><tr><td>Default Value</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>		Format	Unsigned Binary								Bit Position	7	6	5	4	3	2	1	0	Access	r	r	r	r	r	r	r	r	Function	PEC	SPD		ALRT	Reserved				Default Value	1	0	1	1	0	0	0	0
		Format		Unsigned Binary																																												
		Bit Position		7	6	5	4	3	2	1	0																																					
		Access		r	r	r	r	r	r	r	r																																					
		Function		PEC	SPD		ALRT	Reserved																																								
		Default Value		1	0	1	1	0	0	0	0																																					
		PEC – 1 Supported																																														
		SPD -01 – max of 400kHz																																														
		ALRT – 1 – SMBALERT# supported																																														
20	VOUT_MODE	The module has MODE set to Linear and Exponent set to -10. These values cannot be changed																																														
		<table><tr><th>Bit Position</th><th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></tr><tr><td>Access</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr><tr><td>Function</td><td colspan="3">Mode</td><td colspan="5">Exponent</td></tr><tr><td>Default Value</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr></table>		Bit Position	7	6	5	4	3	2	1	0	Access	r	r	r	r	r	r	r	r	Function	Mode			Exponent					Default Value	0	0	0	1	0	1	1	1									
		Bit Position		7	6	5	4	3	2	1	0																																					
		Access		r	r	r	r	r	r	r	r																																					
		Function		Mode			Exponent																																									
		Default Value		0	0	0	1	0	1	1	1																																					
		Mode: Value fixed at 000, linear mode																																														
		Exponent: Value fixed at 10111, Exponent for linear mode values is -9																																														

Table 6 (continued)

Technical Specifications (continued)

Summary of Supported PMBus Commands (continued)

Hex Code	Command	Brief Description	Non-Volatile Memory Storage
35	VIN_ON	Sets the value of input voltage at which the module turns on	YES
		Format Linear, two's complement binary	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r r r r r r	
		Function Exponent Mantissa	
		Default Value 1 1 1 1 0 0 0 0	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r/w r/w r/w r/w r/w r/w	
		Function Mantissa	
		Default Value 0 0 0 1 0 0 0 1	
36	VIN_OFF	Exponent -2 (dec), fixed	YES
		Mantissa	
		The upper four bits are fixed at 0	
		The lower seven are programmable with a default value of 9(dec).	
		This corresponds to a default of 4.25V. Allowable values are	
		• 4.25, in steps of 0.25V upto 9.5V.	
		• 9.5V to 13V in increments of 0.5V	
		• 13V to 16V in increments of 1V	
		Sets the value of input voltage at which the module turns off	
		Format Linear, two's complement binary	
38	IOUT_CAL_GAIN	Bit Position 7 6 5 4 3 2 1 0	YES
		Access r r r r r r r r/W	
		Function Exponent Mantissa	
		Default Value 1 0 0 0 1 0 0 V	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r/W r/w r/w r/w r/w r/w r/w	
		Function Mantissa	
		Default Value V: Variable based on factory calibration	
		Returns the value of the gain correction term used to correct the measured output current	
		Format Linear, two's complement binary	

Technical Specifications (continued)

Summary of Supported PMBus Commands (continued)

Hex Code	Command	Brief Description	Non-Volatile Memory Storage
39	IOUT_CAL_OFFSET	Returns the value of the offset correction used to correct the measured output current	YES
		Format Linear, two's complement binary	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r r r r/w r r	
		Function Exponent Mantissa	
		Default Value 1 1 1 0 0 V V V	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r/w r/w r/w r/w r/w r/w	
		Function Mantissa	
		Default Value V: Variable based on factory calibration	
46	IOUT_OC_FAULT_LIMIT	Sets the output overcurrent fault level in A (cannot be changed)	YES
		Format Linear, two's complement binary	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r r r r r r	
		Function Exponent Mantissa	
		Default Value 1 1 1 1 1 0 0 0	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r/w r/w r/w r/w r/w r/w r/w	
		Function Mantissa	
		Default Value 0 0 1 0 1 0 0 0	
47	OUT_OC_FAULT_RESPONSE	Determines module action in response to an IOU_OC_FAULT_LIMIT or a VOUT undervoltage (UV) fault	YES
		Format Unsigned Binary	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r/w r/w r/w r r r	
		Function x x RS [2] RS [1] RS [0] x x x	
		Default Value 0 0 1 1 1 1 0 0	
		RS[2:0] – Retry Setting 000 Unit does not attempt to restart 111 Unit goes through normal soft start continuously Any other value is not acceptable	
4A	IOUT_OC_WARN_LIMIT	Sets the output overcurrent warning level in A	
		Format Linear, two's complement binary	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r r r r r r	
		Function Exponent Mantissa	
		Default Value 1 1 1 1 1 0 0 0	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r/w r/w r/w r/w r/w r/w r/w	
		Function Mantissa	
		Default Value 0 0 1 0 0 1 1 0	
4A	IOUT_OC_WARN_LIMIT	Value may be locked	

Table 6 (continued)

Technical Specifications (continued)

Summary of Supported PMBus Commands (continued)

Hex Code	Command	Brief Description	Non-Volatile Memory Storage
4F	OT_FAULT_LIMIT	Sets the overtemperature fault level in °C	YES
		Format Linear, two's complement binary	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r r r r r r	
		Function Exponent Mantissa	
		Default Value 0 0 0 0 0 0 0 0	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r/W r/w r/w r/w r/w r/w r/w r/w	
		Function Mantissa	
	Value may be locked	Default Value 1 0 0 0 0 1 1 1	
51	OT_WARN_LIMIT	Sets the over temperature warning level in °C	YES
		Format Linear, two's complement binary	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r r r r r r	
		Function Exponent Mantissa	
		Default Value 0 0 0 0 0 0 0 0	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r/W r/w r/w r/w r/w r/w r/w r/w	
		Function Mantissa	
	Value may be locked	Default Value 0 1 1 1 1 1 0 1	
61	TON_RISE	Sets the rise time of the output voltage during startup. Supported Values – 0.6, 0.9, 1.2, 1.8, 2.7, 4.2, 6.0, 9.0msec. Value of 0 instructs unit to bring its output to programmed value as quickly as possible	YES
		Format Linear, two's complement binary	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r r r r r r/w	
		Function Exponent Mantissa	
		Default Value 1 1 1 0 0 0 0 0	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r/W r/w r/w r/w r/w r/w r/w r/w	
		Function Mantissa	
		Default Value 0 1 1 0 0 0 0 0	
78	STATUS_BYTE	Returns one byte of information with a summary of the most critical module faults	
		Format Unsigned Binary	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r r r r r r	
		Flag x OFF VOUT_OV IOUT_OC VIN_U VTEMP CML None of the Above	
		Default Value 0 0 0 0 0 0 0 0	

Table 6 (continued)

Technical Specifications (continued)

Summary of Supported PMBus Commands (continued)

Hex Code	Command	Brief Description	Non-Volatile Memory Storage
79	STATUS_WORD	Returns two bytes of information with a summary of the module's fault/warning conditions	
		Format Unsigned Binary	
		Bit Position	
		Access	
		Flag	
		Default Value	
		Bit Position	
		Access	
7A	STATUS_VOUT	Returns one byte of information with the status of the module's output voltage related faults	
		Format Unsigned Binary	
		Bit Position	
		Access	
		Flag	
		Default Value	
		Bit Position	
		Access	
7B	STATUS_IOUT	Returns one byte of information with the status of the module's output current related faults	
		Format Unsigned Binary	
		Bit Position	
		Access	
		Flag	
		Default Value	
		Bit Position	
		Access	
7D	STATUS_TEMPERATURE	Returns one byte of information with the status of the module's temperature related faults	
		Format Unsigned Binary	
		Bit Position	
		Access	
		Flag	
		Default Value	
		Bit Position	
		Access	
7E	STATUS_CML	Returns one byte of information with the status of the module's communication related faults	
		Format Unsigned Binary	
		Bit Position	
		Access	
		Flag	
		Default Value	
		Bit Position	
		Access	

Table 6 (continued)

Technical Specifications (continued)

Summary of Supported PMBus Commands (continued)

Hex Code	Command	Brief Description	Non-Volatile Memory Storage	
80	STATUS_MFR_SPECIFIC	Returns one byte of information with the status of the module specific faults or warning		
		Format Unsigned Binary		
		Bit Position76543210		
		Accessrrrrrrrr		
		FlagOTFIXXIVADDRXXXTWOPH_EN		
		Default Value00000000		
		OTFI – Internal Temperature above Thermal Shutdown threshold IVADDR – PMBUs address is not valid TWOPH_EN – Module is in 2 phase mode		
8B	READ_VOUT	Returns the value of the output voltage of the module. Exponent is fixed at -9.		
		Format Linear, two's complement binary		
		Bit Position76543210		
		Accessrrrrrrrr		
		FunctionMantissa		
		Default Value00000000		
		Bit Position76543210		
		Accessrrrrrrrr		
8C	READ_IOUT	Returns the value of the output current of the module		
		Format Linear, two's complement binary		
		Bit Position76543210		
		AccessrrrrRrr		
		FunctionExponentMantissa		
		Default Value11100VVV		
		Bit Position76543210		
		Accessrrrrrrrr		
8E	READ_TEMPERATURE_2	Returns the value of the external temperature in degree Celsius		
		Format Linear, two's complement binary		
		Bit Position76543210		
		AccessrrrrRrr		
		FunctionExponentMantissa		
		Default Value00000VVV		
		Bit Position76543210		
		Accessrrrrrrrr		
98	PMBUS_REVISION	Returns one byte indicating the module is compliant to PMBus Spec. 1.1 (read only)		
		Format Unsigned Binary		
		Bit Position76543210		
		Accessrrrrrrrr		
		Default Value00010001		

Table 6 (continued)

Technical Specifications (continued)

Summary of Supported PMBus Commands (continued)

Hex Code	Command	Brief Description	Non-Volatile Memory Storage
D0	MFR_SPECIFIC_00	Returns module name information	YES
		Format Unsigned Binary	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r r r r r r	
		Function Reserved	
		Default Value 0 0 0 0 0 0 0 0	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r r r r r r	
		Function Module Name Reserved	
		Default Value 0 0 0 0 1 1 1 0	
D4	VREF_TRIM	Applies a fixed offset to the reference voltage. Max trim range is -20% to +10% in 2mV steps. Permissible values range between -120mV and +60mV. The offset is calculated as $VREF_TRIM \times 2^{-9}$. Exponent fixed at -9 (dec)	YES
		Format Linear, two's complement binary	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r/w r r r r r r r	
		Function Mantissa	
		Default Value v v v v v v v v	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r/w r/w r/w r/w r/w r/w	
		Function Mantissa	
		Default Value v v v v v v v v	
D5	STEP_VREF_MARGIN_HIGH	Applies a fixed offset to the reference voltage. Adjustment is 0% to +10% in 2mV steps. Permissible values range between 0mV and +60mV. The offset is calculated as $(STEP_VREF_MARGIN_HIGH + VREF_TRIM) \times 2^{-9}$. Exponent fixed at -9(dec). Net output voltage includes VREF_TRIM adjustment and ranges from -30% to 10%	YES
		Format Linear, two's complement binary	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r r r r r r	
		Function Mantissa	
		Default Value v v v v v v v v	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r r/w r/w r/w r/w r/w	
		Function Mantissa	
		Default Value v v v v v v v v	
D6	STEP_VREF_MARGIN_LOW	Applies a fixed negative offset to the reference voltage. Adjustment is -20% to 0% in 2mV steps. Permissible values range between -120mV and 0mV. The offset is calculated as $(STEP_VREF_MARGIN_LOW + VREF_TRIM) \times 2^{-9}$. Exponent fixed at -9(dec). Net output voltage includes VREF_TRIM adjustment and ranges from -30% to 10%	YES
		Format Linear, two's complement binary	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r r r r r r	
		Function Mantissa	
		Default Value v v v v v v v v	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r r r/w r/w r/w r/w r/w r/w	
		Function Mantissa	
		Default Value v v v v v v v v	

Table 6 (continued)

Technical Specifications (continued)

Summary of Supported PMBus Commands (continued)

Hex Code	Command	Brief Description	Non-Volatile Memory Storage
D7	PCT_VOUT_FAULT_PG_LIMIT	Single command to set PGOOD, VOUT_UNDER_VOLTAGE(UV) and VOUT_OVER_VOLTAGE(OV) limits as percentage of nominal	
		Format	
		Unsigned Binary	
		Bit Position	
		Access	
		Function	
		Default Value	
		PAGE Command Truth Table	
		PCT_MSB PCT_LSB UV (%) PGL LOW (%) PGL HIGH (%) PGH HIGH (%) PGH LOW (%) OV (%)	
		0 0 -16.67 -12.5 -8.33 12.5 8.33 16.67	
D8	SEQUENCE_TON_TOFF_DELAY	Used to set delay to turn-on or turn-off modules as a ratio of TON_RISE. Values can range from 0 to 7 and are a multiple of TON_RISE TIME	
		Format	
		Unsigned Binary	
		Bit Position	
		Access	
		Function	
		Default Value	

Table 6 (continued)

Technical Specifications (continued)

Thermal Considerations

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation. Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 47. The preferred airflow direction for the module is in Figure 48.




Figure 47. Thermal Test Setup.

The thermal reference points, T_{ref} used in the specifications are also shown in Figure 49. For reliable operation the temperatures at these points should not exceed 120°C. The output power of the module should not exceed the rated power of the module ($V_{o, set} \times I_{o, max}$).

Please refer to the Application Note “Thermal Characterization Process For Open-Frame Board Mounted Power Modules” for a detailed discussion of thermal aspects including maximum device temperatures.





Figure 48. Preferred airflow direction and location of hot- spot of the module (T_{ref}).

Technical Specifications (continued)

Example Application Circuit

Requirements:

V_{in} :	12V
V_{out} :	1.8V
I_{out} :	2 X 9A max., worst case load transient is from 6A to 9A
ΔV_{out} :	1.5% of V_{out} (27mV) for worst case load transient
V_{in} , ripple	1.5% of V_{in} (180mV, p-p)



C11	Decoupling cap - 4x0.1 μ F/16V, 0402 size ceramic capacitor
C12	4x22 μ F/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20)
C13	470 μ F/16V bulk electrolytic
CO1	Decoupling cap - 2x0.1 μ F/16V 0402 size ceramic capacitor
CO2	3 x 47 μ F/6.3V 1210 ceramic capacitors (e.g. Murata GRM31CR60J476ME19)
CO3	1 x 330 μ F/6.3V Polymer (e.g. Sanyo Poscap)
CO4	Decoupling cap - 2x0.1 μ F/16V, 0402 size ceramic capacitor
CO5	3 x 47 μ F/6.3V ceramic capacitor (e.g. Murata GRM31CR60J476ME19)
CO6	1 x 330 μ F/6.3V Polymer (e.g. Sanyo Poscap)
C _{Tune1}	1200pF ceramic capacitor (can be 1206, 0805 or 0603 size)
R _{Tune1}	300 ohms SMT resistor (can be 1206, 0805 or 0603 size)
R _{Trim1}	10k Ω SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)
C _{Tune2}	1200pF ceramic capacitor (can be 1206, 0805 or 0603 size)
R _{Tune2}	300 ohms SMT resistor (can be 1206, 0805 or 0603 size)
R _{Trim2}	10k Ω SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)

Note: The DATA, CLK and SMBALRT pins do not have any pull-up resistors inside the module. Typically, the SMBus master controller will have the pull-up resistors as well as provide the driving source for these signals.


Technical Specifications (continued)

Mechanical Outline

Dimensions are in millimeters and (inches).

Tolerances: x.x mm ± 0.5 mm (x.xx in. ± 0.02 in.) [unless otherwise indicated]

x.xx mm ± 0.25 mm (x.xxx in ± 0.010 in.)




Technical Specifications (continued)

Recommended Pad Layout

Dimensions are in millimeters and (inches).

Tolerances: x.x mm ± 0.5 mm (x.xx in. ± 0.02 in.) [unless otherwise indicated]

x.xx mm ± 0.25 mm (x.xxx in ± 0.010 in.)



PIN	FUNCTION	PIN	FUNCTION
1	VSNS1	15	ADDR1
2	VOUT1	16	TRIM1
3	PGND	17	SIG_GND
4	VOUT2	18	TRIM2
5	VSNS2	19	SYNC
6	SMBALERT#	20	PGND
7	DATA	21	PGND
8	CLK	22	PGND
9	ENABLE1	23	PGND
10	ENABLE2	24	PGND
11	VIN	25	PGND
12	PGND	26	PGND
13	VIN	27	PGOOD2
14	ADDRO	28	PGOOD1

Technical Specifications (continued)

Surface Mount Information

Pick and Place

The 2 × 12A Digital Dual MicroDlynx™ modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as product code, serial number and the location of manufacture.

Nozzle Recommendations

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

Bottom Side / First Side Assembly

This module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

Lead Free Soldering

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long-term reliability.

Pb-free Reflow Profile

Power Systems will comply with J-STD-020 Rev. D (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Fig. 50. Soldering outside of the recommended profile requires testing to verify results and performance.

MSL Rating

The 2 × 6A Digital Dual MicroDlynx™ modules have a MSL rating of 3

Storage and Handling

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of ≤ 30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: < 40° C, < 90% relative humidity.




Figure 50. Recommended linear reflow profile using Sn/Ag/Cu solder.

Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to Board Mounted Power Modules: Soldering and Cleaning Application Note (AN04-001).

Technical Specifications (continued)

Ordering Information

Please contact your OmniOn Sales Representative for pricing, availability and optional features.

Device Code	Input Voltage Range	Output Voltage	Output Current	On/Off Logic	Sequencing	Ordering Code
UDXS1212A0X3-SRZ	4.5 – 14.4V _{dc}	0.51 – 5.5V _{dc}	12A X 2	Negative	No	150026732
UDXS1212A0X43-SRZ	4.5 – 14.4V _{dc}	0.51 – 5.5V _{dc}	12A X 2	Positive	No	150033761

Table 9. Device Codes

Package Identifier	Family	Sequencing Option	Input Voltage	Output current	Output voltage	On/Off logic	Remote Sense	Options	ROHS Compliance
U	D	X	S	1212A0	X		3	-SR	Z
P=Pico U=Pico M=Mega G=Giga	D=Dlynx Digital V = Dlynx Analog.	T=with EZ Sequence X=without sequencing	Special: 4.5 – 14V	2 x 12A	X = programmable output	4 = positive No entry = negative	3 = Remote Sense	S = Surface Mount R = Tape & Reel	Z = ROHS6

Table 10 . Coding Scheme

OmniOn Power Electronics Inc.'s digital non-isolated DC-DC products may be covered by one or more of the following patents licensed from Bel Power Solutions, Inc.: US20040246754, US2004090219A1, US2004093533A1, US2004123164A1, US2004123167A1, US2004178780A1, US2004179382A1, US20050200344, US20050223252, US2005289373A1, US20060061214, US2006015616A1, US20060174145, US20070226526, US20070234095, US20070240000, US20080052551, US20080072080, US20080186006, US6741099, US6788036, US6936999, US6949916, US7000125, US7049798, US7068021, US7080265, US7249267, US7266709, US7315156, US7372682, US7373527, US7394445, US7456617, US7459892, US7493504, US7526660.

Outside the US Bel Power Solutions, Inc. licensed technology is protected by patents: AU3287379AA, AU3287437AA, AU3290643AA, AU3291357AA, CN10371856C, CN10452610C, CN10458656C, CN10459360C, CN10465848C, CN11069332A, CN11124619A, CN11346682A, CN1685299A, CN1685459A, CN1685582A, CN1685583A, CN1698023A, CN1802619A, EP1561156A1, EP1561268A2, EP1576710A1, EP1576711A1, EP1604254A4, EP1604264A4, EP1714369A2, EP1745536A4, EP1769382A4, EP1899789A2, EP1984801A2, W004044718A1, W004045042A3, W004045042C1, W004062061 A1, W004062062A1, W004070780A3, W004084390A3, W004084391A3, W005079227A3, W005081771A3, W006019569A3, W02007001584A3, W02007094935A3.

Contact Us

For more information, call us at

+1-877-546-3243 (US)

+1-972-244-9288 (Int'l)

Change History (excludes grammar & clarifications)

Revision	Date	Description of the change
22.4	11/24/2021	Updated as per template
22.5	07/02/2023	Correction done in technical specification on page 23
22.6	10/27/2023	Updated as per OmniOn template

OmniOn Power Inc.

601 Shiloh Rd.
Plano, TX USA

omnionpower.com

We reserve the right to make technical changes or modify the contents of this document without prior notice. OmniOn Power does not accept any responsibility for errors or lack of information in this document and makes no warranty with respect to and assumes no liability as a result of any use of information in this document.

We reserve all rights in this document and in the subject matter and illustrations contained therein. Any reproduction, disclosure to third parties or utilization of its contents – in whole or in parts – is forbidden without prior written consent of OmniOn Power. This document does not convey license to any patent or any intellectual property right. Copyright© 2023 OmniOn Power Inc. All rights reserved.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[OmniOn Power:](#)

[UDXS1212A0X3-SRZ](#)