# **Data Sheet** HSCDHD005A

□ Electronic Compass function □Accelerometer function



Phone+81 3-3726-1211 FAX+81 3-3728-1741 Nagaoka Plant 1-3-5, Higashitakamimachi, Nagaoka-city, Niigata-pref.940-0006, JAPAN Phone+81 258-24-4111 FAX+81 258-24-4110

This specification is subject to change without notice.



### **HSCDHD005A**

2 / 46 Rev.1.5 Sep. 2016

#### 1. OVERVIEW

HSCDHD series is integrated digital output three axis terrestrial magnetism sensor and three axis acceleration sensor in one package.

A high sensitivity magnetic sensor that detects the terrestrial magnetism element and a low-noise linear acceleration sensor that compensates tilt, detects motion input are mounted. It provides with the drive circuit, the signal processing circuit, and the serial interface.

The electronic compass function and the angular velocity calculate function are achieved by combining with our software.

#### 2. FEATURES

#### ☐Function:

- 3-Axis magnetic sensor has magnetic field full-scale of ±2.4mT, 0.15µT/LSB resolution.
- 3-Axis acceleration sensor has  $\pm 2$ ,  $\pm 4$ ,  $\pm 8$ ,  $\pm 12$ ,  $\pm 16$ g ranges and 8, 10 or 14bit resolution.
- Digital Output, X, Y, Z axis magnetic field strength and X, Y, Z axis acceleration.
- I2C Serial interface

6-axis sensor acts as two slave devices that are a magnetometer and a accelerometer. Magnetic sensor has I2C slave interface (SS, FS, FS+, HS) PhilipsI2C revision .2.1 and NXP UM10204 I2C-bus specification and user manual Rev.03-19 June 2007 is supported. Acceleration sensor has I2C(SS,FS).

- Magnetic Function
  - Initialization Function (Power on reset)Functional Mode Stand-by Mode

Active Mode

- Measurement Force State

Normal State (Data Rate 0.5,10,20,100Hz Selectable)

- Temperature Compensation Function
- Offset Calibration Function
- Offset Drift Function
- Self Test Function
- Acceleration Function
  - Tap Detection

☐ Operating temperatures:	-40 to +85°C
☐ Operating supply voltage: - VDD	1.7 to 3.6 V
☐ Package: - Package type - Package size	12 pin, LGA 2mm x 2mm x t0.95mm
☐ Lead free, RoHS instruction	, Halogen free conformed



# HSCDHD005A

3 / 46 Rev.1.5 Sep. 2016

### 3. Table of Contents

	Overviews	2
	Features	2
	Table of Contents	3-4
4.	Circuit Configrations	5
	4.1. Block Daigram	5
	4.2. Pin Assignment	6
	4.3. Typical Application Circuit	7
	4.4. Package Directions	8
5.	Overall Characteristics	9
	5.1. Absolute Maximum Ratings	9
	5.2. Recommended Operating Conditions	9
	5.3. Electrical Characteristics	9
	5.3.1. Magnetic Sensor Characteristics	9
	5.3.2. Acceleration Sensor Characteristics	10
	5.3.3. I2C Electrical Characteristics	10
6.	Magnetic Sensor Functional Specifications	11
	6.1. Function List	11
	6.1.1. Initialization	12
	6.1.2. Selftest	12
	6.1.3. Functional Modes	13
	6.1.4. Data ready function	14
	6.1.5 Offset calibration function	15
	6.1.6. Offset drift function	15
	6.1.7. Temperature Measurement and Compensation Function	15
	6.1.8. Control Timing Specifications	16-18
7.	Acceleration Sensor Functional Specifications	19
	7.1. Function List	19
	7.1.1. Functional Modes	20
	7.1.2. Sensor Sampling	21
	7.1.3. Offset and Gain Calibration	21
	7.1.4. TAP Detection	21
	7.1.5. Interrupts	22
8.	I2C Interface	23
	8.1. I2C Slave Interface	23
	8.2. I2C Timing Characteristics	23-24
	8.3. I2C Protocol Format	25
9.	Magnetic Sensor Register Interface	26
	9.1. Register MAP	26
	9.2. Self Test Response Register (STB)	27
	9.3. Information Registers	27
	9.4. Output Data Register (OUTX, OUTY, OUTZ)	28
	9.5. Status Register (STAT)	28
	9.6. Control 1 Register (CTRL1)	29
	9.7. Control 2 Register (CTRL2)	29
	9.8. Control 3 Register (CTRL3)	30
	9.9. Control 4 Register (CTRL4)	30
	9.10. Offset Drift Value Register (OFFX, OFFY, OFFZ)	31
	9.11. Temperature Data Register (TEMP)	31



# HSCDHD005A

4 / 46 Rev.1.5

Sep. 2016

### 3. Table of Contents

10. Acceleration Sensor Register Interface	32
10.1. Register MAP	32-33
10.2. Status Register (SR)	34
10.3. Device Status Register (OPSTAT)	35
10.4. Interrupt Enable Register (INTEN)	36
10.5. MODE Register (MODE)	37
10.6. Sample Rate and Tap Feature Register (SRTFR)	38
10.7. Tap Control Register (TAPEN)	39
10.8. X, Y and Z Tap Duration and Threshold Registers (TTTRX,TTTRY, TTTRZ)	40
10.9. X, Y, Z-Axis Acceleration Registers(XOUT_EX, YOUT_EX & ZOUT_EX)	41
10.10. Output Configuration Register (OUTCFG)	41
10.11. X-Axis Offset Registers (XOFFL, XOFFH)	42
10.12. Y-Axis Offset Registers (YOFFL, YOFFH)	42
10.13. Z-Axis Offset Registers (ZOFFL, ZOFFH)	42
10.14. X-Axis Gain Registers (XGAIN)	43
10.15. Y-Axis Gain Registers (YGAIN)	43
10.16. Z-Axis Gain Registers (ZGAIN)	43
11. Package Dimensions	44
12. Asking that exports this product	45
13. History of revision	46




### HSCDHD005A

5 / 46 Rev.1.5 Sep. 2016

### 4. Circuit Configrations

#### 4.1. Block Daigram





# HSCDHD005A


6 / 46 Rev.1.5 Sep. 2016

### 4.2. Pin Assignment

Pin	Symbol	Туре	Description	Connect Pin
1	AS	Input, CMOS	Accel I2C Address Select and Factory Program(VPPA)	VDD/GND
2	SDA	Input / Output CMOS / Open drain	Control data input/output pin. <sup>1</sup>	SDA
3	VDD	Power	Power supply pin.	VDD
4	NC	-	Not Internally Connected	NC/VDD/GND
5	INTA	Output, CMOS	Accel Interrupt Active Low and Factory Test <sup>2</sup>	INT/NC
6	INTM	Output, CMOS	Data ready signal for geomagnetic sensor The active is selectable with LOW or HIGH	INT/NC
7	VDD	Power	Power supply pin.	VDD
8	TEST0	Input, CMOS	Magnetometer Factory Test <sup>3</sup>	NC/GND
9	GND	Power	Ground pin.	GND
10	TEST1	Input, CMOS	Magnetometer Factory Program <sup>3</sup>	NC/VDD/GND
11	NC	-	Not Internally Connected	NC/VDD/GND
12	SCL	Input, CMOS CMOS / Open drain	Control data clock <sup>1</sup>	SCL

Notes


- 1) I2C pin requires a pull-up resistor, typically  $4.7k\Omega$  to DVDD.
- 2) Output mode is programable to open-drain output or push-pull output (MODE: Register). If set to open-drain, then it requires a pull-up resistor, typically  $4.7k\Omega$  to DVDD.
- 3) Test pin uses only the Manufacturing test.



# HSCDHD005A

7 / 46 Rev.1.5 Sep. 2016

### 4.3. Typical Application Circuit



### Connection ie at I2C Interface

#### Notes

- Capaciter recommendation : C1, C2 = 100nF (0.1µ F)

- Resistors recommendation : Rp = 4.7Kohm





# HSCDHD005A

8 / 46 Rev.1.5 Sep. 2016

### 4.4. Package Directions

- X, Y, Z presents measurement directions of 3 axis sensor.
- Magnetic sensor output value of each axis is positive when turned toward magnetic north.





### **Direction of sensing axes**

Direction of
Earth gravity
Acceleration
Magnetic field



Xout= 0g, 0uT Yout= -1g, -|B|uT Zout= 0g, 0uT TILT= LEFT



Xout= +1g, +|B|uT Yout= 0g, 0uT Zout= 0g, 0uT TILT= UP



Xout= -1g, -|B|uT Yout= 0g, 0uT Zout= 0g, 0uT TILT= DOWN



Xout= 0g, 0uT Yout= +1g, +|B|uT Zout= 0g, 0uT TILT= RIGHT



Xout= 0g, 0uT Yout= 0g, 0uT Zout= +1g, +|B|uT TILT= FRONT



Xout= 0g, 0uT Yout= 0g, 0uT Zout= -1g, -|B|uT TILT= BACK



### HSCDHD005A

9 / 46 Rev.1.5 Sep. 2016

#### 5. Overall Characteristics

5.1. Absolute Maximum Ratings

Characteristics	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	VDD	-0.3	-	+3.6	V
Input Voltage	VIN	-0.3	-	+3.6	V
Acceleration, any axis, duration 100us	gmax	-	-	10,000	g
Strage Temperature	Tstg	-40	-	+125	$^{\circ}$ C

### 5.2. Recommended Operating Conditions

Unless otherwise specified: VDD = 2.8V, Ta = 25°C

Characteristics	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	VDD	1.7	2.8	3.6	V
Operating Temperature	Та	-40	-	+85	°C
External capacitance : VDD-GND	-	-	100	470	nF
Pull-up Resistor for SDA, SCL	-	-	4.7	-	KOhm

Note: Pin 3 and Pin 7 must be supplied same voltage as VDD.

#### 5.3. Electrical Characteristics

### **5.3.1. Magnetic Sensor Characteristics**

Unless otherwise specified: VDD = 2.8V, Ta = 25°C

Characteristics	Symbol	Min.	Тур.	Max.	Unit
Measurement Range (x, y, z) 4	Brg	-2.4	-	+2.4	mT
Measurement Nonlinearity (±1.2mT)		-2	-	+2	%FS
Measurement Sensitivity		-	0.150	-	μT/LSB
Supply Current Consumption (Total)					
Stand-by Mode	IDD	-	3	10	μΑ
Active Mode, Average (ODR = 10Hz)	IDD	-	60	85	μA
Active Mode, Maximum	IDD	-	2.5	3	mA
Output Data Rate (Normal State) 4	ODR	0.5	-	100	Hz
Output Resolution 4		-	-	15	bit
Measurement Time 4		-	-	5	msec
Control Timing <sup>4</sup>					
Turn On Time (Off to Stand-by Mode)		-	-	3	msec
Turn On Time (Stand-by to Active Mode)		-	-	5	µsec
Turn Off Time (Active to Stand-by Mode)		-	-	5	µsec

Note 4) Values are based on device characterization, not tested in production.

# HSCDHD005A

10 / 46 Rev.1.5 Sep. 2016

### 5.3.2. Acceleration Sensor Characteristics

Unless otherwise specified: VDD = 2.8V, Ta = 25°C

Characteristics	Symbol	Min.	Тур.	Max.	Unit
Measurement Range *Resolution and range set in OUTCFG: Output Configuration Register			±2 ±4 ±8 ±12 ±16		g
Measurement Sensitivity  *Depends on settings in OUTCFG: Output		16		4096	LSB/g
Output Data Rate  *Depends on settings in SRTFR: Sample Rate and Tap Feature	ODR	0.25	-	256	Hz
Supply Current Consumption (Total) <sup>5</sup> Stand-by Mode Wake Mode (ODR = 128Hz) (highly dependent on sample rate)	IDD IDD	-	4 85	-	μA μA
Sensitivity Temperature Drift <sup>5</sup> -40≦Ta≦+85°C	TCSg	-	±0.025	-	%/°C
Zero-g Offset <sup>5</sup>	OFF0g	-	±40	-	mg
Zero-g Offset Temperature Drift <sup>5</sup> -40≦Ta≦+85°C	TCOg	-	±1	-	mg/°C
Noise Density <sup>5</sup>	Nrms	-	200	-	µg/√Hz
Nonlinearity <sup>5</sup>		-	±0.5	-	%FS
Cross-axis Sensitivity 5 Between any two axes		-	2	-	%

Note 5) Values are based on device characterization, not tested in production.

### 5.3.3. I2C Electrical Characteristics

Unless otherwise specified: VDD = 2.8V, Ta = 25°C

Characteristics	Symbol	Min.	Тур.	Max.	Unit
Input Voltage High	VIH	0.8 x DVDD	-	DVDD	V
Low	VIL	0	-	0.2 x DVDD	V
Output Voltage High	VOH	0.9 x DVDD	-	DVDD	V
Low Iol ≦1mA	VOL	0	-	0.1 x DVDD	V
Output Voltage pin INT, Iol ≦2mA	VOH	0	-	0.9 x DVDD	V
	VOL	0	-	0.4	V
Capacitance, pin SDA and SCL	Ci	-	-	10	рF




# HSCDHD005A

11 / 46 Rev.1.5 Sep. 2016

# 6. Magnetic Sensor Functional Specifications

### 6.1. Function List

Name Description		Description			
Initialization		Power on reset is performed by turning on the power.			
		All circuits and registers are set to default and mode is			
		set to stand-by mode automatically by POR.			
		Software reset is performed by writing to control register.			
		All register is reloaded form OTP and internal compensation table is reloaded.			
Self Test		Self test confirm the operation on sensor by register command			
Functional M	Modes	This sensor has stand-by mode and active mode for power control.			
		There are two states in active mode.			
Off m	node	The sensor is not active when AVDD and/or DVDD_IO are disable.			
Stand	d-by Mode	Low power waiting state. Stand-by mode can access to register.			
		Reading/Writing register is enable on stand-by mode.			
Active	e Mode	Change from stand-by to active mode by register command			
		to control register.			
	Force State	Start to measure and output data by register command.			
		Force state is default.			
	Normal State	Perform to measure and output data by using the internal			
		timer trigger.			
Data Ready	Function	Informs when new measured results are updated.			
		It is possible that data ready inform the signal to the INTM pin when			
		updated output data.			
Offset Calibr	ration Function	Sensor offset can be canceled by using internal ADC circuit and digital			
		compensation function when the register command is set.			
Offset Drift Function		When magnetic field strength have offset drift, output data values can be			
		compensated by writing in the offset value registers.			
Temperature	e Measurement	Retrieve temperature data from internal temperature sensor.			
Function		Temperature data is used for internal compensation for output data.			
Temperature	e Compensation	Compensate gain in digital circuit by temperature measurement results.			
Function					




State Machine

### 6.1.1. Initialization

- All internal circuits and all register values are initialized with POR (Power On Reset) after power-on.
- After initialization, the functional mode move to standby mode automatically.
- The software reset set by the register command SRST=1 makes all register value to defaults and reload the compensation values for internal sensor calculation.

#### 6.1.2. Selftest

- -Selftest can be used to confirm with the inner I/F and the digital logic.
- -Selftest is performed with reading the STB register and setting the register command CTRL3 STC bit to Hi.
- -The following chart show the procedure of selftest .
- -The value of response register STB is back to 55h after reading it.



The flow chart of selftest

#### 6.1.3. Functional Modes

#### **OFF** mode

- -The sensor is not active when VDD are disable.
- -The following table show the each status of off mode.


VDD	Operation State
0V	Sensor is not active, There are no inference on the interface bus.
1.7V to 3.6V	Sensor is active, There are inference on the interface bus.

#### Stand-by mode

- -After loading the POR (Power On Reset), internal state is moved to the standby mode automatically.
- -Read and Write access function is limitative as follows at the stand-by mode.
- -Write: (CTRL3) FORCE, TCS and STC are disable
- -Read: All resister can be read.
- -Register is cannged form the Active mode to the Stand-by mode by set PC=0(CNTL1) as follows.

#### **Active mode**


- -At active mode, each function can be performed by setting control register 3(CTRL3).
- -To transfer to active mode, it sets the PC=1(CTRL1).
- -There are two types of measurement state. One is periodical measurement "Normal state " controlled by inner timer. and the other is "Force state" controlled by register command form outside.
- -The measurement state is selectable with FS bit on control register 1(CTRL1)
- -The default of measurement state is the force state (FS=1) after POR or reset running.



The diagram on mode transfer

### 6.1.4. Data ready function

- -This function is used for notice that output data was updated.
- -Data ready output is enable on the outside terminal (INTM pin), when the data was updated.
- Information of data ready can be read with the status register (STAT).
- -DRDY is changed to LOW after reading data on the output register.
- Conditions of data ready function can be set on the control register (CTRL2).



Control function for Data Ready terminal with CTRL2 register

CTRL2 bit	Bit Name	Default	Condition
3	DEN	0	Output control on INTM pin
			0 = Disable
			1 = Enable
2	DRP	1	The polarity setting on INTM pin
			0 = Active Low
			1 = Active High



### **HSCDHD005A**


15 / 46 Rev.1.5 Sep. 2016

#### 6.1.5 Offset calibration function

- -This function is enable when the control register (CNTL3:OCL) was set to Hi during the Force State.
- -The offset value for inner ADC output is calculated with the measured sensor offset, and then set compensation values for the amplitude offset and also the digital offset automatically.
- -The OCL bit is changed to be low after updating the compensation offset value, and then the status is back to before measurement.

#### 6.1.6. Offset drift function

- -This function can make the digital compensation output that is add with values wrote by the host CPU on the offset drift register (OFFX,OFFY,OFFZ).
- -Offset drift values can be set with 15bit signed value.




#### 6.1.7. Temperature Measurement and Compensation Function


- The temperature measurement function will be executed when the register command TCS is set "1" during the Force State. After measurement, TCS bit change to "0" and back to before measurement.
- -The measurement result is wet on the temperature value register (TEMP).
- -Sensor output values are compensated with the temperature value register(TEMP)

# HSCDHD005A

### 6.1.8. Control Timing Specifications

### **Power Supply Sequence**





Parameters on Supply voltage sequence (All Condition)

Transition	Symbol	Тур.	Max.	Unit
OFF→Stand-by	ton	ı	3	ms
Stand-by→Active	tsa	-	5	μs
Active→Stand-by	tas	-	5	μs
Active or Stand-by→OFF	tof	-	10	ms

Parameters on Supply voltage sequence (All Condition)

T GIGINOTOTO ON OC	arametere en euppry vertage esquence (, in esmanten)										
Characteristics	Symbol	Min.	Max.	Unit							
VDD ON	VH	1.53	-	V							
VDD OFF	VL	-	0.17	V							




### **HSCDHD005A**

17 / 46 Rev.1.5 Sep. 2016

#### 6.1.8. Control Timing Specifications

#### Force state

- Force state is used for synchronous measurement (selected from register CTRL3, bit FRC), and measurement starts after forced register command to register via bus.
- Functional mode changes from Stand-by mode to Active mode by setting register (Control1: bit PC) to "1".
- Force state is set by control register (CNTL1: bit FS) "1".
- Acquired data stored to output register (OUTX, OUTY, OUTZ), and status register (STAT: bit DRDY) is set to "1" and output signal (INTM pin) are set to active.
- -Output on external INTM pin is set by control register (CNTL2)
- -During reading data, out put register is not updating. After reading is complete, reading data is updated.
- Change of state from Normal to Force is valid after measurement if control register is set during the Active measuring in Normal state.




Measurement control timing (Force state)

#### 6.1.8. Control Timing Specifications

#### **Normal state**

- Normal state is continuous measurement state, and when Normal state is set by setting "0" to control register (CNTL1: bit FS), channels measurement is started.
- Measurement time and interval are managed with internal clock.
- Functional mode changes from Stand-by mode to Active mode by setting register (CNTL1: bit PC) to "1".
- Output data rate (ODR) is selectable with 0.5Hz or 100Hz by register (CNTL1: bit ODR).
- Acquired data are stored to register (OUTX, OUTY, OUTZ), status register (STAT: bit DRDY) is set to "1" and output PIN signal are control with (CNTL2:bit DEN).



Note: READ MARGIN is need more than "0msec" in normal state.

. DATA READ Time should be set less than 1msec including clock starch. Minimum case is happen in ODR=11(100Hz) on measurement function.

Measurement control timing (Normal state)



# **HSCDHD005A**

19 / 46 Rev.1.5 Sep. 2016

# 7. Acceleration Sensor Functional Specifications

### 7.1. Function List

	Name	Description					
Initial	ization	Power on reset is performed by turning on the power.					
		All circuits and registers are set to default and mode is					
		set to stand-by mode automatically by POR.					
		Software reset is performed by writing to control register.					
		All register is reloaded form OTP and internal compensation table is reloaded.					
Func	tional Modes	This sensor has stand-by mode and wake mode for power control.					
	Stand-by Mode	Low power waiting state. Stand-by mode is the default state after power-up.					
		Reading/Writing register and is enable, but interrupts cannot be serviced.					
		Internal clocking is disabled.					
	Wake Mode	Change from stand-by to active mode by register command to control register.					
		Continuous sampling and reading data of sensor.					
		Only writing register is enable to the MODE: Register.					
		Full read access is enable in all states.					
Sens	or Sampling Function	The internal sampling rate range can be selected between 0.25 Hz and 256 Hz.					
		The sensor readings data appear as selected resolution upto 14-bit.					
Offse	t and Gain Calibration	Digital offset and gain calibration can be performed on the sensor, if necessary,					
Func	tion	in order to reduce the effects of assembly influences and stresses					
		which may cause the sensor readings to be offset from their factory values.					
Tap D	etection Functon	The tap detection allows the device to detect user events such as pressing					
		button on-screen.					
Interr	upts Function	The sensor device utilizes output pin INTA to signal to an external microprocessor					
		that an event has been sensed.					
		The event detections are TAP event and sensor update.					



# **HSCDHD005A**

20 / 46 Rev.1.5 Sep. 2016

#### 7.1.1. Functional Modes

- -The device has two states of operation: STANDBY (the default state after power-up), and WAKE.
- -The STANDBY state offers the lowest power consumption.
  - The I2C interface allows write access to all registers only in the STANDBY state.
- -In WAKE state, the only I2C register write access permitted is to the MODE: Mode Control Register. Full read access is allowed in all states.


state	I2C Bus	Description
STANDBY	Device responds to I2C bus (R/W)	•Device is powered; Registers can be accessed via I2C. Lowest power state. No interrupt generation, internal clocking disabled. Default power-on state.
WAKE	Device responds to I2C bus (Read)	•Continuous sampling and reading of sense data. All registers except the MODE: Register are read-only.

#### **Accelerometer Operational State Flow**

-The operational state may be forced to a specific state by writing into the OPCON bits, as shown below.

-The operational state will stay in the mode specified until changed.

The spectational state this state specifical artificial gear									
state	Set	Description							
Force Wake mode	OPCON[1:0] = 01	<ul><li>Switch to Wake mode and stay there</li><li>Continuous sampling data</li></ul>							
Force stand-by mode	OPCON[1:0] = 00	<ul><li>Switch to Stand-by mode and stay there</li><li>Disable sensor and event sampling</li></ul>							



State Machine



### **HSCDHD005A**

21 / 46 Rev.1.5 Sep. 2016

#### 7.1.2. Sensor Sampling

- -The sampling rate can be selected between 0.25 Hz and 256 Hz.
- -This register can be used to set the range and resolution of the accelerometer measurements.
- -Measurement data is stored in the "extended" registers XOUT\_EX, YOUT\_EX, and ZOUT\_EX.
- -The byte with the lower address of the byte pair is the least significant byte while the byte with the next higher address is the most significant byte.
- -The measurement data is represented as 2's complement format.
- For example, 10-bit samples occupy bits [9:0], with bits [15:9] occupied by the sign bit.
  - 14-bit samples occupy bits [13:0], with bits [15:13] occupied by the sign bit.
- -The desired resolution and full scale acceleration range of  $\pm 2g$ ,  $\pm 4g$ ,  $\pm 8g$ ,  $\pm 12g$ ,  $\pm 16g$  are set in OUTCFG: Output Configuration Register.
- -The device sample rate is set in SRTFR(SAMPLE RATE AND TAP REGISTER).

#### 7.1.3. OFFSET AND GAIN CALIBRATION

-Digital offset and gain calibration can be performed on the sensor.

If necessary, in order to reduce the effects of post-assembly influences and stresses which may cause the sensor readings to be offset from their factory values.

#### 7.1.4. TAP DETECTION

- -The device supports directional tap detection in ±X, ±Y or ±Z.
- -Each axis is independent, although only one direction per axis is supported simultaneously.
- -The threshold, duration, and dead-time of tap detection can be set for each axis, and six flag/status bits are maintained in a status register.
- -The tap uses a second order high-pass filter to detect fast impulse/transition acceleration events.
- -The external interrupt pin can be used to indicate that a tap event has been detected.



### **HSCDHD005A**

22 / 46 Rev.1.5 Sep. 2016

#### 7.1.5. INTERRUPTS

- -The INTA pin is used in order to tell to an external microprocessor that the event occurred.
- If interrupts are used, the microprocessor must set up the registers due to detect a event.
- If polling is used, no need to setup the interrupt registers.

#### **Accelerometer Enabling and Clearing Interrupts**

- -The SR (Status Register) contains the flag bits for the sample acquisition interrupt ACQ\_INT.
- -The INTEN (Interrupt Enable Register) determines which events generate interrupts.
- When an event is detected, it is masked with an interrupt enable bit in this register and the corresponding status bit is set in the SR (Status Register).
- -The INTA pin is cleared during the next I2C bus cycle.
- -When an interrupt is triggered, the first I2C read access to the device clears INTA pin.
- The condition which generated the interrupt will remain held in the SR until it is read.
- -The polarity and the mode of INTA pin may be chosen by setting IPP and IAH bits in the MODE Register.

#### Accelerometer ACQ\_INT Interrupt

-The ACQ\_INT flag bit in the SR (Status Register) is always active. This bit is cleared when it is read. The frequency of this ACQ\_INT bit being set active is always the same as the sample rate.

#### **Accelerometer Continuous Sampling**

-The device has the ability to read in a continuous sampling mode.

The device always updates the XOUT, YOUT, and ZOUT registers at the chosen ODR. An optional interrupt can be generated each time the sample registers have been updated (ACQ\_INT interrupt bit in the INTEN).



### HSCDHD005A

23 / 46 Rev.1.5 Sep. 2016

#### 8. I2C Interface

#### 8.1. I2C Slave Interface

- Conformable to Philips I2C-Bus Specification Version 2.1 and NXP UM10204 I2C-bus specification and user manual Rev.03-19 June 2007
- Slave address of magnetic sensor is fixed '0001100'. (7bit device address 0x0C)
- Slave address of acceleration sensor are selectable with '1001100' and '1101100' (0x4C and 0x6C)
- The acceleration sensor I2C device address depends upon the state of the pin AS during power-up as shown in the table below.

7-bit Device ID	8-bit Address – Write	8-bit Address – Read	Pin AS level power-up
0x4C (0b1001100)	0x98	0x99	GND
0x6C (0b1101100)	0xD8	0xD9	VDD

### 8.2. I2C Timing Characteristics


- Acceleration sensor supports Standard mode and Fast mode.
- Magnetic sensor supports Standard mode, Fast mode , Fast mode Plus and Hi speed mode.
- It is seemless change from Fast mode to Hi speed mode to use the master code (00001XXX)
- Support Multiple Read and Write mode.
- Clock stretch function is not available.

### I2C bus interface timing diagram 1

Parameters	Symbol	Standa	ard Mode	Fast m	ode	Fast m	Fast mode Plus	
		Min.	Max.	Min.	Max.	Min.	Max.	1
SCL clock frequency	f <sub>SCL</sub>	0	100	0	400	0	1000	kHz
Hold time (re)start condition	t <sub>HD:STA</sub>	4. 0	_	0.6	_	0. 26	_	us
Low period of the SCL clock	t <sub>LOW</sub>	4. 7	-	1.3	_	0.5	-	us
High period of the SCL clock	t <sub>HIGH</sub>	4.0	-	0.6	-	0. 26	_	us
Set-up time for (re)start condition	t <sub>su:sta</sub>	4. 7	-	0.6	-	0. 26	_	us
Data hold time	t <sub>HD:DAT</sub>	0	-	0	-	0	_	us
Data set-up time	t <sub>su:dat</sub>	250	_	100	_	50	_	ns
Rise time of SDA and SCL	t <sub>r</sub>	T -	1000	_	300	_	120	ns
Fall time of SDA and SCL	t <sub>f</sub>	-	300	-	300	_	120	ns
Set-up time for stop condition	t <sub>su:sto</sub>	4. 0	_	0.6	-	0. 26	_	us
Bus free time between a stop and start condition	t <sub>BUF</sub>	4. 7	-	1.3	-	0.5	-	us
Capcacitive load for SDA/SCL	C <sub>b</sub>	-	400	-	400	_	300	pF
Data valid time	t <sub>VD:DAT</sub>	-	3. 45	_	0.9	_	0. 45	us
Data valid acknowledge time	t <sub>VD:ACK</sub>	1-	3. 45	-	0.9	_	0. 45	us
Noise margin at the low level	VnL	0. 1* DVDD	and the second s	0. 1* DVDD	****	0. 1* DVDD	-	٧
Noise margin at the high level	VnH	0. 2* DVDD	_	0. 2* DVDD	_	0. 2* DVDD	-	V

# 8.2. I2C Timing Characteristics

I2C bus interface timing diagram 2



Parameters	Symbol	Hs-mod C <sub>b</sub> =100	e pF(max)	Hs-mode C <sub>b</sub> =400pF		Unit	
	and the second	Min.	Max.	Min.	Max.		
SCLH clock frequency	f <sub>sclh</sub>	0	3. 4	0	1.7	MHz	
Hold time (re)start condition	t <sub>HD:STA</sub>	160		160		ns	
Low period of the SCLHclock	t <sub>LOW</sub>	160	_	320	-	ns	
High period of the SCLH clock	t <sub>HIGH</sub>	60	1_	120		ns	
Set-up time for (re)start condition	t <sub>SU:STA</sub>	160	_	160		ns	
Data hold time	t <sub>HD:DAT</sub>	0	70	0	150	ns	
Data set-up time	t <sub>SU:DAT</sub>	10	_	10	_	ns	
Rise time of SCLH	troL	10	40	20	80	ns	
Fall time of SCLH	t <sub>fCL</sub>	10	40	20	80	ns	
Rise time of SDAH	trDA	10	80	20	160	ns	
Fall time of SDAH	t <sub>fDA</sub>	10	80	20	160	ns	
Set-up time for stop condition	t <sub>su:sto</sub>	160	-	160	_	ns	
Capcacitive load for SDA/SCL	C <sub>b</sub>		100	-	400	pF	
Noise margin at the low level	V <sub>nL</sub>	0.1*	-	0.1*	_	٧	
		DVDD		DVDD			
Noise margin at the high level	V <sub>nH</sub>	0. 2*	_	0. 2*		٧	
		DVDD		DVDD			



### **HSCDHD005A**

25 / 46 Rev.1.5 Sep. 2016

### 8.3. I2C Protocol Format

- Data transfers follow the combined format with 7-bit addressing of I2C interface.
- Data is transferred with the most significant bit (MSB) first and little endian.
- Auto-increment of previous accessed register address is available when the internal register address is written during the first data byte. Data then can be transferred continuously.

### **Bus protocol definitions**

S: Start condition

SAD+W: Slave Address + write bit SAD+R: Slave Address + read bit

SAD+R/W:Slave Address + read or write bit

SAK: Slave Acknoledge

REG: Register Address (2<sup>nd</sup> byte)
Sr: Repeat Start condition
A: (Master) Acknowledge
/A: (Master) Non-Acknowledge

DATA: Data(load)
P: Stop condition

M-code: Master code (00001XXX)

#### **Read Formats**

One byte read flow

master	S	SAD+W		REG		SR	SAD+R			/A	Р
s/ave			SAK		SAK			SAK	DATA		

#### Multiple byte reads flow

master	S	SAD+W		REG		SR	SAD+R			Å		/A	P
s/ave			SAK		SAK			SAK	DATA		DATA		

### **Write Format**

One byte wirte flow

master	S	SAD+W		REG		DATA		Р
s/ave			SAK		SAK		SAK	

#### Multiple byte writes flow

master	S	SAD+W		REG		DATA		DATA		P
s/ave			SAK		SAK		SAK		SAK	

#### HS mode data trasfer

HS mode is enable after writeing Mcode.

speed	F/S-mode	е		Hs-mode	1					FS-
master	Si	Mcode	/A	SR ·	SAD +R/W		DATA	/A	P	
s/ave		-				A	DATA	A		
									Hs- cont	tinue
master									SR	SAD +R/W



# HSCDHD005A

26 / 46 Rev.1.5 Sep. 2016

### 9. Magnetic Sensor Register Interface

### 9.1. Register MAP

- Register addresses and definitions are as follows.
- Sensor output values are signed integer (2's compliment) presentation and little Endian order.

Address	Name	7bit	6bit	5bit	4bit	3bit	2bit	1bit	0bit	Default hex
00	Self-Test response			.4.	STB	[7:0]				55
OD	"More Info version"	0	0	0	1	0	0	0	1 1	11
0E	"More Info ALPS"	0	0	0	1	0	1	0	1	15
0F	"Who I Am"	0	1	0	0	1	0	0	. 1	49
10	Output x LSB		•	-	OUT)	([7:0]		-	•	00
11	Output x MSB				OUTX	[15:8]				00
12	Output y LSB				OUT)	[7:0]				00
13	Output y MSB				OUTY	[15:8]				00
14	Output z LSB				OUTZ	2[7:0]				00
15	Output z MSB				OUTZ	[15:8]				00
18	Status	40	DRDY	DOR	1989	ear.	FFU	TRDY	ORDY	00
1.4	Name of the second seco		1.2	· · · · · · · · · · · · · · · · · · ·	ut.	-		······································		00
18	Control1	PC	100	-	ODR	[1:0]	-	FS	est .	0A
1C	Control2	(NO)	400	1000	1000	DEN	DRP	DTS	DOS	04
1D	Control3	SRST	FORCE	100	STC	1987	-	TCS	0CL	00
1E	Control4	MMD	[1:0]	-	RS	AS		- 644		80
1F	-	1007	560:	. me	100	No.	-	we	800	00
20	Offset x LSB			•	0FF)	([7:0]				00
21	Offset x MSB	100				OFFX[14:	8]			00
22	Offset y LSB				0FF	([7:0]				00
23	Offset y MSB	int				OFFY[14:	8]			00
24	Offset z LSB				0FF2	[7:0]				00
25	Offset z MSB	-				0FFZ[14:	8]			00
30	-		•			igar-				00
31	Temperature value			***************************************	TEMP	7[7:0]				19



# **HSCDHD005A**

27 / 46 Rev.1.5 Sep. 2016

# 9.2. Self Test Response Register (STB)

Address: 0Ch, Self Test Response (Read Only)

Bit	Name	Description
7:0	STB 7:0	Self test starts by STC bit (CNTL3 register).
		AAh is stored when CNTL3: bit STC sets to 1.
		55h is stored after STB register is read.

# 9.3. Information Registers

Address: 0Dh, "More Info version" (Read Only)

Bit	Name	Description
7:0	INFO1 7:0	Information Value1 (11h)

Address: 0Eh, "More Info ALPS" (Read Only)

I	Bit	Name	Description
	7:0	INFO2 7:0	Information Value2 (15h)

Address: 0Fh, "Who Am I" Value (Read Only)

Bit	Name	Description
7:0	WIA 7:0	Identify byte (49h)



### HSCDHD005A

28 / 46 Rev.1.5 Sep. 2016

### 9.4. Output Data Register (OUTX, OUTY, OUTZ)

- 15bit integer and 1FFFh (16383d) ~ E000h (-16834d)

Address: 10h, X-axis Output Data LSB (Read Only)

Bit	Name	Description
7:0	OUTX 7:0	X-axis Output Data, Signed Integer.

Address: 11h, X-axis Output Data MSB (Read Only)

Bit	Name	Description
7	Х	Not Used
6:0	OUTX 14:8	X-axis Output Data, Signed Integer.

Address: 12h, Y-axis Output Data LSB (Read Only)

Bit	Name	Description
7:0	OUTY 7:0	Y-axis Output Data, Signed Integer.

Address: 13h, Y-axis Output Data MSB (Read Only)

Bit	Name	Description
7	X	Not Used
6:0	OUTY 14:8	Y-axis Output Data, Signed Integer.

Address: 14h, Z-axis Output Data LSB (Read Only)

Bit	Name	Description
7:0	OUTZ 7:0	Z-axis Output Data, Signed Integer.

Address: 15h, Z-axis Output Data MSB (Read Only)

Bit	Name	Description
7	X	Not Used
6:0	OUTZ 14:8	Z-axis Output Data, Signed Integer.

### 9.5. Status Register (STAT)

Address: 18h, Status (Read Only)

Bit	Name	Description	
7	X	Not Used	
6	DRDY	Data Ready Detection	
		0 = Not Detected, 1 = Detected	
5	DOR	Data Overrun Detection	
		0 = Not Detected, 1 = Detected	
		Note: if Read Output Data Register.	
4:3	Χ	Not Used	
2	FFU	Must be use Default setting.	
		0 = (Default) 💥	
1	TRDY	Must be use Default setting.	
		0 = (Default) 💥	
0	ORDY	Must be use Default setting.	
		0 = (Default) ※	

<sup>※.</sup> The change of this bit is prohibited.



# HSCDHD005A

29 / 46 Rev.1.5 Sep. 2016

# 9.6. Control 1 Register (CTRL1)

Address: 1Bh, Control 1 (Write/Read)

- 14-11, C-114-11 (T-114-11-11-11-11-11-11-11-11-11-11-11-11			
Bit	Name	Description	
7	PC	Power Mode Control	
		0 = Stand-by Mode (Default), 1 = Active Mode	
6:5	X	Not Used (Read Only)	
4:3	ODR 1:0	Output Data Rate Control in Normal State	
		00 = 0.5 Hz	
		01 = 10Hz (Default)	
		10 = 20Hz	
		11 = 100Hz	
2	Х	Not Used (Read Only)	
1	FS	State Control in Active Mode	
		0 = Normal State	
		1 = Force State (Default)	
0	Х	Not Used (Read Only)	

### 9.7. Control 2 Register (CTRL2)

- When a CTRL2 register value was changed during the measurement, The contents of the change are reflected after measurement.

Address: 1Ch, Control 2 (Write/Read)

Bit	Name	Description	
7	_	Must be use Default setting.	
		0 = (Default) 💥	
6	_	Must be use Default setting.	
		0 = (Default) 💥	
5	_	Must be use Default setting.	
		0 = (Default) 💥	
4	_	Must be use Default setting.	
		0 = (Default) 💥	
3	DEN	Data Ready Function Control Enable	
		0 = Disabled (Default), 1 = Enabled	
2	DRP	DRDY signal active level control	
		= ACTIVE LOW, 1 = ACTIVE HIGH (Default)	
1	DTS	Must be use Default setting.	
		0 = (Default) 💥	
0	DOS	Must be use Default setting.	
		0 = (Default) 💥	

※. The change of this bit is prohibited.



### **HSCDHD005A**

30 / 46 Rev.1.5 Sep. 2016

### 9.8. Control 3 Register (CTRL3)

- Bit control at the same time is prohibited.
- Priority of this register is MSB.

### Address: 1Dh, Control 3 (Write/Read)

Bit	Name	Description	
7	SRST	Soft Reset Control Enable	
		0 = No Action (Default), 1 = Soft Reset	
		Note: return to zero after soft reset.	
6	FRC	Start to Measure in Force State	
		0 = No Action (Default), 1 = Measurement Start	
		Note: return to zero after measurement.	
5	Χ	Not Used (Read Only)	
4	STC	Self Test Control Enable	
		0 = No Action (Default)	
		1 = Set parameters to Self Test Response (STB) register.	
		Note: return to zero immediately.	
3:2	Χ	Not Used (Read Only)	
1	TCS	Start to Measure Temperature in Active Mode	
		0 = No Action (Default), 1 = Measurement Start	
0	OCL	Start to Calibrate Offset in Active Mode	
		0 = No Action (Default), 1 = Action	

### 9.9. Control 4 Register (CTRL4)

- When a CTRL4 register value was changed during the measurement, The contents of the change are reflected after measurement.

#### Address: 1Eh, Control 4 (Write/Read)

Bit	Name	Description	
	ivanie		
7:6	MMD	Must be use Default setting.	
		10 = (Default) ※	
5	X	Not Used (Read Only)	
4	RS	Set Dynamic range of output data.	
		0 = 14 bit signed value (-8192 to +8191) (Default)	
		1 = 15 bit signed value (-16384 to +16383)	
3	AS	Must be use Default setting.	
		0 = (Default) ※	
2:0	Х	Not Used (Read Only)	

※. The change of this bit is prohibited.



### **HSCDHD005A**

31 / 46 Rev.1.5 Sep. 2016

### 9.10. Offset Drift Value Register (OFFX, OFFY, OFFZ)

- Data is 14bit integer and 1FFFh (8191d) ~ E000h (-8192d)

Address: 20h, 14 bits X-axis Offset Drift Value LSB (Write/Read)

Bit	Name	Description
7:0	OFFX 7:0	X-axis Offset Drift Value, Signed Integer.

Address: 21h, 14 bits X-axis Offset Drift Value MSB (Write/Read)

Bit	Name	Description
7	X	Not Used (Read Only)
6:0	OFFX 14:8	X-axis Offset Drift Value, Signed Integer.

Address: 22h, 14 bits Y-axis Offset Drift Value LSB (Write/Read)

Bit	Name	Description
7:0	OFFY 7:0	Y-axis Offset Drift Value, Signed Integer.

Address: 23h, 14 bits Y-axis Offset Drift Value MSB (Write/Read)

Bit	Name	Description
7	X	Not Used (Read Only)
6:0	OFFX 14:8	Y-axis Offset Drift Value, Signed Integer.

Address: 24h, 14 bits Z-axis Offset Drift Value LSB (Write/Read)

Bit	Name	Description
7:0	OFFZ 7:0	Z-axis Offset Drift Value, Signed Integer.

Address: 25h, 14 bits Z-axis Offset Drift Value MSB (Write/Read)

Bit	Name	Description
7	X	Not Used (Read Only)
6:0	OFFX 14:8	Z-axis Offset Drift Value, Signed Integer.

### 9.11. Temperature Data Register (TEMP)

- Temperature measurement is performed by setting register command (CNTL3 : bit TCS) when in the active mode
- Result is stored to temperature register (TEMP)
- -Sensor output value are compensated with the temperature value stored TEMP register.

Address: 31h, Temperature Data (Read Only)

Bit	Name	Description
DIL	Name	Description
7:0	TEMP7:0	Temperature Data, Signed Integer.
		LSB = 1°C
		1000 0000 = -128°C
		0000 0000 = 0°C
		0111 1111 = 127°C

# HSCDHD005A

32 / 46 Rev.1.5 Sep. 2016

### 10. Acceleration Sensor Register Interface

### 10.1. Register MAP

- Register addresses and definitions are as follows.
- Sensor output values are signed integer (2's compliment) presentation and little Endian order.

											POR	R/
Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value	W <sup>6</sup>
0x0	0-0x02			l	l	RESER\	/ED <sup>7</sup>					
0x03	SR	Status Register	ACQ INT	Resv	TAP ZN	TAP_ZP	TAP YN	TAP YP	TAP_XN	TAP XP	0x00	R
	OPSTAT	Operational Device		,,,,,,,		_		.,	OPSTAT	OPSTAT		H
0x04	01 01741	Status Register	OTPA	Resv	Resv	I2C_WDT	Resv	Resv	[1]	[0]	0x00	R
	L )x05	Otatus (Cegiste)				RESER\	<u> </u>		[,1	[0]		$\vdash$
	1	lata an unt En abla	ACQ_INT			I I I I I I I I I I I I I I I I I I I	I					
0x06	INTEN	Interrupt Enable		Resv	TIZNEN	TIZPEN	TIYNEN	TIYPEN	TIXNEN	TIXPEN	0x00	w
		Register	_EN		I2C WDT	I2C WDT			OPCON	OPCON		
0x07	MODE		IAH	IPP			Resv	0 8			0x00	w
		Mode Register	TAD LAT	FUD TA	_POS	_NEG			[1]	[0]		
0x08	SRTFR	Sample Rate and Tap Feature	TAP_LAT CH	FLIP_TA	FLIP_TA Y	FLIP_TA X	RATE[3]	RATE[2]	RATE[2]	RATE[0]	0x00	w
0,00	OKITIK	Register	OII				IXAIE[0]		IVATE[Z]	TOTILIO	0,00	
		Tap Control			TAPZNE	TAPZPE	TAPYNE	TAPYPE	TAPXNE	TAPXPE		T
0x09	TAPEN	Register	TAP_EN	THRDUR	N	N	N	N	N	N	0x00	W
		X Tap Duration and										
0x0A	TTTRX	Threshold Register	TTTRX[7]	TTTRX[6]	TTTRX[5]	TTTRX[4]	TTTRX[3]	TTTRX[2]	TTTRX[1]	TTTRX[0]	0x00	W
		Y Tap Duration and										$\vdash$
0x0B	TTTRY	Threshold Register	TTTRY[7]	TTTRY[6]	TTTRY[5]	TTTRY[4]	TTTRY[3]	TTTRY[2]	TTTRY[1]	TTTRY[0]	0x00	w
		Z Tap Duration and										$\vdash$
0x0C	TTTRZ		TTTRZ[7]	TTTD7I61	TTTD 7/51	TTTD7[4]	TTTRZ[3]	TTTD7[0]	TTTD 7[4]	TTTD7f01	0x00	w
UXUC	ITINZ	Threshold Register	111111111111111111111111111111111111111	TTTRZ[6]		111111111111111111111111111111111111111	المحري	ا۱۱۱۸۷ز۷	TTTKZ[I]	TTTKZ[0]	0,000	**
	XOUT	XOUT Extended	XOUT	XOUT	XOUT	XOUT	XOUT	XOUT	XOUT	XOUT		
0x0D	_EX_L	Register	_EX[7]	_EX[6]	_EX[5]	_EX[4]	EX[3]	_EX[2]	_EX[1]	_EX[0]	0x00	R
	XOUT	XOUT Extended	XOUT	XOUT	XOUT	XOUT	XOUT	XOUT	XOUT	XOUT		$\vdash$
0x0E								***************************************			0x00	R
	_EX_H	Register YOUT Extended	_EX[15]	_EX[14]	_EX[13]	_EX[12]	_EX[11]	_EX[10]	_EX[9]	_EX[8]		$\vdash$
0x0F	YOUT		YOUT	YOUT	YOUT	YOUT	YOUT	YOUT	YOUT	YOUT	0x00	R
	_EX_L	Register	_EX[7]	_EX[6]	_EX[5]	_EX[4]	_EX[3]	_EX[2]	_EX[1]	_EX[0]		$\vdash$
0x10	YOUT	YOUT Extended	YOUT	YOUT	YOUT	YOUT	YOUT	YOUT	YOUT	YOUT	0x00	R
	_EX_H	Register	_EX[15]	_EX[14]	_EX[13]	_EX[12]	_EX[11]	_EX[10]	_EX[9]	_EX[8]		
0x11	ZOUT	ZOUT Extended	ZOUT	ZOUT	ZOUT	ZOUT	ZOUT	ZOUT	ZOUT	ZOUT	0x00	R
	_EX_L	Register	_EX[7]	_EX[6]	_EX[5]	_EX[4]	_EX[3]	_EX[2]	_EX[1]	_EX[0]		
0x12	ZOUT	ZOUT Extended	ZOUT	ZOUT	ZOUT	ZOUT	ZOUT	ZOUT	ZOUT	ZOUT	0x00	<sub>R</sub>
	_EX_H	Register	_EX[15]	_EX[14]	_EX[13]	_EX[12]	_EX[11]	_EX[10]	_EX[9]	_EX[8]		Щ
0x1	3-0x1F					RESERV	ÆD ′					
000	OUTCFG	Output	0 8	DANIOEIO	DANIOET	DANIGETO	D	DECIG	DECM	DEC.	000	<sub></sub>
0x20	JUILFG	Configuration Register	U -	RANGE[2	RANGE[1	RANGE[0	Resv	RES[2]	RES[1]	RES[0]	0x00	W
		X-Offset										
0x21	XOFFL	LSB Register	XOFF[7]	XOFF[6]	XOFF[5]	XOFF[4]	XOFF[3]	XOFF[2]	XOFF[1]	XOFF[0]	Per chip	W
		X-Offset										$\vdash$
0x22	XOFFH	MSB Register	XGAIN[8]	XOFF[14]	XOFF[13]	XOFF[12]	XOFF[11]	XOFF[10]	XOFF[9]	XOFF[8]	Per chip	W
		Y-Offset										$\vdash$
0x23	YOFFL	LSB Register	YOFF[7]	YOFF[6]	YOFF[5]	YOFF[4]	YOFF[3]	YOFF[2]	YOFF[1]	YOFF[0]	Per chip	w
		Lob Register										Ш

#### Note

- <sup>6</sup> 'R' registers are read-only, via external I2C access. 'W' registers are read-write, via external I2C access.
- <sup>7</sup> Registers designated as 'RESERVED' should not be accessed by sof
- 8 Software must always write a zero '0' to this bit.



# HSCDHD005A

33 / 46 Rev.1.5 Sep. 2016

# 10. Acceleration Sensor Register Interface (Continued)

### 10.1. Register MAP

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR	R/
Auur	Name	Description	DIL 7	DIL 0	DIL 3	DIL 4	ысэ	DIL Z	ыст	DIL U	Value	W <sup>6</sup>
0x24	YOFFH	Y-Offset	YGAIN[8]	YOFF[14]	YOFF[13]	YOFF[12]	YOFF[11]	YOFF[10]	YOFF[9]	YOFF[8]	Per chip	W
0,24	101111	MSB Register	TGAIN[0]	1011[14]	1011[13]	1011[12]	1011[11]	1011[10]	1011[9]	1011[0]	rei Gilip	V V
0x25	ZOFFL	Z-Offset	ZOFF[7]	ZOFF[6]	ZOFF[5]	ZOFF[4]	ZOFF[3]	ZOFF[2]	ZOFF[1]	ZOFF[0]	Per chip	w
0,23	20	LSB Register	2011[/]	2011[0]	2011[0]	1	2011[0]	2017[2]	2011[1]	2011[0]	rei Gilp	"
0x26	ZOFFH	Z-Offset	ZGAIN[8]	7∩EE[14]	ZOEE[13]	70FE[12]	ZOFF[11]	ZOEE[10]	ZOFF[9]	ZOFF[8]	Per chip	w
0,20	201111	MSB Register	20/414[0]	2011[14]	2011[10]	2011[12]	2011[11]	2011[10]	2011[0]	2011[0]	1 CI CITIP	
0x27	XGAIN	X Gain Register	XGAIN[7]	XGAIN[6]	XGAIN[5]	XGAIN[4]	XGAIN[3]	XGAIN[2]	XGAIN[1]	XGAIN[0]	Per chip	W
0x28	YGAIN	Y Gain Register	YGAIN[7]	YGAIN[6]	YGAIN[5]	YGAIN[4]	YGAIN[3]	YGAN[2]	YGAIN[1]	YGAIN[0]	Per chip	W
0x29	ZGAIN	Z Gain Register	ZGAIN[7]	ZGAIN[6]	ZGAIN[5]	ZGAIN[4]	ZGAIN[3]	ZGAIN[2]	ZGAIN[1]	ZGAIN[0]	Per chip	W
0x2	A-0x3F	RESERVED										

Register Summary 9

<sup>9</sup> No registers are updated with new event status or samples while a I2C cycle is in process.



# HSCDHD005A

34 / 46 Rev.1.5 Sep. 2016

### 10.2. Status Register (SR)

- This register contains the flag/event bits for tap detection and sample acquisition.
- The TAP bits will only transition if the enable bit has been set in register 0x09, the TAP control register.
- Each read to this register will clear the latched event(s) and re-arm the flag for the next event.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x03	TAPR	Tap Status	ACQ INT	Resv	TAP ZN	TAP ZP	TAP YN	TAP YP	TAP XN	TAP XP	0x00	R

SR Status Register

TAP_XP	Positive X-axis TAP detected, flag is set in polling mode or interrupt mode.
TAP_XN	Negative X-axis TAP detected, flag is set in polling mode or interrupt mode.
TAP_YP	Positive Y-axis TAP detected, flag is set in polling mode or interrupt mode.
TAP_YN	Negative Y-axis TAP detected, flag is set in polling mode or interrupt mode.
TAP_ZP	Positive Z-axis TAP detected, flag is set in polling mode or interrupt mode.
TAP_ZN	Negative Z-axis TAP detected, flag is set in polling mode or interrupt mode.
ACQ_INT	Sample has been acquired, flag bit is set in polling mode or interrupt mode. This bit cannot be disabled and is always set be hardware when a sample is ready. The host must poll at the sample rate or faster to see this bit transition.



# HSCDHD005A

35 / 46 Rev.1.5 Sep. 2016

### 10.3. Device Status Register (OPSTAT)

- The Operational State status register reports which operational state the device is in, either WAKE or STANDBY as shown in Table of Operational State Status Register

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR	R/
Addr	Name	Description	DIL /	DILO	ысэ	DIL4	ысэ	DILZ	БІСІ	ысо	Value	w
		Operational										
0x04	OPSTAT	Device Status	OTPA	Resv	Resv	I2C_WDT	Resv	Resv	OPSTAT	OPSTAT	0x00	R
		Register							[1]	[0]		

Operational State Status Register

Operational otate otates register								
OPSTAT[1:0]	Sampling State Register Status, Wait State Register Status							
	00: Device is in STANDBY state, no sampling							
	01: Device is in WAKE state, sampling at set sample rate							
	10: Reserved							
	11: Reserved							
I2C_WDT	I2C watchdog timeout							
	0: No watchdog event detected							
	1: Watchdog event has been detected by hardware, I2C slave state machine							
	reset to idle. This flag is cleared by reading this register.							
OTPA	One-time Programming (OTP) activity status							
	0: Internal memory is idle and the device is ready for use							
	1: Internal memory is active and the device is not yet ready for use							



# **HSCDHD005A**

36 / 46 Rev.1.5 Sep. 2016

### 10.4. Interrupt Enable Register (INTEN)

- The interrupt enable register allows the flag bits for specific TAP and sample events.
- This is the only effect these bits have as the flag bits will be cleared by accessing register 0x03.

[	Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
	0x06	INTEN	Interrupt Enable Register	ACQ_INT _EN	Resv	TIZNEN	TIZPEN	TIYNEN	TIYPEN	TIXNEN	TIXPEN	0x00	w

Interrupt Enable Register Settings

TIXPEN Positive X-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIXNEN Negative X-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIYPEN Positive Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIYNEN Negative Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZPEN Positive Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  ACQ_INT_EN Generate Interrupt	Interrupt Enac	ble Register Settings
1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIXNEN  Negative X-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIYPEN  Positive Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIYNEN  Negative Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZPEN  Positive Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN  Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.	TIXPEN	·
The INTA pad will transition.  TIXNEN  Negative X-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIYPEN  Positive Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIYNEN  Negative Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZPEN  Positive Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN  Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.		0: Disabled (default)
TIXNEN  Negative X-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIYPEN  Positive Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIYNEN  Negative Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZPEN  Positive Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN  Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN  Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.		1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.
0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIYPEN Positive Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIYNEN Negative Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZPEN Positive Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.		The INTA pad will transition.
1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIYPEN Positive Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIYNEN Negative Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZPEN Positive Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.	TIXNEN	Negative X-axis TAP interrupt enable
The INTA pad will transition.  TIYPEN Positive Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIYNEN Negative Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZPEN Positive Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.		0: Disabled (default)
TIYPEN  Positive Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIYNEN  Negative Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZPEN  Positive Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN  Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.		1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.
0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIYNEN Negative Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZPEN Positive Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.		The INTA pad will transition.
1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIYNEN  Negative Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZPEN  Positive Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN  Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.	TIYPEN	Positive Y-axis TAP interrupt enable
The INTA pad will transition.  TIYNEN  Negative Y-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZPEN  Positive Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN  Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.		0: Disabled (default)
TIYNEN  Negative Y-axis TAP interrupt enable  0: Disabled (default)  1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZPEN  Positive Z-axis TAP interrupt enable  0: Disabled (default)  1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN  Negative Z-axis TAP interrupt enable  0: Disabled (default)  1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.		1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.
0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZPEN Positive Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.		The INTA pad will transition.
1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZPEN Positive Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.	TIYNEN	Negative Y-axis TAP interrupt enable
The INTA pad will transition.  TIZPEN  Positive Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN  Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.		0: Disabled (default)
TIZPEN  Positive Z-axis TAP interrupt enable  0: Disabled (default)  1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN  Negative Z-axis TAP interrupt enable  0: Disabled (default)  1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.		1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.
0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.  TIZNEN Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.		The INTA pad will transition.
1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.     The INTA pad will transition.  TIZNEN  Negative Z-axis TAP interrupt enable 0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.	TIZPEN	Positive Z-axis TAP interrupt enable
The INTA pad will transition.  TIZNEN  Negative Z-axis TAP interrupt enable  0: Disabled (default)  1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.  The INTA pad will transition.		0: Disabled (default)
TIZNEN  Negative Z-axis TAP interrupt enable  0: Disabled (default)  1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.  The INTA pad will transition.		1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.
0: Disabled (default) 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.		The INTA pad will transition.
1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. The INTA pad will transition.	TIZNEN	Negative Z-axis TAP interrupt enable
The INTA pad will transition.		0: Disabled (default)
·		1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled.
ACQ_INT_ENGenerate Interrupt		The INTA pad will transition.
	ACQ_INT_EN	Generate Interrupt
0: Disable automatic interrupt on INTA pad after each sample (default).		0: Disable automatic interrupt on INTA pad after each sample (default).
1: Enable automatic interrupt on INTA pad after each sample.		1: Enable automatic interrupt on INTA pad after each sample.



# HSCDHD005A

37 / 46 Rev.1.5 Sep. 2016

### 10.5. MODE Register (MODE)

- The MODE register controls the active operating state of the device.
- This register can be written from either operational state (STANDBY or WAKE).

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x07	MODE	Mode Register	ΙΑΗ	IPP	I2C_WDT _POS	I2C_WDT _NEG	Resv	0 -	OPCON [1]	OPCON [0]	0x00	w

Note \* Software must always write a zero '0' to Bit 2.

### MODE Register Functionality

THE BETT OGISTOFT OFFICE		
OPCON	00: STANDBY state (default) 01: WAKE state	Set Device Operational State.
	- 11 11 11 11111	
[1:0]	10: Reserved	WAKE or STANDBY
	11: Reserved	
	0: I2C watchdog timer for negative SCL	
I2C WDT NEG	stalls disabled (default)	WDT for negative SCL stalls
12C_WD1_NLG	1: I2C watchdog timer for negative SCL	
	stalls enabled	
	0: I2C watchdog timer for positive SCL	
I2C WDT POS	stalls disabled (default)	WDT for positive SCL stalls
120_WD1_P03	1: I2C watchdog timer for positive SCL	
	stalls enabled	
	0: Interrupt pin INTA is open drain (default)	
IPP	and requires an external pull-up to VDD.	Interrupt Push Pull
IFF	1: Interrupt pin INTA is push-pull. No	
	external pull-up resistor should be installed.	
IAH	0: Interrupt pin INTA is active low (default)	Interrupt Active High
IAU	1: Interrupt pin INTA is active high	



# HSCDHD005A

38 / 46 Rev.1.5 Sep. 2016

### 10.6. Sample Rate and Tap Feature Register (SRTFR)

- This register sets the sampling output data rate (ODR) for sensor.
- The upper 4 bit control functions related to tap hardware.
- The lower 4 bits control the rate, as shown in the table below.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x08	SRTFR	Sample Rate and Tap Feature	TAP_LATCH	FLIP_TAP Z	FLIP_TAP Y	FLIP_TAP X	RATE[3]	RATE[2]	RATĘ1]	RATĘ0]	0x00	w

SRTFR Register Functionality

SIXTI IX IXEGIS	ster Functionality
	0000: 32 Hz (default)
	0001: 16 Hz
	0010: 8 Hz
	0011: 4 Hz
	0100: 2 Hz
	0101: 1 Hz
	0110: 0.5 Hz
RATE[3:0]	0111: 0.25 Hz
KATE[3.0]	1000: 64 Hz
	1001: 128 Hz
	1010: 256 Hz
	1011: Reserved
	1100: Reserved
	1101: Reserved
	1110: Reserved
	1111: Reserved
FLIP_TAPX	0: X positive and X negative tap are not switched (default)
FLIF_TAFA	1: X positive and X negative tap are switched
FLIP_TAPY	0: Y positive and Y negative tap are not switched (default)
FLIF_TAFT	1: Y positive and Y negative tap are switched
FLIP_TAPZ	0: Z positive and Z negative tap are not switched (default)
FLIF_TAFZ	1: Z positive and Z negative tap are switched
	0: Multiple TAPs (of those which are enabled) are detected and latched (default)
TAP_LATCH	1: First TAP detected (e.g. of those enabled) is latched, all others ignored until
	serviced by reading register 0x03.



### HSCDHD005A

39 / 46 Rev.1.5 Sep. 2016

### 10.7. Tap Control Register (TAPEN)

- This register allows the enabling and disabling of tap detection for axes and direction.
- Bit 7 disables tap detection completely.
- Bit 6, switches the feature controlled by registers 0xA, 0xB, and 0xC.
- When bit 6 is '0', the tap duration and quiet parameters are accessed in 0xA to 0xC, and when '1' the tap detection threshold is accessed.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x09	TAPEN	Tap Control Register	TAP_EN	THRDUR	TAPZNEN	TAPZPEN	TAPYNEN	TAPYPEN	TAPXNEN	TAPXPEN	0x00	w

**TAPEN Register Settings** 

17 II EIT I KOGIK	no. oounigo
TAPXPEN	0: Disable positive tap detection on X-axis (default)
IAFAFEN	1: Enable positive tap detection on X-axis
TAPXNEN	0: Disable negative tap detection on X-axis (default)
IAPANEN	1: Enable negative tap detection on X-axis
TAPYPEN	0: Disable positive tap detection on Y-axis (default)
IAFIFLIN	1: Enable positive tap detection on Y-axis
TAPYNEN	0: Disable negative tap detection on Y-axis (default)
IAFINLIN	1: Enable negative tap detection on Y-axis
TAPZPEN	0: Disable positive tap detection on Z-axis (default)
IAFZFLIN	1: Enable positive tap detection on Z-axis
TAPZNEN	0: Disable negative tap detection on Z-axis (default)
IAFZINLIN	1: Enable negative tap detection on Z-axis
	0: Registers 0xA, 0xB, 0xC point to tap duration and quiet period (default)
THRDUR	1: Registers 0xA, 0xB, 0xC point to tap threshold settings.
	See description of TTTRX, TTTRY and TTTRZ.
TAP EN	0: All tap detection is disabled, regardless of bits [5:0] (default)
	1: Tap detection is enabled, individual enables control detection (bits 5-1)



### HSCDHD005A

40 / 46 Rev.1.5 Sep. 2016

### 10.8. X, Y and Z Tap Duration and Threshold Registers (TTTRX,TTTRY, TTTRZ)

- These 3 registers allow control of both the tap duration settings and tap threshold settings, depending upon the setting of the THRDUR bit (bit 6) in the TAPEN register (0x09).

When THRDUR=0, the register meaning is as follows:

Addr	Name	Description	TTTRX[7]	TTTRX[6]	TTTRX[5]	TTTRX[4]	TTTRX[3]	TTTRX[2]	TTTRX[1]	TTTRX[0]	POR	R/
Addi	Name	Description	11160[/]	IIIKA[6]	IIIKA[ə]	111KA[4]	I I I KA[3]	I I I KA[2]	I I I KA[I]	IIIKA[U]	Value	w
0x0A	Tap X	TAPX Duration	TAP_X_	TAP_X_	TAP_X_	TAP_X_	TAP_X_	TAP_X_	TAP_X_	TAP_X_	0x00	w
UXUA	Quiet-	Register	QUIET[3]	QUIET[2]	QUIET[1]	QUIET[0]	DUR[3]	DUR[2]	DUR[1]	DUR[0]	0,000	٧٧
0x0B	TapY	TAPY Duration	TAP_Y_	TAP_Y_	TAP_Y_	TAP_Y_	TAP_Y_	TAP_Y_	TAP_Y_	TAP_Y_	0x00	w
UXUB	Quiet-	Register	QUIET[3]	QUIET[2]	QUIET[1]	QUIET[0]	DUR[3]	DUR[2]	DUR[1]	DUR[0]	0,000	**
0x0C	Tap Z	TAPZ Duration	TAP_Z_	TAP_Z_	TAP_Z_	TAP_Z_	TAP_Z_	TAP_Z_	TAP_Z_	TAP_Z_	0x00	w
UXUC	Quiet-	Register	QUIET[3]	QUIET[2]	QUIET[1]	QUIET[0]	DUR[3]	DUR[2]	DUR[1]	DUR[0]	UXUU	**

When THRDUR=1, the register meaning is as follows:

Addr	Name	Description	TTTDVI71	TTTRX[6]	TTTDVIEL	TTTDV(41	TTTDV(2)	TTTDV(2)	TTTDV(4)	TTTDVIOI	POR	R/
Auur	Name	Description	TTTRX[7]	I I I I KA[0]	TTTRX[5]	TTTRX[4]	TTTRX[3]	TTTRX[2]	TTTRX[1]	TTTRX[0]	Value	w
0x0A	Tap X	TAPX Threshold	TAP_X_T	TAP_X_T	TAP_X_T	TAP_X_T	TAP_X_T	TAP_X_T	TAP_X_T	TAP_X_T	0x00	w
UXUA	Thresh	Register	H[7]	H[6]	H[5]	H[4]	H[3]	H[2]	H[1]	H[0]	0,000	VV
0x0B	Tap Y	TAPY Threshold	TAP_Y_T	TAP_Y_T	TAP_Y_T	TAP_Y_T	TAP_Y_T	TAP_Y_T	TAP_Y_T	TAP_Y_T	0x00	w
UXUB	Thresh	Register	H[7]	H[6]	H[5]	H[4]	H[3]	H[2]	H[1]	H[0]	0,000	**
0x0C	Tap Z	TAPZ Threshold	TAP_Z_T	TAP_Z_T	TAP_Z_T	TAP_Z_T	TAP_Z_T	TAP_Z_T	TAP_Z_T	TAP_Z_T	0x00	w
UXUC	Thresh	Register	H[7]	H[6]	H[5]	H[4]	H[3]	H[2]	H[1]	H[0]	UXUU	<sup>vv</sup>

TTTRX, TTTRY and TTTRZ Register Settings

	and III the register county
TAP_X_DUR[3:0]	This 4-bit value (0 to 15) sets the maximum number of samples an event must qualify as a tap
TAP_Y_DUR[3:0]	before it is rejected. For example, if the value is 4, a fast acceleration event which exceeded the
TAP_Z_DUR[3:0]	threshold for more than 4 consecutive samples would not trigger a tap event.
TAP_X_QUIET[3:0]	This 4-bit value (0 to 15) sets the number of samples to be ignored after successful tap detection.
TAP_Y_QUIET[3:0]	Detection is rearmed after the specific number of samples has passed.
TAP_Z_QUIET[3:0]	
TAP_X_TH[7:0]	This 8-bit unsigned value sets the minimum magnitude a snap event must reach before a tap is
TAP_Y_TH[7:0]	considered detected. Setting this parameter to a higher value will effectively reject all but the
TAP_Z_TH[7:0]	largest acceleration events as tap. Some experimentation in the final form-factor may be needed
	to find an appropriate setting for a particular product.



### HSCDHD005A

41 / 46 Rev.1.5 Sep. 2016

### 10.9. X, Y, Z-Axis Acceleration Registers(XOUT\_EX, YOUT\_EX & ZOUT\_EX)

- The measurements from sensors for the 3-axes are available in these 3 registers.

The most-significant bit of the value is the sign bit, and is sign extended to the higher bits.

14-bit samples occupy bits [13:0], with bits [15:13] occupied by the sign bit.

10-bit samples occupy bits [9:0], with bits [15:9] occupied by the sign bit.

#### **Extended Accelerometer Registers**

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR	R/
Audi	Nume	Bescription	Dit 7	Dit 0	Dit 0	Dit 4	Dit 0	Dit 2	Dit 1	Dit 0	Value	w
0x0D	XOUT	XOUT Extended	XOUT	XOUT	XOUT	XOUT	XOUT	XOUT	XOUT	XOUT	0x00	R
UNOD	_EX_L	Register	_EX[7]	_EX[6]	_EX[5]	_EX[4]	_EX[3]	_EX[2]	_EX[1]	_EX[0]	0,00	'`
0x0E	XOUT	XOUT Extended	XOUT	XOUT	XOUT	XOUT	XOUT	XOUT	XOUT	XOUT	0x00	R
UXUL	_EX_H	Register	_EX[15]	_EX[14]	_EX[13]	_EX[12]	_EX[11]	_EX[10]	_EX[9]	_EX[8]	0,000	``
0x0F	YOUT	YOUT Extended	YOUT	YOUT	YOUT	YOUT	YOUT	YOUT	YOUT	YOUT	0x00	R
UXUF	_EX_L	Register	_EX[7]	_EX[6]	_EX[5]	_EX[4]	_EX[3]	_EX[2]	_EX[1]	_EX[0]	0,000	
0x10	YOUT	YOUT Extended	YOUT	YOUT	YOUT	YOUT	YOUT	YOUT	YOUT	YOUT	0x00	R
00010	_EX_H	Register	_EX[15]	_EX[14]	_EX[13]	_EX[12]	_EX[11]	_EX[10]	_EX[9]	_EX[8]	0,000	
0x11	ZOUT	ZOUT Extended	ZOUT	ZOUT	ZOUT	ZOUT	ZOUT	ZOUT	ZOUT	ZOUT	0x00	R
UXII	_EX_L	Register	_EX[7]	_EX[6]	_EX[5]	_EX[4]	_EX[3]	_EX[2]	_EX[1]	_EX[0]	0,000	
0x12	ZOUT	ZOUT Extended	ZOUT	ZOUT	ZOUT	ZOUT	ZOUT	ZOUT	ZOUT	ZOUT	0x00	R
UXIZ	_EX_H	Register	_EX[15]	_EX[14]	_EX[13]	_EX[12]	_EX[11]	_EX[10]	_EX[9]	_EX[8]	0,000	

### 10.10. Output Configuration Register (OUTCFG)

- This register can be used to set the range and resolution of the accelerometer measurements.

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
	OUT	Output										
0x20	CFG	Configuration	0*	RANGE[2]	RANGE[1]	RANGE[0]	Resv	RES[2]	RES[1]	RES[0]	0x00	W
		Register										

OUTCFG Resolution and Range Select Register Settings

RES[2:0]	Accelerometer g Resolution
	000: Select 6-bits for accelerometer measurements (Default)
	001: Select 7-bit for accelerometer measurements
	010: Select 8-bit for accelerometer measurements
	011: Select 10-bit for accelerometer measurements
	100: Select 12-bit for accelerometer measurements
	101: Select 14-bit for accelerometer measurements
	110: Reserved
	111: Reserved
RANGE[2:0]	Accelerometer g Range
	000: Select +/- 2g range (Default)
	001: Select +/- 4g range
	010: Select +/- 8g range
	011: Select +/- 16g range
	100: Select +/- 12g range
	101: Reserved
	111: Reserved



### HSCDHD005A

42 / 46 Rev.1.5 Sep. 2016

### 10.11. X-Axis Offset Registers (XOFFL, XOFFH)

- The Power-On-Reset value for each chip is unique and is set as part of factory calibration. If necessary, this value can be overwritten by software.
- When modifying these registers with new gain or offset values, software should perform a read-modify-write type of access to ensure that unrelated bits do not get changed inadvertently.

### X-Axis Offset Registers

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x21	XOFFL	X-Offset LSB Register	XOFF[7]	XOFF[6]	XOFF[5]	XOFF[4]	XOFF[3]	XOFF[2]	XOFF[1]	XOFF[0]	Per chip	w
0x22	XOFFH	X-Offset MSB Register	XGAIN[8]	XOFF[14]	XOFF[13]	XOFF[12]	XOFF[11]	XOFF[10]	XOFF[9]	XOFF[8]	Per chip	w

### 10.12. Y-Axis Offset Registers (YOFFL, YOFFH)

### Y-Axis Offset Registers

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x23	YOFFL	Y-Offset LSB Register	YOFF[7]	YOFF[6]	YOFF[5]	YOFF[4]	YOFF[3]	YOFF[2]	YOFF[1]	YOFF[0]	Per chip	w
0x24	YOFFH	Y-Offset MSB Register	YGAIN[8]	YOFF[14]	YOFF[13]	YOFF[12]	YOFF[11]	YOFF[10]	YOFF[9]	YOFF[8]	Per chip	w

### 10.13. Z-Axis Offset Registers (ZOFFL, ZOFFH)

### **Z-Axis Offset Registers**

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x25	ZOFFL	Z-Offset LSB Register	ZOFF[7]	ZOFF[6]	ZOFF[5]	ZOFF[4]	ZOFF[3]	ZOFF[2]	ZOFF[1]	ZOFF[0]	Per chip	8
0x26	ZOFFH	Z-Offset MSB Register	ZGAIN[8]	ZOFF[14]	ZOFF[13]	ZOFF[12]	ZOFF[11]	ZOFF[10]	ZOFF[9]	ZOFF[8]	Per chip	w



### HSCDHD005A

43 / 46 Rev.1.5 Sep. 2016

### 10.14. X-Axis Gain Registers (XGAIN)

- The gain value is an unsigned 9-bit number.
- When modifying these registers with new gain or offset values, software should perform a read-modify-write type of access to ensure that unrelated bits do not get changed inadvertently.

### X-Axis Gain Registers

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x22	XOFFH	X-Offset MSB Register	XGAIN[8]	XOFF[14]	XOFF[13]	XOFF[12]	XOFF[11]	XOFF[10]	XOFF[9]	XOFF[8]	Per chip	w
0x27	XGAIN	X Gain Register MSB Register	XGAIN[7]	XGAIN[6]	XGAIN[5]	XGAIN[4]	XGAIN[3]	XGAIN[2]	XGAIN[1]	XGAIN[0]	Per chip	w

### 10.15. Y-Axis Gain Registers (YGAIN)

### Y-Axis Gain Registers

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x24	YOFFH	Y-Offset MSB Register	YGAIN[8]	YOFF[14]	YOFF[13]	YOFF[12]	YOFF[11]	YOFF[10]	YOFF[9]	YOFF[8]	Per chip	w
0x28	YGAIN	Y Gain Register MSB Register	YGAIN[7]	YGAIN[6]	YGAIN[5]	YGAIN[4]	YGAIN[3]	YGAIN[2]	YGAIN[1]	YGAIN[0]	Per chip	w

### 10.16. Z-Axis Gain Registers (ZGAIN)

### **Z-Axis Gain Registers**

Addr	Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Value	R/ W
0x26	ZOFFH	Z-Offset MSB Register	ZGAIN[8]	ZOFF[14]	ZOFF[13]	ZOFF[12]	ZOFF[11]	ZOFF[10]	ZOFF[9]	ZOFF[8]	Per chip	×
0x29	ZGAIN	Z Gain Register MSB Register	ZGAIN[7]	ZGAIN[6]	ZGAIN[5]	ZGAIN[4]	ZGAIN[3]	ZGAIN[2]	ZGAIN[1]	ZGAIN[0]	Per chip	w



# **HSCDHD005A**

44 / 46 Rev.1.5 Sep. 2016

### 11. Package Dimensions


D4

D5

	Dimension i	n millimeters	Dimension in millimeters					
Ref	Min.	Nom.	Max.	Ref	Min.	Nom.	Max.	
Α	1.90	2.00	2.10	E1	0.47	0.50	0.53	
В	1.90	2.00	2.10	E2		0.375		
С	0.90	0.95	1.00	E3		0.1		
C1		0.80					,	
C2	0.12	0.15	0.18					
D1	0.22	0.25	0.28					
D2	0.24	0.27	0.30					
D3	0.47	0.50	0.53	1				

0.625

0.1





### **HSCDHD005A**

45 / 46 Rev.1.5 Sep. 2016

### 12. Asking that exports this product

- 1. For the export of products which are controlled items subject to foreign and domestic export laws and regulations, you must obtain approval and/or follow the formalities of such laws and regulations.
- 2. Products must not be used for military and/or antisocial purposes such as terrorism, and shall not be supplied to any party intending to use the products for such
- application to equipment and devices which are sold to end-users in the market, such as AV (audio visual) equipment, home electric equipment, office and commercial electronic equipment, information and communication equipment or amusement equipment. The products are not intended for use in, and must not be used for, any application of nuclear equipment, driving control equipment for aerospace or any other unauthorized use.
  - With the exception of the above mentioned banned applications, for applications involving high levels of safety and liability such as medical equipment, burglar alarm equipment, disaster prevention equipment and undersea equipment, please contact an Alps sales representative and/or evaluate the total system on the applicability. Also, implement a fail-safe design, protection circuit, redundant circuit, malfunction protection and/or fire protection into the complete system for safety and reliability of the total system.
- 4. Before using products which were not specifically designed for use in automotive applications, please contact an Alps sales representative.



# **HSCDHD005A**

46 / 46 Rev.1.5 Sep. 2016

# 13. History of revision

Revision	Date	Page	Note
1.0	29.Sep. 2014		First edition
1.1	04.Nov. 2014	10	Revised measurement range, Zero-g offset and added
1.1	04.1107. 2014		note of Measurement Sensitivity
1.2	05.Dec. 2014	12	Added Output Data Rate for Acceleration Sensor
1.3	20.Feb. 2015		Change the "Confidential" Mark
		7, 9	Pullup Register 3.3 -> 4.7 [kohm] , bug fixed
1.4	06.May. 2016	18	Add Read Margin in normal mode of mag sensor
		41	Fixed typo RES[2:0]
1.5	13.Sep. 2016	20	Fixed OPCON[1:0] value of stand-by mode

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Alps Alpine: HSCDHD005A