




ALPS CONFIDENTIAL

PRELIMINARY





TERMINAL NO.




TERMINALS

- | | |
|--------------|------------|
| 1.GND | 16.GND |
| 2.AGC | 17.RST |
| 3.GND | 18.SEN |
| 4.FM_ANT | 19.SCLK |
| 5.GND | 20.SDIO |
| 6.AM_ANT | 21.RCLK |
| 7.GND | 22.GND |
| 8.GND | 23.GND |
| 9.V-LNA_IN | 24.VDD |
| 10.GND | 25.VDD_GND |
| 11.LW-MW_SW | 26.R_OUT |
| 12.SW_PORT | 27.L_OUT |
| 13.V-LNA_OUT | 28.GND |
| 14.RF_VDD | 29.VIO |
| 15.GND | 30.GND |




INHIBITED AREA (HATCHING AREA) FOR PATTERN LAND



NOTES

- 1.TOLERANCES ARE $\pm 0.5\text{mm}$, UNLESS OTHERWISE SPECIFIED.
2.LOT NO. IS SPECIFIED BY ALPS STANDARD SPECIFICATION.



	TDGL2
CUST. MODEL NO.	ALPS MODEL NO.

PART NO.		NAME		MATERIAL		SPEC.		FINISH	
ALPS ELECTRIC CO., LTD.						DSGD. May.12,'11 Y.Sugimori		SCALE 5:1	
						CHKD.			
						APPD.			
						T. Abe			
ZONE	SYMB.	DATE OR NO.	APPD.	CHKD.	DSGD.	UNIT		TITLE	
						mm		TDGL2 ASSEMBLY DRAWING	

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Alps Alpine:](#)

[TDGL2-1](#)