

# **Technical Specification**

BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

### **Key Features**

- Small package Laydown: 21.0 x 12.7 x 8.2 mm (0.827 x 0.5 x 0.323 in) SIP: 20.8 x 7.6 x 15.6 mm (0.82 x 0.3 x 0.612 in)
- 0.6 V 5.0 V output voltage range
- High efficiency, typ. 97.1% at 5Vin, 3.3Vout half load
- Configuration and Monitoring via PMBus
- Synchonization & phase spreading
- Voltage Tracking & Voltage margining
- MTBF 21.2 Mh

### **General Characteristics**

- Fully regulated
- For narrow board pitch applications (15 mm/0.6 in)
- Non-Linear Response for reduction of decoupling cap.
- Input under voltage shutdown
- Over temperature protection
- Output short-circuit & Output over voltage protection
- Remote control & Power Good
- Voltage setting via pin-strap or PMBus
- Advanced Configurable via Graphical Used Interface
- ISO 9001/14001 certified supplier
- · Highly automated manufacturing ensures quality



**Safety Approvals** 





### **Design for Environment**



Meets requirements in hightemperature lead-free soldering processes.

### **Contents**

BMR4620002 (TH) BMR4621002 (SMD)
BMR4620006 (TH)
BMR4621006 (SMD)5
BMR462200213
21
21
30
31
40
43
44
46



BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

### **Ordering Information**

Product program	Output
BMR 462	0.6-5.0 V, 12 A / 60 W

Product number and Packaging

BMR 462 n <sub>1</sub> n <sub>2</sub> n <sub>3</sub> n <sub>4</sub> /n <sub>5</sub> n <sub>6</sub> n <sub>7</sub> n <sub>8</sub>										
Options $n_1$ $n_2$ $n_3$ $n_4$ / $n_5$ $n_6$ $n_7$ $n_8$										
Mounting	О				/					
Mechanical		О			/					
Digital interface			О	О	/					
Configuration file					/	О	О	О		
Packaging					/				O	

Options	Descr	iption
n <sub>1</sub>	0 1 2	Through hole mount version (TH) Surface mount version (SMD) Single in line (SIP)
$n_2$	0 1 3	Standard mechanical option 5.5mm pin length (for SIP) 3.28mm pin length (for SIP)
n <sub>3</sub> n <sub>4</sub>	02 06*	PMBus and analog pin strap, with Voltage Tracking Pin PMBus and analog pin strap, with Power Good Pin (for Lay Down version only)
n <sub>5</sub> n <sub>6</sub> n <sub>7</sub>	001 002	Standard configuration Negative logic
n <sub>8</sub>	B C	Antistatic tray of 100 products (SIP only) Antistatic tape & reel of 200 products (Sample delivery available in lower quantities. Not for SIP)

<sup>\*</sup> Power Good pin option is only available in Lay Down version. (see connections' information in page 31)

Example: Product number BMR 462 0002/001C equals a through-hole mounted, open frame, PMBus and analog pin strap, voltage tracking pin at 4A, positive RC logic, standard configuration variant, package tape&reel

# General Information Reliability

The failure rate ( $\lambda$ ) and mean time between failures (MTBF=  $1/\lambda$ ) is calculated at max output power and an operating ambient temperature ( $T_A$ ) of +40°C. Flex uses Telcordia SR-332 Issue 2 Method 1 to calculate the mean steady-state failure rate and standard deviation ( $\sigma$ ).

Telcordia SR-332 Issue 2 also provides techniques to estimate the upper confidence levels of failure rates based on the mean and standard deviation.

Mean steady-state failure rate, λ	Std. deviation, σ
47 nFailures/h	12.4 nFailures/h

MTBF (mean value) for the BMR 462 series = 21.2 Mh. MTBF at 90% confidence level = 15.9 Mh

### Compatibility with RoHS requirements

The products are compatible with the relevant clauses and requirements of the RoHS directive 2002/95/EC and have a maximum concentration value of 0.1% by weight in homogeneous materials for lead, mercury, hexavalent chromium, PBB and PBDE and of 0.01% by weight in homogeneous materials for cadmium.

Exemptions in the RoHS directive utilized in Flex Power Modules products are found in the Statement of Compliance document.

Flex fulfills and will continuously fulfill all its obligations under regulation (EC) No 1907/2006 concerning the registration, evaluation, authorization and restriction of chemicals (REACH) as they enter into force and is through product materials declarations preparing for the obligations to communicate information on substances in the products.

### **Quality Statement**

The products are designed and manufactured in an industrial environment where quality systems and methods like ISO 9000, Six Sigma, and SPC are intensively in use to boost the continuous improvements strategy. Infant mortality or early failures in the products are screened out and they are subjected to an ATE-based final test. Conservative design rules, design reviews and product qualifications, plus the high competence of an engaged work force, contribute to the high quality of the products.

### Warranty

Warranty period and conditions are defined in Flex General Terms and Conditions of Sale.

### **Limitation of Liability**

Flex does not make any other warranties, expressed or implied including any warranty of merchantability or fitness for a particular purpose (including, but not limited to, use in life support applications, where malfunctions of product can cause injury to a person's health or life).

### © Flex 2017

The information and specifications in this technical specification is believed to be correct at the time of publication. However, no liability is accepted for inaccuracies, printing errors or for any consequences thereof. Flex reserves the right to change the contents of this technical specification at any time without prior notice.



# BMR462 series PoL Regulators Input 4.5-14 V, Output up to 12 A / 60 W 1/28701-BMR 462 Rev.A November 2017 © Flex

### **Safety Specification**

### **General information**

Flex DC/DC converters and DC/DC regulators are designed in accordance with safety standards IEC/EN/UL 60950-1 Safety of Information Technology Equipment.

IEC/EN/UL 60950-1 contains requirements to prevent injury or damage due to the following hazards:

- Electrical shock
- Energy hazards
- Fire
- Mechanical and heat hazards
- Radiation hazards
- Chemical hazards

On-board DC/DC converters and DC/DC regulators are defined as component power supplies. As components they cannot fully comply with the provisions of any safety requirements without "Conditions of Acceptability". Clearance between conductors and between conductive parts of the component power supply and conductors on the board in the final product must meet the applicable safety requirements. Certain conditions of acceptability apply for component power supplies with limited stand-off (see Mechanical Information for further information). It is the responsibility of the installer to ensure that the final product housing these components complies with the requirements of all applicable safety standards and regulations for the final product.

Component power supplies for general use should comply with the requirements in IEC 60950-1, EN 60950-1 and UL 60950-1 Safety of Information Technology Equipment. There are other more product related standards, e.g. IEEE 802.3 CSMA/CD (Ethernet) Access Method, and ETS-300132-2 Power supply interface at the input to telecommunications equipment, operated by direct current (dc), but all of these standards are based on IEC/EN/UL 60950-1 with regards to safety.

Flex DC/DC converters and DC/DC regulators are UL 60950-1 recognized and certified in accordance with EN 60950-1.

The flammability rating for all construction parts of the products meet requirements for V-0 class material according to IEC 60695-11-10, *Fire hazard testing, test flames* – 50 W horizontal and vertical flame test methods.

The products should be installed in the end-use equipment, in accordance with the requirements of the ultimate application. Normally the output of the DC/DC converter is considered as SELV (Safety Extra Low Voltage) and the input source must be isolated by minimum Double or Reinforced Insulation from the primary circuit (AC mains) in accordance with IEC/EN/UL 60950-1.

### Non-isolated DC/DC regulators

The input voltage to the DC/DC regulator is SELV (Safety Extra Low Voltage) and the output remains SELV under normal and abnormal operating conditions.



BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

### **Absolute Maximum Ratings**


Chara	octeristics	min	typ	max	Unit	
T <sub>P1</sub>	Operating temperatur	-40		120	°C	
Ts	Storage temperature	-40		125	°C	
Vı	Input voltage (See O	-0.3		16	V	
Logic I	Logic I/O voltage CTRL, SA0, SA1, SALERT, SCL, SDA, VSET, SYNC, GCB, PG		-0.3		6.5	V
Ground voltage differential -		-S, PREF, GND	-0.3		0.3	V
Analog	g pin voltage	V <sub>0</sub> , +S, VTRK	-0.3		6.5	V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the Electrical Specification section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. See technical paper TP023 for details on how data retention time of the Non-Volatile Memory (NVM) of the product is affected by high temperature.

### **Configuration File**

This product is designed with a digital control circuit. The control circuit uses a configuration file which determines the functionality and performance of the product. The Electrical Specification table shows parameter values of functionality and performance with the Standard configuration, unless otherwise specified. The Standard configuration is designed to fit most application needs. Changes in Standard configuration might be required to optimize performance in specific application.

### **Fundamental Circuit Diagram**





BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

### **Electrical Specification**

### BMR 462 0002, BMR 462 1002, BMR 462 0006, BMR 462 1006

 $T_{P1}$  = -30 to +95°C,  $V_{I}$  = 4.5 to 14 V,  $V_{I}$  >  $V_{O}$  + 1.0 V Typical values given at:  $T_{P1}$  = +25°C,  $V_{I}$  = 12.0 V, max  $I_{O}$ , unless otherwise specified under Conditions. Default configuration file, 190 10-CDA 102 0207/001.

External  $C_{\text{IN}}$  = 470  $\mu$ F/10 m $\Omega$ ,  $C_{\text{OUT}}$  = 470  $\mu$ F/10 m $\Omega$ . See Operating Information section for selection of capacitor types. Sense pins are connected to the output pins.

Chara	cteristics		Conditions	min	typ	max	Unit	
Vı	Input voltage ris	se time	monotonic			2.4	V/ms	
	1							
	Output voltage	without pin strap			1.2		V	
		adjustment range		0.60		5.0	V	
		adjustment including		0.54		5.5	V	
	margining			0.04		0.0		
	Output voltage	set-point resolution			±0.025		% V <sub>o</sub>	
	Output voltage	accuracy	Including line, load, temp. See Note 15	-1		1	%	
Vo	Internal resistar	nce +S/-S to VOUT/GND			4.7		Ω	
			V <sub>O</sub> = 0.6 V		2			
	1		V <sub>O</sub> = 1.0 V		2		٠,	
	Line regulation		V <sub>O</sub> = 3.3V		2		mV	
			V <sub>O</sub> = 5.0 V		3			
			V <sub>O</sub> = 0.6 V		3			
	Lood regulation	0 100%	V <sub>O</sub> = 1.0 V		2		mV	
	Load regulation	1, 10 - 0 - 10070	V <sub>O</sub> = 3.3V		2		IIIV	
			V <sub>O</sub> = 5.0 V		2			
	0		V <sub>O</sub> = 0.6 V		20			
$V_{Oac}$	Output ripple &	noise	V <sub>O</sub> = 1.0 V		30		m\/n n	
V Oac	$C_0$ =470 $\mu$ F (minimum external capacitance). See Note 12		V <sub>O</sub> = 3.3V		60		mVp-p	
			V <sub>0</sub> = 5.0 V		100			
lo	Output current		See Note 17	0.001		12	Α	
			V <sub>O</sub> = 0.6 V		0.76		A	
Is	Static input cur	rent at may lo	V <sub>O</sub> = 1.0 V		1.17			
15	Otatio input cui	Cit at max io	V <sub>0</sub> = 3.3V		3.53			
			V <sub>o</sub> = 5.0 V		4.1			
I <sub>lim</sub>	Current limit thr	eshold		14		20	Α	
			V <sub>O</sub> = 0.6 V		8			
I <sub>sc</sub>	Short circuit	RMS, hiccup mode,	V <sub>O</sub> = 1.0 V		6		Α	
30	current	See Note 3	V <sub>O</sub> = 3.3V		5			
			V <sub>O</sub> = 5.0 V		4			
	•	<b>T</b>	1	T				
			V <sub>O</sub> = 0.6 V		82.6			
		50% of max I <sub>O</sub>	V <sub>O</sub> = 1.0 V		88.5		%	
			V <sub>O</sub> = 3.3V		94.7			
η	Efficiency		V <sub>O</sub> = 5.0 V		95.7			
			V <sub>o</sub> = 0.6 V V <sub>o</sub> = 1.0 V		78.5			
		max I <sub>O</sub>			85.4		%	
			V <sub>o</sub> = 3.3V V <sub>o</sub> = 5.0 V		93.6		1	
-			V <sub>O</sub> = 5.0 V V <sub>O</sub> = 0.6 V		94.9 2.05		1	
			V <sub>O</sub> = 0.6 V V <sub>O</sub> = 1.0 V		2.05		-	
$P_{d}$	Power dissipati	on at max I <sub>0</sub>	V <sub>O</sub> = 1.0 V V <sub>O</sub> = 3.3 V		2.66		W	
			$V_0 = 5.0 \text{ V}$				1	
		<del></del>			3.15			
	Input idling	Default configuration:	V <sub>O</sub> = 0.6 V		0.33		1	
Pli	power	Continues Conduction	V <sub>O</sub> = 1.0 V		0.35		W	
	(no load)	Mode, CCM	V <sub>0</sub> = 3.3V		0.56		4	
	·		V <sub>O</sub> = 5.0 V		0.99			



# **BMR462 series** PoL Regulators Input 4.5-14 V, Output up to 12 A / 60 W

1/28701-BMR 462 Rev.A November 2017 © Flex

Chara	cteristics		Conditions	min	typ	max	Unit	
P <sub>CTRL</sub>	Input standby power	Turned off with CTRL-pin	Default configuration: Monitoring enabled, Precise timing enabled		180		mW	
Ci	Internal input ca	pacitance		22			μF	
Co	Internal output of	•			100		μF	
	Total external or	utput capacitance	See Note 10	300		7 500	μF	
C <sub>OUT</sub>	ESR range of ca (per single capa		See Note 10	5		30	mΩ	
	Load transient		V <sub>O</sub> = 0.6 V		55			
	peak voltage deviation	Default configuration di/dt = 2 A/µs	V <sub>O</sub> = 1.0 V		65		.,	
V <sub>tr1</sub>	Load step 25-75-25% of	C <sub>O</sub> =470 µF (minimum external capacitance) see Note 13	V <sub>O</sub> = 3.3 V		110		mV	
	max I <sub>0</sub>	see Note 13	V <sub>O</sub> = 5.0 V		190			
	Load transient recovery time,	Default configuration	V <sub>O</sub> = 0.6 V		230			
t <sub>tr1</sub>	Note 5	di/dt = 2 A/μs C <sub>O</sub> =470 μF (minimum	V <sub>O</sub> = 1.0 V		210		μs	
	Load step e	external capacitance) see Note 13	V <sub>O</sub> = 3.3 V		200		μο	
	max I <sub>0</sub>	-	V <sub>O</sub> =5.0 V		200			
	Switching frequency Switching frequency range				320		kHz	
fs			PMBus configurable	200-640			kHz	
		ency set-point accuracy	j j		±5		%	
	Control Circuit PWM Duty Cycle			5		95	%	
	Minimum Sync I			150			ns	
		Frequency Tolerance	External clock source	-13		13	%	
				T-				
		UVLO threshold			3.85		V	
		UVLO threshold range	PMBus configurable		3.85-14		V	
	Under Voltage	Set point accuracy		-150		150	mV	
Locko		UVLO hysteresis			0.35		V	
UVLC	)	UVLO hysteresis range	PMBus configurable		0-10.15		V	
		Delay				2.5	μS	
		Fault response	See Note 3	Automatic re	estart, 70 ms			
		IOVP threshold			16		V	
		IOVP threshold range	PMBus configurable		4.2-16		V	
Input C	Over Voltage	Set point accuracy		-150		150	mV	
Protec	tion,	IOVP hysteresis			1		V	
IOVP		IOVP hysteresis range	PMBus configurable		0-11.8		V	
		Delay				2.5	μS	
		Fault response	See Note 3	Automatic re	estart, 70 ms			
		PG threshold			90		% V <sub>o</sub>	
Power	Good, PG,	PG hysteresis			5		% Vo	
See No		PG delay			10		ms	
		PG delay range	PMBus configurable		0-500		s	
		UVP threshold	_		85		% Vo	
		UVP threshold range	PMBus configurable		0-100		% Vo	
		UVP hysteresis	-		5		% V <sub>0</sub>	
	voltage	OVP threshold			115		% V <sub>o</sub>	
	Inder Voltage	OVP threshold range	PMBus configurable		100-115		% V <sub>0</sub>	
Protec OVP/L		UVP/OVP response time	gardara		25		μS	
		UVP/OVP response time range	PMBus configurable		5-60		μS	
		Fault response	See Note 3	Automatic re	estart, 70 ms			
L		·					ı	



# **BMR462 series** PoL Regulators Input 4.5-14 V, Output up to 12 A / 60 W

1/28701-BMR 462 Rev.A November 2017 © Flex

Characteristics		Conditions	min	typ	max	Unit
	OCP threshold			18		Α
Over Current	OCP threshold range	PMBus configurable		0-18		Α
Protection,	Protection delay,	See Note 4		5		Tsw
OCP	Protection delay range	PMBus configurable		1-32		Tsw
	Fault response	See Note 3	Auton	natic restart, 70 ms		
	OTP threshold			120		°C
Over Temperature	OTP threshold range	PMBus configurable		-40+120		°C
Protection, OTP at P1 See Note 9	OTP hysteresis			15		°C
	OTP hysteresis range	PMBus configurable		0-160		°C
	Fault response	See Note 3	Autom	atic restart, 240 ms		

V <sub>IL</sub>	Logic input low threshold	SYNC, SA0, SA1, SCL, SDA,		0.8	V
V <sub>IH</sub>	Logic input high threshold	GCB, CTRL, VSET	2		V
I <sub>IL</sub>	Logic input low sink current	CTRL		0.6	mA
V <sub>OL</sub>	Logic output low			0.4	V
V <sub>OH</sub>	Logic output high	SYNC, SCL, SDA, SALERT,	2.25		V
I <sub>OL</sub>	Logic output low sink current	GCB, PG		4	mA
I <sub>OH</sub>	Logic output high source current			2	mA
t <sub>set</sub>	Setup time, SMBus	See Note 1	300		ns
t <sub>hold</sub>	Hold time, SMBus	See Note 1	250		ns
t <sub>free</sub>	Bus free time, SMBus	See Note 1	2		ms
f <sub>SMB</sub>	Supported SMBus Operating frequency		10	100	kHz
C <sub>p</sub>	Internal capacitance on logic pins			10	pF

Boot-up time		See Note 11	35	ms
	Delay duration		10	m.c
	Delay duration range	PMBus configurable	2-500000	ms
Output Voltage Delay Time See Note 6	Delay accuracy	Default configuration: CTRL controlled Precise timing enabled	±0.25	ms
	turn-on	PMBus controlled Precise timing disabled	-0.25/+4	ms
	Delay accuracy turn-off		-0.25/+4	ms
Output Voltage Ramp Time	Ramp duration		10	mo
	Ramp duration range	PMBus configurable	0-200	ms
See Note 14	Ramp time accuracy		100	μs

VTRK Input Bias Current	V <sub>VTRK</sub> = 5.5 V		110	200	μA
VTRK Tracking Ramp Accuracy (V <sub>O</sub> - V <sub>VTRK</sub> )	100% Tracking, see Note 8	-100		100	mV
VTRK Regulation Accuracy (V <sub>O</sub> - V <sub>VTRK</sub> )	100% Tracking	-1		1	%

Monitoring accuracy	READ_VIN vs V <sub>I</sub>		3	%
	READ_VOUT vs V <sub>0</sub>		1	%
	READ_IOUT VS Io	I <sub>O</sub> =0-12 A, T <sub>P1</sub> = 0 to +95°C V <sub>I</sub> = 12 V	±1.6	Α
		I <sub>O</sub> =0-12 A, T <sub>P1</sub> = 0 to +95°C V <sub>I</sub> = 4.5-14 V	±2.7	Α

Note 1: See section I2C/SMBus Setup and Hold Times – Definitions.

Note 3: Automatic restart ~70 or 240 ms after fault if the fault is no longer present. Continuous restart attempts if the fault reappear after restart. See Operating Information for other fault response options.

Note 4: T<sub>sw</sub> is the switching period.

Note 5: Within +/-3% of V<sub>O</sub>

Note 6: See section Soft-start Power Up.

Note 8: Tracking functionality is designed to follow a VTRK signal with slewrate < 2.4V/ms. For faster VTRK signals accuracy will depend on the regulator bandwidth. Note 9: See section Over Temperature Protection (OTP). Note 10: See section External Capacitors.

Note 10: See section External Capacitors.

Note 11: See section Start-Up Procedure.

Note 12: See graph Output Ripple vs External Capacitance and Operating information section Output Ripple and Noise.

Note 13: See graph Load Transient vs. External Capacitance and Operating information section External Capacitors.

Note 14: Time for reaching 100% of nominal Vout.

Note 15: For Vout < 1.0V accuracy is +/-10 mV. For further deviations see section Output Voltage Adjust using PMBus.

Note 17: Without minimum load the monitoring function will cause an output voltage of ~0.6 V when the output is disabled. This does not apply if Low Power mode is used.




BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	


### Typical Characteristics Efficiency and Power Dissipation

### BMR 462 0002, BMR 462 1002 BMR 462 0006, BMR 462 1006


### Efficiency vs. Output Current, V=5 V




### Power Dissipation vs. Output Current, V<sub>i</sub>=5 V




### Efficiency vs. Output Current, V<sub>I</sub>=12 V




## Power Dissipation vs. Output Current, V<sub>i</sub>=12 V



# Efficiency vs. Output Current and Switch Frequency



# Power Dissipation vs. Output Current and Switch Frequency






BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	


### **Typical Characteristics** Load Transient


### BMR 462 0002, BMR 462 1002 BMR 462 0006, BMR 462 1006

### Load Transient vs. External Capacitance, Vo=1.0 V




### Load Transient vs. External Capacitance, Vo=3.3 V





### Output Load Transient Response, Default PID/NLR






	<u>'</u>	
BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	


## Typical Characteristics Output Current Characteristic

### BMR 462 0002, BMR 462 1002 BMR 462 0006, BMR 462 1006


### Output Current Derating, Vo=0.6 V




### Output Current Derating, Vo=1.0 V




### Output Current Derating, Vo=3.3 V




### Output Current Derating, Vo=5.0 V



### Current Limit Characteristics, Vo=1.0 V



### Current Limit Characteristics, Vo=3.3 V






	<u>'</u>	
BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	


### Typical Characteristics Output Voltage

BMR 462 0002, BMR 462 1002 BMR 462 0006, BMR 462 1006


### Output Ripple & Noise, Vo=1.0 V




## Output Ripple & Noise, Vo=3.3 V




# Output Ripple vs. Input Voltage




### **Output Ripple vs. Frequency**



### **Output Ripple vs. External Capacitance**



Output voltage ripple  $V_{pk\cdot pk}$  at:  $T_{P1}$  = +25°C,  $V_I$  = 12 V.  $I_O$  = 12 A. Parallel coupling of capacitors with 470  $\mu F/10$  m $\Omega,$ 



Load regulation at  $V_o$ =3.3 V at:  $T_{P1}$  = +25°C,  $C_O$ =470  $\mu F/10$  m $\Omega$ 




BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

### **Typical Characteristics** Start-up and shut-down

BMR 462 0002, BMR 462 1002 BMR 462 0006, BMR 462 1006


### Start-up by input source



Start-up enabled by connecting  $V_{\text{I}}$  at:  $T_{P1} = +25^{\circ}C$ ,  $V_{I} = 12$  V,  $V_{O} = 3.3$  V  $C_{O} = 470~\mu\text{F}/10~m\Omega$ ,  $I_{O} = 12$  A

Top trace: Input voltage (5 V/div.). Bottom trace: Output voltage (2 V/div.). Time scale: (20 ms/div.).

### Shut-down by input source




Shut-down enabled by disconnecting  $V_{\rm I}$  Top trace: Input voltage (5 V/div).

 $T_{P1}$  = +25°C,  $V_I$  = 12 V,  $V_O$  = 3.3 V  $C_{\text{O}}$  = 470  $\mu\text{F}/10$   $m\Omega,~I_{\text{O}}$  = 12 A

Bottom trace: Output voltage (2 V/div.). Time scale: (2 ms/div.).


## Start-up by CTRL signal



Start-up by enabling CTRL signal at:  $T_{P1}$  = +25°C,  $V_{I}$  = 12 V,  $V_{O}$  = 3.3 V  $C_{O}$  = 470  $\mu F/10$  m $\Omega$ ,  $I_{O}$  = 12 A

Top trace: output voltage (2 V/div.). Bottom trace: CTRL signal (2 V/div.). Time scale: (20 ms/div.).

### Shut-down by CTRL signal



 $T_{P1}$  = +25°C,  $V_{I}$  = 12 V,  $V_{O}$  = 3.3 V  $C_{O}$  = 470  $\mu$ F/10 m $\Omega$ ,  $I_{O}$  = 12 A

Shut-down enabled by disconnecting  $V_I$  Top trace: output voltage (2 V/div). at: Bottom trace: CTRL signal (2 V/div.). Time scale: (2 ms/div.).



# **Technical Specification**



BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

## **Electrical Specification**

**BMR 462 2002 (SIP)** 

 $T_{P1}$  = -30 to +95°C,  $V_I$  = 4.5 to 14 V,  $V_I$  >  $V_O$  + 1.0 V Typical values given at:  $T_{P1}$  = +25°C,  $V_I$  = 12.0 V, max  $I_O$ , unless otherwise specified under Conditions. Default configuration file, 190 10-CDA 102 0260/001. External  $C_{IN}$  = 470 μF/10 mΩ,  $C_{OUT}$  = 470 μF/10 mΩ. See Operating Information section for selection of capacitor types. Sense pins are connected to the output pins.

Chara	racteristics		Conditions	min	typ	max	Unit	
Vı	Input voltage ris	se time	monotonic			2.4	V/ms	
	Output voltage	without pin strap			1.2		V	
		adjustment range		0.60		5.0	V	
		adjustment including		0.54		5.5	V	
	margining			0.54		0.0		
	Output voltage	set-point resolution			±0.025		% V <sub>o</sub>	
	Output voltage	accuracy	Including line, load, temp. See Note 15	-1		1	%	
$V_{o}$	Internal resistar	nce +S/-S to VOUT/GND			4.7		Ω	
			V <sub>O</sub> = 0.6 V		2			
			V <sub>O</sub> = 1.0 V		2		1	
	Line regulation		V <sub>O</sub> = 3.3 V		2		mV	
			V <sub>O</sub> = 5.0 V		3			
			V <sub>O</sub> = 0.6 V		3			
	I and manufation	. 1 = 0 4000/	V <sub>O</sub> = 1.0 V		2		\/	
	Load regulation	$I_0 = 0 - 100\%$	V <sub>O</sub> = 3.3 V		2		mV	
			V <sub>O</sub> = 5.0 V		2			
			V <sub>O</sub> = 0.6 V		20			
\ /	Output ripple &		V <sub>O</sub> = 1.0 V		30		\ /	
$V_{\text{Oac}}$	C <sub>O</sub> =470 μF (mir capacitance). S	ilmum external see Note 12	V <sub>O</sub> = 3.3 V		55		mvp-p	
	capacitance). See Note 12		V <sub>O</sub> = 5.0 V		95			
•	•							
Io	Output current		Note 17	0.001		12	Α	
			V <sub>O</sub> = 0.6 V		0.75			
	Chatia immust accom		V <sub>O</sub> = 1.0 V		1.21		Α	
Is	Static input curr	ent at max 1 <sub>0</sub>	V <sub>O</sub> = 3.3 V		3.55		A	
			V <sub>O</sub> = 5.0 V		4.1			
I <sub>lim</sub>	Current limit thr	eshold		14		20	Α	
			V <sub>O</sub> = 0.6 V		8			
l i	Short circuit	RMS, hiccup mode,	V <sub>O</sub> = 1.0 V		6		٦ ,	
I <sub>sc</sub>	current	See Note 3	V <sub>O</sub> = 3.3 V		5			
			V <sub>O</sub> = 5.0 V		4			
			V <sub>O</sub> = 0.6 V		82.6			
		50% of max I <sub>O</sub>	V <sub>O</sub> = 1.0 V		88.5		A A A %	
		50 /0 OI IIIAX IO	V <sub>O</sub> = 3.3 V		94.8		70	
η	Efficiency		V <sub>O</sub> = 5.0 V		95.7			
Ч	Lilioleticy		V <sub>O</sub> = 0.6 V		78.1			
		max I <sub>O</sub>	V <sub>O</sub> = 1.0 V		85.2		%	
		max IU	V <sub>O</sub> = 3.3 V		93.7			
			V <sub>O</sub> = 5.0 V		94.9			
			V <sub>O</sub> = 0.6 V		1.90			
$P_d$	Power dissipation	on at may l-	V <sub>O</sub> = 1.0 V		1.97		W	
Гd	Lower dissibation	Un al IIIax I()	V <sub>O</sub> = 3.3 V		2.65		_ vv	
			V <sub>O</sub> = 5.0 V		3.12			
			V <sub>O</sub> = 0.6 V		0.36		1	
<u></u>	Input idling	Default configuration:	V <sub>O</sub> = 1.0 V		0.35		147	
Pli	power (no load)	Continues Conduction Mode, CCM	V <sub>O</sub> = 3.3 V		0.54		W	
	(110 1000)	modo, ooivi	V <sub>O</sub> = 5.0 V		0.97		1	



# **BMR462 series** PoL Regulators Input 4.5-14 V, Output up to 12 A / 60 W

1/28701-BMR 462 Rev.A November 2017 © Flex

	7 500 30	mW μF μF μF mΩ
Co         Internal output capacitance         See Note 10         300           Cour         ESR range of capacitors (per single capacitors)         See Note 10         5           Vu1         Load transient peak voltage deviation Vu1         Default configuration di/dt = 2 A/µs C₂=470 µF (minimum external capacitance) see Note 13         Vo = 0.6 V         50           Vu1         Load transient recovery time, Note 5 max I₀         Default configuration di/dt = 2 A/µs C₂=470 µF (minimum external capacitance) see Note 13         Vo = 5.0 V         105           Load step 25-75-25% of max I₀         Default configuration di/dt = 2 A/µs C₂=470 µF (minimum external capacitance) see Note 13         Vo = 0.6 V         230           Load step 25-75-25% of max I₀         Default configuration di/dt = 2 A/µs C₂=470 µF (minimum external capacitance) see Note 13         Vo = 0.6 V         230           Switching frequency see Note 13         Po = 0.6 V         230         205           Vo = 5.0 V         200         205           Switching frequency see Point accuracy         PMBus configurable         200-640           Switching frequency set-point accuracy         5         5           Control Circuit PWM Duty Cycle         5         5           Minimum Sync Pulse Width         150         3.85-14           UVLO         byschresis         0.35         0.35		μF
Total external output capacitance   See Note 10   300		μF
Cout (per single capacitor)         See Note 10         5           Load transient peak voltage divisition         Load transient peak voltage and voltage per divisition         Vo = 0.6 V         50           V <sub>tr1</sub> Load step voltage peacitance of max I₀         Vo = 1.0 V         60           V <sub>c</sub> = 57-5.25% of max I₀         Default configuration di/d = 2 A/μs Co-470 μF (minimum external capacitance) see Note 13         Vo = 3.3 V         105           Load transient recovery time, Note 5         Default configuration di/d = 2 A/μs Co-470 μF (minimum external capacitance) see Note 13         Vo = 0.6 V         230           Load step 25-75-25% of max I₀         Default configuration di/d = 2 A/μs Co-470 μF (minimum external capacitance) see Note 13         Vo = 1.0 V         205           Systitching frequency set-point accuracy see Note 13         Vo = 5.0 V         200         200           Extransition frequency set-point accuracy switching frequency set-point accuracy set-point accur		· ·
Load transient peak voltage deviation	30	mΩ
Default configuration   Co-470 μF (minimum external capacitance)   Vo = 1.0 V   Co = 3.3 V   Co = 5.0 V		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		,,
Max   Io		- mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
Load step   25-75-25% of max lo   see Note 13   Vo = 3.3 V   195		- μs
Switching frequency		
Switching frequency range		
fs         Switching frequency range         PMBus configurable         200-640           Switching frequency set-point accuracy         ±5           Control Circuit PWM Duty Cycle         5           Minimum Sync Pulse Width         150           Synchronization Frequency Tolerance         External clock source         -13           Input Under Voltage Lockout, UVLO         UVLO threshold range         PMBus configurable         3.85           Lockout, UVLO hysteresis         UVLO hysteresis         0.35           UVLO hysteresis range         PMBus configurable         0-10.15           Delay         Fault response         See Note 3         Automatic restart, 70 ms           Input Over Voltage         Set point accuracy         -150           Input Over Voltage         Set point accuracy         -150           Protection, IOVP hysteresis         IOVP hysteresis         1           IOVP hysteresis range         PMBus configurable         -150           IOVP hysteresis range         PMBus configurable         0-11.8           Delay         -150           Fault response         See Note 3         Automatic restart, 70 ms           Power Good, PG,         PG threshold         90		kHz
Switching frequency set-point accuracy   ±5		kHz
Control Circuit PWM Duty Cycle   5   Minimum Sync Pulse Width   150		%
Minimum Sync Pulse Width   150	95	%
Synchronization Frequency Tolerance   External clock source   -13		ns
Input Under Voltage	13	%
Input Under Voltage		
Delay   Dela		V
Lockout, UVLO         UVLO hysteresis         0.35           UVLO hysteresis range         PMBus configurable         0-10.15           Delay         Fault response         See Note 3         Automatic restart, 70 ms           IOVP threshold         16         IOVP threshold range         4.2-16           Set point accuracy         -150         IOVP hysteresis         1           IOVP hysteresis range         PMBus configurable         0-11.8           IOVP hysteresis range         PMBus configurable         0-11.8           Delay         Automatic restart, 70 ms           PG threshold         90           Power Good, PG,         PG hysteresis         5		V
UVLO         UVLO hysteresis range         PMBus configurable         0-10.15           Delay         Fault response         See Note 3         Automatic restart, 70 ms           Input Over Voltage Protection, IOVP         PMBus configurable         4.2-16           Set point accuracy         -150           IOVP hysteresis         1           IOVP hysteresis range         PMBus configurable         0-11.8           Delay         Delay           Fault response         See Note 3         Automatic restart, 70 ms           PG threshold         90           Power Good, PG,         PG hysteresis         5	150	mV
Delay   Fault response   See Note 3   Automatic restart, 70 ms		V
Fault response   See Note 3		V
IOVP threshold	2.5	μS
IOVP threshold range		
Input Over Voltage		V
IOVP hysteresis   1		V
IOVP         IOVP hysteresis range         PMBus configurable         0-11.8           Delay         Fault response         See Note 3         Automatic restart, 70 ms           Power Good, PG,         PG threshold         90           Power Good, PG,         PG hysteresis         5	150	mV
Delay   Fault response   See Note 3   Automatic restart, 70 ms   PG threshold   90		V
Fault response         See Note 3         Automatic restart, 70 ms           PG threshold         90           Power Good, PG,         PG hysteresis         5		V
Power Good, PG,         PG threshold         90           Power Hood, PG,         PG hysteresis         5	2.5	μS
Power Good, PG, PG hysteresis 5		
		% Vo
Can Nata O		% Vo
See Note 2 PG delay 10		ms
PG delay range PMBus configurable 0-500		S
UVP threshold 85	_	% Vo
UVP threshold range PMBus configurable 0-100		% Vo
UVP hysteresis 5		% V <sub>0</sub>
Output voltage OVP threshold 115		% Vo
Over/Under Voltage Protection,  OVP threshold range PMBus configurable 100-115		% V <sub>0</sub>
OVP/UVP UVP/OVP response time 25		μS
UVP/OVP response time range PMBus configurable 5-60		μS
Fault response See Note 3 Automatic restart, 70 ms		1



# **BMR462 series** PoL Regulators Input 4.5-14 V, Output up to 12 A / 60 W

1/28701-BMR 462 Rev.A November 2017 © Flex

Characteristics			Conditions	min	typ	max	Unit
Over Current		OCP threshold			18		Α
		OCP threshold range	PMBus configurable		0-18		Α
Protection,		Protection delay,	See Note 4		5		Tsw
OCP		Protection delay range	PMBus configurable		1-32		T <sub>sw</sub>
		Fault response	See Note 3	Autor	matic restart, 70 ms		
		OTP threshold			120		°C
Over Temper	rature	OTP threshold range	PMBus configurable		-40+120		°C
Protection, OTP at P1		OTP hysteresis			15		°C
See Note 9		OTP hysteresis range	PMBus configurable		0-160		°C
		Fault response	See Note 3	Auton	natic restart, 240 ms		
			•				
V <sub>IL</sub> Lo	ogic input l	ow threshold	SYNC, SA0, SA1, SCL, SDA,			8.0	V
V <sub>IH</sub> Lo	ogic input l	nigh threshold	GCB, CTRL, VSET	2			V
I <sub>IL</sub> Lo	ogic input l	ow sink current	CTRL			0.6	mA
V <sub>OL</sub> Lo	Logic output low Logic output high Logic output low sink current					0.4	V
V <sub>OH</sub> Lo			SYNC, SCL, SDA, SALERT,	2.25			V
I <sub>OL</sub> Lo			GCB, PG			4	mA

IOL	Logic output i	ow sink current	GCB, FG			4	mA
I <sub>OH</sub>	Logic output l	high source current	7			2	mA
t <sub>set</sub>	Setup time, S	MBus	See Note 1	300			ns
t <sub>hold</sub>	Hold time, SN	//Bus	See Note 1	250			ns
t <sub>free</sub>	Bus free time	, SMBus	See Note 1	2			ms
f <sub>SMB</sub>	Supported SN frequency	MBus Operating		10		100	kHz
C <sub>p</sub>	Internal capa	citance on logic pins				10	pF
Boot-u	ıp time		See Note 11		35		ms
		Delay duration			10		mo
		Delay duration range	PMBus configurable		2-500000		ms
			Defecult configurations				+

Boot-up time		See Note 11	33	1115
	Delay duration		10	ma
Output Voltage Delay Time See Note 6  Delay accuracy turn-on  Delay accuracy turn-off	Delay duration range	PMBus configurable	2-500000	ms
		Default configuration: CTRL controlled Precise timing enabled	±0.25	ms
	turri-ori	PMBus controlled Precise timing disabled	-0.25/+4	ms
			-0.25/+4	ms
Output Voltage Ramp Time	Ramp duration		10	ma
	Ramp duration range	PMBus configurable	0-200	ms
Ramp Time	Ramp time accuracy		100	μs

VTRK Input Bias Current	V <sub>VTRK</sub> = 5.5 V		110	200	μA
VTRK Tracking Ramp Accuracy (V <sub>O</sub> - V <sub>VTRK</sub> )	100% Tracking, see Note 8	-100		100	mV
VTRK Regulation Accuracy (V <sub>O</sub> - V <sub>VTRK</sub> )	100% Tracking	-1		1	%

Monitoring accuracy	READ_VIN vs V <sub>I</sub>		3	%
	READ_VOUT vs V <sub>0</sub>		1	%
	READ_IOUT vs Io	I <sub>O</sub> =0-12 A, T <sub>P1</sub> = 0 to +95°C V <sub>I</sub> = 12 V	±1.6	Α
		I <sub>O</sub> =0-12 A, T <sub>P1</sub> = 0 to +95°C V <sub>I</sub> = 4.5-14 V	±2.7	Α

Note 1: See section I2C/SMBus Setup and Hold Times - Definitions.

Note 3: Automatic restart ~70 or 240 ms after fault if the fault is no longer present. Continuous restart attempts if the fault reappear after restart. See Operating Information for other fault Note 3: Automatic restart ~70 or 240 ms after fault if the fault is no longer present. Continuous restart attempts if the fault reappear after restart. See Operating Inform response options.

Note 4: T<sub>sw</sub> is the switching period.

Note 5: Within +/-3% of Vo

Note 6: See section Soft-start Power Up.

Note 8: Tracking functionality is designed to follow a VTRK signal with slewrate < 2.4V/ms. For faster VTRK signals accuracy will depend on the regulator bandwidth.

Note 9: See section Over Temperature Protection (OTP).

Note 10: See section External Capacitors.

Note 11: See section External Capacitors.

Note 12: See graph Output Ripple vs External Capacitance and Operating information section Output Ripple and Noise.

Note 13: See graph Load Transient vs. External Capacitance and Operating information section External Capacitors.

Note 14: Time for reaching 100% of nominal Vout.

Note 15: For Vout < 1.0V accuracy is +/-10 mV. For further deviations see section Output Voltage Adjust using PMBus.

Note 15: For Vout < 1.0V accuracy is +/-10 mV. For further deviations see section Output Voltage Adjust using PMBus.

Note 15: Without minimum load the monitoring function will cause an output voltage of ~0.6 V when the output is disabled. This does not apply if Low Power mode is used.




BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	


### Typical Characteristics Efficiency and Power Dissipation

### **BMR 462 2002 (SIP)**


### Efficiency vs. Output Current, V<sub>I</sub>=5 V




### Power Dissipation vs. Output Current, V<sub>I</sub>=5 V




### Efficiency vs. Output Current, V<sub>I</sub>=12 V




### Power Dissipation vs. Output Current, V<sub>i</sub>=12 V



# Efficiency vs. Output Current and Switch Frequency



# Power Dissipation vs. Output Current and Switch Frequency






	<u>'</u>	
BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	


### **Typical Characteristics** Load Transient

### **BMR 462 2002 (SIP)**


### Load Transient vs. External Capacitance, Vo=1.0 V




### Load Transient vs. External Capacitance, Vo=3.3 V



### Load transient vs. Switch Frequency



### **Output Load Transient Response, Default PID/NLR**






BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	


# Typical Characteristics Output Current Characteristic

### **BMR 462 2002 (SIP)**


### Output Current Derating, Vo=0.6 V




### Output Current Derating, Vo=1.0 V




### Output Current Derating, Vo=3.3 V




### Output Current Derating, Vo=5.0 V



### Current Limit Characteristics, Vo=1.0 V



### Current Limit Characteristics, Vo=3.3 V





600






BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	


### **Typical Characteristics Output Voltage**

### **BMR 462 2002 (SIP)**


## Output Ripple & Noise, Vo=1.0 V




### Output Ripple & Noise, Vo=3.3 V




### **Output Ripple vs. Input Voltage**




### **Output Ripple vs. Frequency**



## Output Ripple vs. External Capacitance








	<u>'</u>	
BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

### **Typical Characteristics** Start-up and shut-down

### **BMR 462 2002 (SIP)**


### Start-up by input source



Start-up enabled by connecting  $V_{\text{I}}$  at:  $T_{P1} = +25^{\circ}C$ ,  $V_{I} = 12$  V,  $V_{O} = 3.3$  V  $C_{O} = 470$   $\mu\text{F}/10$  m $\Omega$ ,  $I_{O} = 12$  A

Top trace: Input voltage (5 V/div.). Bottom trace: Output voltage (2 V/div.). Time scale: (20 ms/div.).

### Shut-down by input source




Shut-down enabled by disconnecting V<sub>I</sub> Top trace: Input voltage (5 V/div). at: T<sub>P1</sub> = +25°C, V<sub>I</sub> = 12 V, V<sub>O</sub> = 3.3 V

 $C_0$  = 470  $\mu$ F/10  $m\Omega$ ,  $I_0$  = 12 A


Bottom trace: Output voltage (2 V/div.). Time scale: (2 ms/div.).

### Start-up by CTRL signal



 $\begin{array}{ll} \text{Start-up enabled by connecting V}_1 \text{ at::} & \text{Top trace: output voltage (2 V/div.)}. \\ T_{P1} = +25^{\circ}\text{C}, \text{ V}_1 = 12 \text{ V}, \text{ V}_0 = 3.3 \text{ V} & \text{Bottom trace: CTRL signal (2 V/div.)}. \\ C_0 = 470 \ \mu\text{F/10 m}\Omega, \text{ I}_0 = 12 \text{ A} & \text{Time scale: (20 ms/div.)}. \end{array}$ 

### Shut-down by CTRL signal



Shut-down enabled by disconnecting  $V_{l}$  Top trace: output voltage (2 V/div). at: Bottom trace: CTRL signal (2 V/div.).

 $T_{P1}$  = +25°C,  $V_{I}$  = 12 V,  $V_{O}$  = 3.3 V  $C_{O}$  = 470  $\mu$ F/10 m $\Omega$ ,  $I_{O}$  = 12 A

Time scale: (2 ms/div.).




BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	


### **EMC Specification**

Conducted EMI measured according to test set-up below. The fundamental switching frequency is 320 kHz at VI = 12 V, max Io.

Conducted EMI Input terminal value (typical for default



EMI without filter




### **Layout Recommendations**

The radiated EMI performance of the product will depend on the PWB layout and ground layer design. It is also important to consider the stand-off of the product. If a ground layer is used, it should be connected to the output of the product and the equipment ground or chassis.

A ground layer will increase the stray capacitance in the PWB and improve the high frequency EMC performance.

### **Output Ripple and Noise**

Output ripple and noise is measured according to figure below. A 50 mm conductor works as a small inductor forming together with the two capacitances a damped filter.



Output ripple and noise test set-up.

### Operating information

### **Power Management Overview**

This product is equipped with a PMBus interface. The product incorporates a wide range of readable and configurable power management features that are simple to implement with a minimum of external components. Additionally, the product includes protection features that continuously safeguard the load from damage due to unexpected system faults. A fault is also shown as an alert on the SALERT pin. The following product parameters can continuously be monitored by a host: Input voltage, output voltage/current, and internal temperature. If the monitoring is not needed it can be disabled and the product enters a low power mode reducing the power consumption. The protection features are not affected.

The product is delivered with a default configuration suitable for a wide range operation in terms of input voltage, output voltage, and load. The configuration is stored in an internal Non-Volatile Memory (NVM). All power management functions can be reconfigured using the PMBus interface. Throughout this document, different PMBus commands are referenced. A detailed description of each command is provided in the appendix at the end of this specification. The Flex Power Designer software suite can be used to configure and monitor this product via the PMBus interface. For more information please contact your local Flex sales representative.

### Input Voltage

The input voltage range, 4.5 - 14 V, makes the product easy to use in intermediate bus applications when powered by a non-regulated bus converter or a regulated bus converter. See Ordering Information for input voltage range.

### Input Under Voltage Lockout, UVLO

The product monitors the input voltage and will turn-on and




# BMR462 series PoL Regulators 1/28701-BMR 462 Rev.A November 2017 Input 4.5-14 V, Output up to 12 A / 60 W © Flex

turn-off at configured levels. The default turn-on input voltage level setting is 4.20 V, whereas the corresponding turn-off input voltage level is 3.85 V. Hence, the default hysteresis between turn-on and turn-off input voltage is 0.35 V. Once an input turn-off condition occurs, the device can respond in a number of ways as follows:

- Continue operating without interruption. The unit will continue to operate as long as the input voltage can be supported. If the input voltage continues to fall, there will come a point where the unit will cease to operate.
- Continue operating for a given delay period, followed by shutdown if the fault still exists. The device will remain in shutdown until instructed to restart.
- Initiate an immediate shutdown until the fault has been cleared. The user can select a specific number of retry attempts.

The default response from a turn-off is an immediate shutdown of the device. The device will continuously check for the presence of the fault condition. If the fault condition is no longer present, the product will be re-enabled. The turn-on and turn-off levels and response can be reconfigured using the PMBus interface.

### **Remote Control**



The product is equipped with a remote control function, i.e., the CTRL pin. The remote control can be connected to either the primary negative input connection (GND) or an external voltage (Vext), which is a 3 – 5.5 V positive supply voltage in accordance to the SMBus Specification version 3.0.

The CTRL function allows the product to be turned on/off by an external device like a semiconductor or mechanical switch. By default the product will turn on when the CTRL pin is left open and turn off when the CTRL pin is applied to GND. The CTRL pin has an internal pull-up resistor. When the CTRL pin is left open, the voltage generated on the CTRL pin is max 5.5 V. If the device is to be synchronized to an external clock source, the clock frequency must be stable prior to asserting the CTRL pin.

The product can also be configured using the PMBus interface to be "Always on", or turn on/off can be performed with PMBus commands.

### **Input and Output Impedance**

The impedance of both the input source and the load will interact with the impedance of the product. It is important that the input source has low characteristic impedance. The performance in some applications can be enhanced by addition of external capacitance as described under External Decoupling Capacitors. If the input voltage source contains significant inductance, the addition a capacitor with low ESR at the input of the product will ensure stable operation.

### **External Capacitors**

Input capacitors:

The input ripple RMS current in a buck converter is equal to

Eq. 1. 
$$I_{inputRMS} = I_{load} \sqrt{D(1-D)}$$
,

where  $I_{load}$  is the output load current and D is the duty cycle.

The maximum load ripple current becomes  $I_{load}/2$ . The ripple current is divided into three parts, i.e., currents in the input source, external input capacitor, and internal input capacitor. How the current is divided depends on the impedance of the input source, ESR and capacitance values in the capacitors. A minimum capacitance of 300 µF with low ESR is recommended. The ripple current rating of the capacitors must follow Eq. 1. For high-performance/transient applications or wherever the input source performance is degraded, additional low ESR ceramic type capacitors at the input is recommended. The additional input low ESR capacitance above the minimum level insures an optimized performance.

Throughout this document, different PMBus commands are referenced. A detailed description of each command is provided in the appendix at the end of this specification. The Flex Power Designer software suite can be used to configure and monitor this product via the PMBus interface. For more information please contact your local Flex sales representative.

### Output capacitors:

When powering loads with significant dynamic current requirements, the voltage regulation at the point of load can be improved by addition of decoupling capacitors at the load. The most effective technique is to locate low ESR ceramic and electrolytic capacitors as close to the load as possible, using several capacitors in parallel to lower the effective ESR. The ceramic capacitors will handle high-frequency dynamic load changes while the electrolytic capacitors are used to handle low frequency dynamic load changes. Ceramic capacitors will also reduce high frequency noise at the load.

It is equally important to use low resistance and low inductance PWB layouts and cabling.

External decoupling capacitors are a part of the control loop of the product and may affect the stability margins. Stable operation is guaranteed for the following total capacitance  $C_Q$  in the output decoupling capacitor bank where

Eq. 2. 
$$C_o = [C_{\min}, C_{\max}] = [300, 7500] \mu F.$$

The decoupling capacitor bank should consist of capacitors which have a capacitance value larger than  $C \geq C_{\min}$  and has an ESR range of

Eq. 3. 
$$ESR = [ESR_{min}, ESR_{max}] = [5, 30] \text{ m}\Omega$$

The control loop stability margins are limited by the minimum time constant  $\tau_{\rm min}$  of the capacitors. Hence, the time constant of the capacitors should follow Eq. 4.

Eq. 4. 
$$\tau \ge \tau_{\min} = C_{\min} ESR_{\min} = 1.5 \ \mu s$$

This relation can be used if your preferred capacitors have



BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

parameters outside the above stated ranges in Eq. 2 and Eq.3.

• If the capacitors capacitance value is  $C < C_{\min}$  one must use at least N capacitors where

$$N \ge \left\lceil \frac{C_{\min}}{C} \right\rceil$$
 and  $\textit{ESR} \ge \textit{ESR}_{\min} \frac{C_{\min}}{C}$ .

If the ESR value is ESR > ESR<sub>max</sub> one must use at least N capacitors of that type where

$$N \ge \left\lceil \frac{ESR}{ESR_{\max}} \right\rceil$$
 and  $C \ge \frac{C_{\min}}{N}$ .

 If the ESR value is ESR < ESR<sub>min</sub> the capacitance value should be

$$C \ge C_{\min} \frac{ESR_{\min}}{ESR}$$
.

For a total capacitance outside the above stated range or capacitors that do not follow the stated above requirements above a re-design of the control loop parameters will be necessary for robust dynamic operation and stability. Optimization of output filter together with load step simulations can be made using the Flex Power Designer software. See application note AN321 for further guidelines on how to choose and apply output capacitors.

### **Control Loop Compensation**

The product is configured with a robust control loop compensation which allows for a wide range operation of input and output voltages and capacitive loads as defined in the section External Decoupling Capacitors. For an application with a specific input voltage, output voltage, and capacitive load, the control loop can be optimized for a robust and stable operation and with an improved load transient response. This optimization will minimize the amount of required output decoupling capacitors for a given load transient requirement yielding an optimized cost and minimized board space. The control loop parameters can be reconfigured using the PMBus interface.

### **Load Transient Response Optimization**


The product incorporates a Non-Linear transient Response, NLR, loop that decreases the response time and the output voltage deviation during a load transient. The NLR results in a higher equivalent loop bandwidth than is possible using a traditional linear control loop. The product is pre-configured with appropriate NLR settings for robust and stable operation for a wide range of input voltage and a capacitive load range as defined in the section External Decoupling Capacitors. For an application with a specific input voltage, output voltage, and capacitive load, the NLR configuration can be optimized for a robust and stable operation and with an improved load transient response. This will also reduce the amount of output decoupling capacitors and yield a reduced cost. However, the NLR slightly reduces the efficiency. In order to obtain maximal energy efficiency the load transient requirement has to be met by the standard control loop compensation and the decoupling capacitors. The NLR settings can be reconfigured using the PMBus interface.

See application note AN306 for further information.

#### **Remote Sense**

The product has remote sense that can be used to compensate for voltage drops between the output and the point of load. The sense traces should be located close to the PWB ground layer to reduce noise susceptibility. Due to derating of internal output capacitance the voltage drop should be kept below  $V_{DROPMAX} = (5.5 - V_{OUT})/2$ . A large voltage drop will impact the electrical performance of the regulator. If the remote sense is not needed +S should be connected to VOUT and –S should be connected to GND.

### **Output Voltage Adjust using Pin-strap Resistor**



Using an external Pin-strap resistor, R<sub>SET</sub>, the output voltage can be set in the range 0.6 V to 3.3 V at 28 different levels shown in the table below. The resistor should be applied between the VSET pin and the PREF pin.

R<sub>SET</sub> also sets the maximum output voltage, see section "Output Voltage Range Limitation". The resistor is sensed only during product start-up. Changing the resistor value during normal operation will not change the output voltage. The input voltage must be at least 1 V larger than the output voltage in order to deliver the correct output voltage. See Ordering Information for output voltage range.

The following table shows recommended resistor values for R<sub>SET</sub>. Maximum 1% tolerance resistors are required.

Vout [V]	R <sub>SET</sub> [kΩ]	Vout [V]	R <sub>SET</sub> [kΩ]
0.60	10	1.50	46.4
0.65	11	1.60	51.1
0.70	12.1	1.70	56.2
0.75	13.3	1.80	61.9
0.80	14.7	1.90	68.1
0.85	16.2	2.00	75
0.90	17.8	2.10	82.5
0.95	19.6	2.20	90.9
1.00	21.5	2.30	100
1.05	23.7	2.50	110
1.10	26.1	3.00	121
1.15	28.7	3.30	133
1.20	31.6	4.00	147
1.25	34.8	5.00	162
1.30	38.3	5.50	178
1.40	42.2		



BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

The output voltage and the maximum output voltage can be pin strapped to three fixed values by connecting the VSET pin according to the table below.

Vouт [V]	VSET
0.60	Shorted to PREF
1.2	Open "high impedance"
2.5	Logic High, GND as reference

### **Output Voltage Adjust using PMBus**

The output voltage set by pin-strap can be overridden up to a certain level (see section Output Voltage Range Limitation) by using the PMBus command VOUT\_COMMAND. See Electrical Specification for adjustment range. Make sure a new VOUT\_COMMAND is not sent 15 ms prior to enabling the output, until after power good (PG) is asserted.

When setting the output voltage by configuration file or by a PMBus command, the specified output voltage accuracy is valid only when the set output voltage level falls within the same bin range as the voltage level defined by the pin-strap resistor  $R_{\text{SET}}$ . The applicable bin ranges are defined in the table below. Valid accuracy for voltage levels outside the applicable bin range is two times the specified.

### Example:

Nominal Vout is set to 1.10V by Rset=26.1kohm. 1.10V falls within the bin range 0.988-1.383V, thus specified accuracy is valid when adjusting Vout within 0.988-1.383V.

V <sub>OUT</sub> bin ranges [V]
0 – 0.988
0.988 - 1.383
1.383 – 1.975
1.975 – 2.398
2.398 – 2.963
2.963 – 3.753
3.753 – 4.938
4.938 –

### **Output Voltage Range Limitation**

The output voltage range that is possible to set by configuration or by the PMBus interface is limited by the pinstrap resistor  $R_{\rm SET}$ . The maximum output voltage is set to 110% of the nominal output value defined by  $R_{\rm SET}$ ,  $V_{OUT\_MAX}=1.1\times V_{OUT\_RSET}$ . This protects the load from an over voltage due to an accidental wrong PMBus command.

### **Over Voltage Protection (OVP)**

The product includes over voltage limiting circuitry for protection of the load. The default OVP limit is 15% above the nominal output voltage. If the output voltage exceeds the OVP limit, the product can respond in different ways:

- Initiate an immediate shutdown until the fault has been cleared. The user can select a specific number of retry attempts.
- Turn off the high-side MOSFET and turn on the low-side MOSFET. The low-side MOSFET remains ON until the device attempts a restart, i.e. the output voltage is pulled to ground level (crowbar function).

The default response from an overvoltage fault is to immediately shut down as in 2. The device will continuously check for the presence of the fault condition, and when the fault condition no longer exists the device will be re-enabled. For continuous OVP when operating from an external clock for synchronization, the only allowed response is an immediate shutdown. The OVP limit and fault response can be reconfigured using the PMBus interface.

### **Under Voltage Protection (UVP)**

The product includes output under voltage limiting circuitry for protection of the load. The default UVP limit is 15% below the nominal output voltage. The UVP limit can be reconfigured using the PMBus interface.

### **Power Good**

The product provides a Power Good (PG) flag in the Status Word register that indicates the output voltage is within a specified tolerance of its target level and no fault condition exists. If specified in section Connections, the product also provides a PG signal output. The PG pin is active high and by default open-drain but may also be configured as push-pull via the PMBus interface.

By default, the PG signal will be asserted when the output reaches above 90% of the nominal voltage, and de-asserted when the output falls below 85% of the nominal voltage. These limits may be changed via the PMBus interface. A PG delay period is defined as the time from when all conditions within the product for asserting PG are met to when the PG signal is actually asserted. The default PG delay is set to 10 ms. This value can be reconfigured using the PMBus interface

### **Switching Frequency**

The fundamental switching frequency is 320 kHz, which yields optimal power efficiency. The switching frequency can be set to any value between 200 kHz and 640 kHz using the PMBus interface. The switching frequency will change the efficiency/power dissipation, load transient response and output ripple. For optimal control loop performance the control loop must be re-designed when changing the switching frequency.

### Synchronization

Synchronization is a feature that allows multiple products to be synchronized to a common frequency. Synchronized products powered from the same bus eliminate beat frequencies reflected back to the input supply, and also reduces EMI filtering requirements. Eliminating the slow beat frequencies (usually <10 kHz) allows the EMI filter to be designed to attenuate only the synchronization frequency. Synchronization

November 2017



# BMR462 series PoL Regulators Input 4.5-14 V, Output up to 12 A / 60 W 1/28701-BMR 462 Rev.A © Flex

can also be utilized for phase spreading, described in section Phase Spreading.

The products can be synchronized with an external oscillator or one product can be configured with the SYNC pin as a SYNC Output working as a master driving the synchronization. All others on the same synchronization bus should be configured with SYNC Input or SYNC Auto Detect (Default configuration) for correct operation. When the SYNC pin is configured in auto detect mode the product will automatically check for a clock signal on the SYNC pin.

See application note AN309 for further information.

### **Phase Spreading**

When multiple products share a common DC input supply, spreading of the switching clock phase between the products can be utilized. This dramatically reduces input capacitance requirements and efficiency losses, since the peak current drawn from the input supply is effectively spread out over the whole switch period. This requires that the products are synchronized. Up to 16 different phases can be used. The phase spreading of the product can be configured using the PMBus interface.

See application note AN309 for further information.

### **Adaptive Diode Emulation**

Most power converters use synchronous rectification to optimize efficiency over a wide range of input and output conditions. However, at light loads the synchronous MOSFET will typically sink current and introduce additional energy losses associated with higher peak inductor currents, resulting in reduced efficiency. Adaptive diode emulation mode turns off the low-side FET gate drive at low load currents to prevent the inductor current from going negative, reducing the energy losses and increasing overall efficiency. Diode emulation is not available for current sharing groups. Note: the overall bandwidth of the product may be reduced when in diode emulation mode. It is recommended that diode emulation is disabled prior to applying significant load steps. The diode emulation mode can be configured using the PMBus interface.

### Adaptive Frequency and Pulse Skip Control

Since switching losses contribute to the efficiency of the power converter, reducing the switching frequency will reduce the switching losses and increase efficiency. The product includes an Adaptive Frequency Control mode, which effectively reduces the observed switching frequency as the load decreases. Adaptive frequency mode is only available while the device is operating within Adaptive Diode Emulation Mode. As the load current is decreased, diode emulation mode decreases the Synch-FET on-time to prevent negative inductor current from flowing. As the load is decreased further, the Switch-FET pulse width will begin to decrease while maintaining the programmed frequency, fprog (set by the FREQ\_SWITCH command). Once the Switch-FET pulse width (D) reaches 50% of the nominal duty cycle, D<sub>NOM</sub> (determined by V<sub>I</sub> and V<sub>O</sub>), the switching frequency will start to decrease according to the following equation:

$$f_{sw} = D\left(\frac{2(f_{PROG} - f_{MIN})}{D_{NOM}}\right) + f_{MIN}$$

Disabling a minimum Synch-FET makes the product also pulse skip which reduces the power loss further.

It should be noted that adaptive frequency mode is not available for current sharing groups and is not allowed when the device is placed in auto-detect mode and a clock source is present on the SYNC pin, or if the device is outputting a clock signal on its SYNC pin. The adaptive frequency and pulse skip modes can be configured using the PMBus interface.

### **Efficiency Optimized Dead Time Control**

The product utilizes a closed loop algorithm to optimize the dead-time applied between the gate drive signals for the switch and synch FETs. The algorithm constantly adjusts the deadtime non-overlap to minimize the duty cycle, thus maximizing efficiency. This algorithm will null out deadtime differences due to component variation, temperature and loading effects. The algorithm can be configured via the PMBus interface.

### **Over Current Protection (OCP)**

The product includes current limiting circuitry for protection at continuous overload. The following OCP response options are available:

- 1. Initiate a shutdown and attempt to restart an infinite number of times with a preset delay period between attempts.
- 2. Initiate a shutdown and attempt to restart a preset number of times with a preset delay period
- Continue operating for a given delay period, followed by shutdown if the fault still exists.
- 4. Continue operating through the fault (this could result in permanent damage to the product).
- 5. Initiate an immediate shutdown.

The default response from an over current fault is an immediate shutdown of the device. The device will continuously check for the presence of the fault condition, and if the fault condition no longer exists the device will be reenabled. The load distribution should be designed for the maximum output short circuit current specified. The OCP limit and response of the product can be reconfigured using the PMBus interface.

### **Start-up Procedure**

The product follows a specific internal start-up procedure after power is applied to the VIN pin:

 Status of the address and output voltage pin-strap pins are checked and values associated with the pin settings are loaded.



# **BMR462 series** PoL Regulators Input 4.5-14 V, Output up to 12 A / 60 W

1/28701-BMR 462 Rev.A November 2017 © Flex

- 2. Values stored in the Flex default non-volatile memory are loaded. This overwrites any previously loaded values.
- Values stored in the user non-volatile memory are loaded. This overwrites any previously loaded values.

Once this process is completed and the start-up time has passed (see Electrical Specification), the product is ready to be enabled using the CTRL pin. The product is also ready to accept commands via the PMBus interface, which will overwrite any values loaded during the start-up procedure.




Illustration of Output Voltage Sequencing.

### **Soft-start Power Up**

The soft-start control introduces a time-delay before allowing the output voltage to rise. Once the boot-up time has passed and the output has been enabled, the device requires approximately 2 ms before its output voltage may be allowed to start its ramp-up process. If a soft-start delay period less than 2 ms has been configured the device will default to a 2 ms delay period. If a delay period greater than 2 ms is configured, the device will wait for the configured delay period prior to starting to ramp its output. After the delay period has expired, the output will begin to ramp towards its target voltage according to the configured soft-start ramp time.

The default settings for the soft-start delay period and the soft-start ramp time is 10 ms. Hence, power-up is completed within 20 ms in default configuration using remote control. Precise timing reduces the delay time variations and is by default activated. The soft-start power up of the product can be reconfigured using the PMBus interface.

### Voltage Tracking

The product integrates a lossless tracking scheme that allows its output to track a voltage that is applied to the VTRK pin with no external components required. During ramp-up, the output voltage follows the VTRK voltage until the preset output voltage level is met. The product offers two modes of tracking as follows:

 Coincident. This mode configures the product to ramp its output voltage at the same rate as the voltage applied to the VTRK pin.




Illustration of Power Up Procedure.




Illustration of Coincident Voltage Tracking.

### **Output Voltage Sequencing**

A group of products may be configured to power up in a predetermined sequence. This feature is especially useful when powering advanced processors, FPGAs, and ASICs that require one supply to reach its operating voltage prior to another. Multi-product sequencing can be achieved by configuring the start delay and rise time of each device through the PMBus interface and by using the CTRL start signal. See application note AN310 for further information.

Ratiometric. This mode configures the product to ramp its output voltage at a rate that is a percentage of the voltage applied to the VTRK pin. The default setting is 50%, but a different tracking ratio may be set by an external resistive voltage divider or through the PMBus interface.



BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	




Illustration of Ratiometric Voltage Tracking

The master device in a tracking group is defined as the device that has the highest target output voltage within the group. This master device will control the ramp rate of all tracking devices and is not configured for tracking mode. All of the CTRL pins in the tracking group must be connected and driven by a single logic source. It should be noted that current sharing groups that are also configured to track another voltage do not offer pre-bias protection; a minimum load should therefore be enforced to avoid the output voltage from being held up by an outside force.

See application note AN310 for further information.

### Voltage Margining Up/Down

The product can adjust its output higher or lower than its nominal voltage setting in order to determine whether the load device is capable of operating over its specified supply voltage range. This provides a convenient method for dynamically testing the operation of the load circuit over its supply margin or range. It can also be used to verify the function of supply voltage supervisors. Margin limits of the nominal output voltage ±5% are default, but the margin limits can be reconfigured using the PMBus interface.

### **Pre-Bias Startup Capability**

Pre-bias startup often occurs in complex digital systems when current from another power source is fed back through a dual-supply logic component, such as FPGAs or ASICs. The product incorporates synchronous rectifiers, but will not sink current during startup, or turn off, or whenever a fault shuts down the product in a pre-bias condition. Pre-bias protection is not offered for current sharing groups that also have voltage tracking enabled.

### **Group Communication Bus**

The Group Communication Bus, GCB, is used to communicate between products. This dedicated bus provides the communication channel between devices for features such as sequencing, fault spreading and current sharing. The GCB bus solves the PMBus data rate limitation. The GCB pin of all products in an application should be connected together. A pull-up resistor is required on the common GCB in order to guarantee the rise time as follows:

Eq. 6 
$$au=R_{GCB}C_{GCB}\leq 1\mu s$$
 ,

where  $R_{\it GCB}$  is the pull up resistor value and  $C_{\it GCB}$  is the bus loading. The pull-up resistor should be tied to an external supply voltage in range from 3 to 5.5 V, which should be present prior to or during power-up.

If exploring untested compensation or deadtime configurations, it is recommended that 27  $\Omega$  series resistors are placed between the GCB pin of each product and the common GCB connection. This will avoid propagation of faults between products potentially caused by hazardous configuration settings. When the configurations of the products are settled the series resistors can be removed.

The GCB is an internal bus, such that it is only connected across the modules and not the PMBus system host. GCB addresses are assigned on a rail level, i.e. modules within the same current sharing group share the same GCB address. Addressing rails across the GCB is done with a 5 bit GCB ID, yielding a theoretical total of 32 rails that can be shared with a single GCB bus.

### Fault spreading

The product can be configured to broadcast a fault event over the GCB bus to the other devices in the group. When a non-destructive fault occurs and the device is configured to shut down on a fault, the device will shut down and broadcast the fault event over the GCB bus. The other devices on the GCB bus will shut down together if configured to do so, and will attempt to re-start in their prescribed order if configured to do so. See application note AN308 for further information.

### **Over Temperature Protection (OTP)**

The products are protected from thermal overload by an internal over temperature shutdown circuit. When  $T_{\text{P1}}$  as defined in thermal consideration section exceeds  $120^{\circ}\text{C}$  the product will shut down. The product will make continuous attempts to start up and resume normal operation automatically when the temperature has dropped >15  $^{\circ}\text{C}$  below the over temperature threshold. The specified OTP level and hysteresis are valid for worst case operation regarding cooling conditions, input voltage and output voltage. This means the OTP level and hysteresis in many cases will be lower. The OTP level, hysteresis, and fault response of the product can be reconfigured using the PMBus interface. The fault response can be configured as follows:

- Initiate a shutdown and attempt to restart an infinite number of times with a preset delay period between attempts (default configuration).
- 2. Initiate a shutdown and attempt to restart a preset number of times with a preset delay period between attempts.
- Continue operating for a given delay period, followed by shutdown if the fault still exists.
- 4. Continue operating through the fault (this could result in permanent damage to the power supply).
- 5. Initiate an immediate shutdown.



# BMR462 series PoL Regulators Input 4.5-14 V, Output up to 12 A / 60 W 1/28701-BMR 462 Rev.A November 2017 © Flex

### **Optimization examples**


This product is designed with a digital control circuit. The control circuit uses a configuration file which determines the functionality and performance of the product. It is possible to change the configuration file to optimize certain performance characteristics. In the table below is a schematic view on how to change different configuration parameters in order to achieve an optimization towards a wanted performance.

<b>1</b>	Increase
$\rightarrow$	No change
1	Decrease

Config. parameters	Switching frequency	Control loop bandwidth	NLR threshold	Diode emulation (DCM)	Min. pulse
Optimized performence					
Maximize efficiency	$\downarrow$	$\rightarrow$	<b>↑</b>	Enable	Disable
Minimize ripple ampl.	1	$\rightarrow$	1	Enable or disable	Enable or disable
Improve load transient response	<b>↑</b>	<b>↑</b>	<b>↓</b>	Disable	Disable
Minimize idle power loss	<b>\</b>	1	$\rightarrow$	Enable	Enable

		Default	V <sub>O</sub> = 0.6 V	0.36	
			V <sub>O</sub> = 1.0 V	0.35	W
			V <sub>O</sub> = 3.3 V	0.54	VV
	Input idling		V <sub>O</sub> = 5.0 V	0.97	
P <sub>li</sub>	/na land) DOW,	V <sub>O</sub> = 0.6 V	0.30		
	(*** **********************************	Discontinues Conduction	V <sub>O</sub> = 1.0 V	0.37	14/
		Mode	V <sub>O</sub> = 3.3 V	0.41	W
		(diode emulation)	V <sub>O</sub> = 5.0 V	0.45	
Pli	Input idling	DCM with	V <sub>O</sub> = 0.6 V	0.29	
	power (no load)	Adaptive Frequency	V <sub>O</sub> = 1.0 V	0.35	144
	,	and Minimum Pulse Enabled	V <sub>O</sub> = 3.3 V	0.37	W
			V <sub>O</sub> = 5.0 V	0.42	
		DCM with	V <sub>O</sub> = 0.6 V	0.25	
		Adaptive Frequency	V <sub>O</sub> = 1.0 V	0.20	107
		and Minimum	V <sub>O</sub> = 3.3 V	0.20	W
		Pulse Disabled	V <sub>O</sub> = 5.0 V	0.20	
P <sub>CTRL</sub>	Input standby power	Turned off with CTRL-pin	Default configuration: Monitoring enabled, Precise timing enabled	180	mW
			Monitoring enabled, Precise timing	120	mW

	I		disabled		
			uisabieu		
			Low power mode: Monitoring disabled, Precise timing disabled	85	mW
		Defeat	V <sub>O</sub> = 0.6 V	55	
	Load transient	di/dt = 2 A/ $\mu$ s e C <sub>O</sub> =470 $\mu$ F	V <sub>O</sub> = 1.0 V	65	\ /
	peak voltage		V <sub>O</sub> = 3.3 V	110	mV
V <sub>tr1</sub>			V <sub>O</sub> = 5.0 V	190	
V tr1	deviation	Optimized	V <sub>O</sub> = 0.6 V	40	
	Load step	PID and NLR	V <sub>O</sub> = 1.0 V	35	mV
	25-75-25% of max Io	configuration di/dt = 2 A/µs	V <sub>O</sub> = 3.3 V	55	IIIV
		C <sub>0</sub> =470 μF	V <sub>O</sub> = 5.0 V	105	
		Default	V <sub>O</sub> = 0.6 V	230	
	Load	configuration	V <sub>O</sub> = 1.0 V	210	
	transient	$di/dt = 2 A/\mu s$	V <sub>O</sub> = 3.3 V	200	
	recovery time	C <sub>0</sub> =470 μF	V <sub>O</sub> = 5.0 V	200	
t <sub>tr1</sub>	Lood ato-	Optimized	V <sub>O</sub> = 0.6 V	45	us
	Load step 25-75-25%	PID and NLR configuration	V <sub>O</sub> = 1.0 V	40	
	of max I <sub>O</sub>	di/dt = 2 A/µs	V <sub>O</sub> = 3.3 V	40	
		C <sub>O</sub> =470 μF	V <sub>O</sub> = 5.0 V	35	




Efficiency vs. load current and switching frequency at  $T_{P1}$  = +25°C.  $V_1$ =12 V,  $V_0$ =3.3V,  $C_0$ =470  $\mu$ F/10 m $\Omega$  Default configuration except changed frequency




# **BMR462 series** PoL Regulators Input 4.5-14 V, Output up to 12 A / 60 W

1/28701-BMR 462 Rev.A November 2017 © Flex

Power Dissipation vs. Output Current and Switching frequency




Dissipated power vs. load current and switching frequency at  $T_{P1} = +25^{\circ}\text{C}$ .  $V_{I}=12 \text{ V}$ ,  $V_{O}=3.3 \text{ V}$ ,  $C_{O}=470 \text{ }\mu\text{F}/10 \text{ }m\Omega$ Default configuration except changed frequency Load Transient vs. Decoupling Capacitance, Vo=1.0 V




Load transient peak voltage deviation vs. decoupling capacitance. Step-change (3-9-3 A). Parallel coupling of capacitors with 470  $\mu$ F/10 m $\Omega$ , T<sub>P1</sub> = +25°C. V<sub>1</sub>=12 V, V<sub>0</sub>=1.0V, f<sub>sw</sub>=320 kHz, di/dt=2 A/ $\mu$ s


Output Ripple vs. Switching frequency



Output voltage ripple V  $_{pk,pk}$  at: T  $_{P1}$  = +25°C, V  $_{I}$  = 12 V, C  $_{O}$  =470  $\mu$ F/10 m $\Omega$ , I  $_{O}$  = 12 A resistive load. Default configuration except changed frequency.




Load transient peak voltage deviation vs. frequency. Step-change (3-9-3 A).  $T_{P1}$  = +25°C.  $V_1$ =12 V,  $V_0$ =3.3 V,  $C_0$ =470  $\mu$ F/10 m $\Omega$  Load Transient vs. Decoupling Capacitance, Vo=3.3 V



Load transient peak voltage deviation vs. decoupling capacitance. Step-change (3-9-3 A). Parallel coupling of capacitors with 470  $\mu\text{F}/10$  m $\Omega$ , Tp1 = +25°C. V1=12 V, V0=3.3 V, fsw=320 kHz, di/dt=2 A/ $\mu\text{s}$ 

Output Load Transient Response, Default PID/NLR




Output voltage response to load current stepchange (3-9-3 A) at:  $T_{P1} = +25^{\circ}C, \ V_1 = 12 \ V, \ V_0 = 3.3 \ V \\ \text{di/dt} = 2 \ \text{A/}\mu\text{s}, \ f_\text{sw} = 320 \ \text{kHz}, \ C_0 = 470 \ \mu\text{F}/10 \ \text{m}\Omega$  Default PID Control Loop and NLR


rrent step- Top trace: output voltage (200 mV/div.).
Bottom trace: load current (5 A/div.).
Time scale: (0.1 ms/div.).



# **BMR462 series** PoL Regulators Input 4.5-14 V, Output up to 12 A / 60 W

1/28701-BMR 462 Rev.A November 2017 © Flex






Output voltage response to load current step-change (3-9-3 A) at:

+25°C, V<sub>1</sub> = 12 V, V<sub>0</sub> =3.3 V di/dt=2 A/us, f<sub>sw</sub>=320 kHz, C<sub>0</sub>=470 μF/10 mΩ Optimized PID Control Loop and no NLR

Top trace: output voltage (200 mV/div.). Bottom trace: load current (5 A/div.). Time scale: (0.1 ms/div.).

### Output Load Transient Response, Optimized NLR



Output voltage response to load current stepchange (3-9-3 A) at: T<sub>P1</sub> = +25°C, V<sub>I</sub> = 12 V, V<sub>O</sub> =3.3 V

di/dt=2 A/ $\mu$ s, f<sub>sw</sub>=320 kHz, C<sub>O</sub>=470  $\mu$ F/10 m $\Omega$ Default PID Control Loop and optimized NLR

Top trace: output voltage (200 mV/div.). Bottom trace: load current (5 A/div.). Time scale: (0.1 ms/div.).

## **Thermal Consideration**

### General

The product is designed to operate in different thermal environments and sufficient cooling must be provided to ensure reliable operation.

Cooling is achieved mainly by conduction, from the pins to the host board, and convection, which is dependant on the airflow across the product. Increased airflow enhances the cooling of

The Output Current Derating graph found in the Output section for each model provides the available output current vs. ambient air temperature and air velocity at specified V<sub>I</sub>.

The product is tested on a 254 x 254 mm, 35 µm (1 oz), test board mounted vertically in a wind tunnel with a cross-section of 608 x 203 mm. The test board has 8 layers.

Proper cooling of the product can be verified by measuring the

temperature at positions P1 and P2. The temperature at these positions should not exceed the max values provided in the table below.


Note that the max value is the absolute maximum rating (non destruction) and that the electrical Output data is guaranteed up to T<sub>P1</sub> +95°C.

See Design Note 019 for further information.

### Definition of product operating temperature


The product operating temperatures are used to monitor the temperature of the product, and proper thermal conditions can be verified by measuring the temperature at positions P1 and P2. The temperature at these positions (T<sub>P1</sub>, T<sub>P2</sub>) should not exceed the maximum temperatures in the table below. The number of measurement points may vary with different thermal design and topology. Temperatures above maximum T<sub>P1</sub>, measured at the reference point P1 are not allowed and may cause permanent damage.

Position	Description	Max Temp.
P1	Reference point, L1, inductor	120°C
P2	N1, control circuit	120°C



Temperature positions and air flow direction.

### SIP version



Temperature positions and air flow direction.

### Definition of reference temperature T<sub>P1</sub>


The reference temperature is used to monitor the temperature limits of the product. Temperature above maximum T<sub>P1</sub>, measured at the reference point P1 is not allowed and may cause degradation or permanent damage to the product. T<sub>P1</sub> is also used to define the temperature range for normal operating



BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

also used to define the temperature range for normal operating conditions.  $T_{P1}$  is defined by the design and used to guarantee safety margins, proper operation and high reliability ot the product.

### **Connections (Lay Down version)**




Pin layout, top view (component placement for illustration only).

Pin	Designation	Function
1A	VIN	Input Voltage
2A	GND	Power Ground
ЗА	VOUT	Output Voltage
4A	VTRK or PG *	Voltage Tracking input or Power Good
4B	PREF	Pin-strap reference
5A	+S	Positive sense
5B	-S	Negative sense
6A	SA0	PMBus address pinstrap
6B	GCB	Group Communication Bus
7A	SCL	PMBus Clock
7B	SDA	PMBus Data
8A	VSET	Output voltage pinstrap
8B	SYNC	Synchronization I/O
9A	SALERT	PMBus Alert
9B	CTRL	Remote Control

### BMR 462 0002, BMR 462 1002: Pin 4A = VTRK pin.

BMR 462 0006, BMR 462 1006: Pin 4A = PG pin. For these products the PG pin is internally tied to the VTRK input of the products' controller. Typically the VTRK input bias current will be equivalent to a 50 kohm pull-down resistor. This should be considered when choosing pull-up resistor for the PG signal.

## **Connections (SIP version)**



Pin layout, bottom view (component placement for illustration only).

Pin	Designation	Function
1A	VIN	Input Voltage
2A	GND	Power Ground
3A	VOUT	Output voltage
4A	+S	Positive sense
4B	-S	Negative sense
5A	VSET	Output voltage pin-strap
5B	VTRK	Voltage tracking input
6A	SALERT	PMBus Alert
6B	SDA	PMBus data
7A	SCL	PMBus Clock
7B	SYNC	Synchronization I/O
8A	SA0	PMBus address pin-strap
8B	CTRL	Remote Control
9A	GCB	Group Communication Bus
9B	PREF	Pin-strap Reference



	<u>'</u>	
BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A November 2	
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

### **Unused input pins**

Unused SDA, SCL and GCB pins should still have pull-up resistors as specified.

Unused VTRK or SYNC pins should be left unconnected or connected to the PREF pin.

Unused CTRL pin can be left open due to internal pull-up. VSET and SA0/SA1 pins must have pinstrap resistors as specified.

### **PWB** layout considerations

The pinstrap resistors,  $R_{\text{SET}}$ , and  $R_{\text{SA0}}/R_{\text{SA1}}$  should be placed as close to the product as possible to minimize loops that may pick up noise.

Avoid current carrying planes under the pinstrap resistors and the PMBus signals.

The capacitor  $C_1$  (or capacitors implementing it) should be placed as close to the input pins as possible. See AN323 for more details.

Capacitor  $C_0$  (or capacitors implementing it) should be placed close to the load. See AN321 for more details.


Care should be taken in the routing of the connections from the sensed output voltage to the S+ and S- terminals. These sensing connections should be routed as a differential pair, preferably between ground planes which are not carrying high currents. The routing should avoid areas of high electric or magnetic fields.





BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

**Typical Application Circuit** 



Standalone operation with PMBus communication. Top view of product footprint.




# **Technical Specification**



BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

# **Typical Application Circuit (SIP version)**



Standalone operation with PMBus communication. Top view of product footprint.



BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

### **PMBus interface**

This product provides a PMBus digital interface that enables the user to configure many aspects of the device operation as well as to monitor the input and output voltages, output current and device temperature. The product can be used with any standard two-wire I<sup>2</sup>C or SMBus host device. In addition, the product is compatible with PMBus version 1.3 and includes an SALERT line to help mitigate bandwidth limitations related to continuous fault monitoring. The product supports 10k-100kHz bus clock frequency only. The PMBus signals, SCL, SDA and SALERT require passive pull-up resistors as stated in the SMBus Specification. Pull-up resistors are required to guarantee the rise time as follows:

Eq. 7 
$$\tau = R_P C_p \le 1 \mu s$$

where  $R_{\rho}$  is the pull-up resistor value and  $C_{\rho}$  is the bus loading, the maximum allowed bus load is 400 pF. The pull-up resistor should be tied to an external supply voltage in range from 3 to 5.5 V, which should be present prior to or during power-up. If the proper power supply is not available, voltage dividers may be applied. Note that in this case, the resistance in the equation above corresponds to parallel connection of the resistors forming the voltage divider. See application note AN304 for details on interfacing the

See application note AN304 for details on interfacing the product with a microcontroller.

### Monitoring via PMBus

It is possible to monitor a wide variety of parameters through the PMBus interface. Fault conditions can be monitored using the SALERT pin, which will be asserted when any number of pre-configured fault or warning conditions occur. It is also possible to continuously monitor one or more of the power conversion parameters including but not limited to the following:

- Input voltage
- Output voltage
- Output current
- Internal junction temperature
- Switching frequency
- Duty cycle

In the default configuration monitoring is enabled also when the output voltage is disabled. This can be changed in order to reduce standby power consumption.

### Snap shot parameter capture

This product offers a special feature that enables the user to capture parametric data during normal operation or following a fault. The following parameters are stored:

- Input voltage
- Output voltage
- Output current
- Internal junction temperature
- Switching frequency
- Duty cycle
- Status registers

The Snapshot feature enables the user to read the parameters via the PMBus interface during normal operation, although it should be noted that reading the 22 bytes will occupy the bus for some time. The Snapshot enables the user to store the snapshot parameters to Flash memory in response to a pending fault as well as to read the stored data from Flash memory after a fault has occurred. Automatic store to Flash memory following a fault is triggered when any fault threshold level is exceeded, provided that the specific fault response is to shut down. Writing to Flash memory is not allowed if the device is configured to restart following the specific fault condition. It should also be noted that the device supply voltage must be maintained during the time the device is writing data to Flash memory; a process that requires between 700-1400 µs depending on whether the data is set up for a block write. Undesirable results may be observed if the input voltage of the product drops below 3.0 V during this process.

### Software tools for design and production


Flex provides software tools for configuration and monitoring of this product via the PMBus interface. For more information please contact your local Flex sales representative.



BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

### PMBus addressing

The PMBus address should be configured with resistors connected between the SA0/SA1 pins and the PREF pin, as shown in the figure below. Recommended resistor values for hard-wiring PMBus addresses are shown in the table. 1% tolerance resistors are required.



Schematic of connection of address resistor.

Index	R <sub>SA</sub> [kΩ]	Index	R <sub>SA</sub> [kΩ]
0	10	13	34.8
1	11	14	38.3
2	12.1	15	42.2
3	13.3	16	46.4
4	14.7	17	51.1
5	16.2	18	56.2
6	17.8	19	61.9
7	19.6	20	68.1
8	21.5	21	75
9	23.7	22	82.5
10	26.1	23	90.9
11	28.7	24	100
12	31.6		·

The PMBus address follows the equation below:

Eq. 8 PMBus Address (decimal) = 25 x (SA1 index) + (SA0 index)

The user can theoretically configure up to 625 unique PMBus addresses, however the PMBus address range is inherently limited to 128. Therefore, the user should use index values 0 - 4 on the SA1 pin and the full range of index values on the SA0 pin, which will provide 125 device address combinations.

Products with no SA1 pin have an internally defined SA1 index as follows.

Product	SA1 index	
BMR 462	4	

### **Optional PMBus Addressing**

Alternatively the PMBus address can be defined by connecting the SA0/SA1 pins according to the table below. SA1 = open for products with no SA1 pin.

			SA0	
		low	open	high
SA1	low	20h	21h	22h
	open	23h	24h	25h
	high	26h	27h	Reserved

Low = Shorted to PREF Open = High impedance

High = Logic high, GND as reference,

Logic High definitions see Electrical Specification

### **Reserved Addresses**

Address 4Bh is allocated for production needs and can not be used.


Addresses listed in the table below are reserved or assigned according to the SMBus specification and may not be usable. Refer to the SMBus specification for further information.

Address (decimal)	Comment
0	General Call Address / START byte
1	CBUS address
2	Address reserved for different bus format
3-7	Reserved for future use
8	SMBus Host
9-11	Assigned for Smart Battery
12	SMBus Alert Response Address
40	Reserved for ACCESS.bus host
44-45	Reserved by previous versions of the SMBus specification
55	Reserved for ACCESS.bus default address
64-68	Reserved by previous versions of the SMBus specification
72-75	Unrestricted addresses
97	SMBus Device Default Address
120-123	10-bit slave addressing
124-127	Reserved for future use



BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

### I2C/SMBus - Timing



Setup and hold times timing diagram

The setup time,  $t_{set}$ , is the time data, SDA, must be stable before the rising edge of the clock signal, SCL. The hold time  $t_{hold}$ , is the time data, SDA, must be stable after the falling edge of the clock signal, SCL. If these times are violated incorrect data may be captured or meta-stability may occur and the bus communication may fail. When configuring the product, all standard SMBus protocols must be followed, including clock stretching. Refer to the SMBus specification, for SMBus electrical and timing requirements. This product does not support the BUSY flag in the status

This product does not support the BUSY flag in the status commands to indicate product being too busy for SMBus response. Instead a bus-free time delay according to this specification must occur between every SMBus transmission (between every stop & start condition). In case of storing the RAM content into the internal non-volatile memory an additional delay of 100 ms has to be inserted.



# BMR462 series PoL Regulators 1/28701-BMR 462 Rev.A November 2017 Input 4.5-14 V, Output up to 12 A / 60 W © Flex

### **PMBus Commands**

The products are PMBus compliant. The following table lists the implemented PMBus read commands. For more detailed information see PMBus Power System Management Protocol Specification; Part I – General Requirements, Transport and Electrical Interface and PMBus Power System Management Protocol; Part II – Command Language.

Designation	Cmd	Impl
Standard PMBus Commands		
Control Commands		
PAGE	00h	No
OPERATION	01h	Yes
ON_OFF_CONFIG	02h	Yes
WRITE_PROTECT	10h	No
Output Commands		
VOUT_MODE (Read Only)	20h	Yes
VOUT_COMMAND	21h	Yes
VOUT_TRIM	22h	Yes
VOUT_CAL_OFFSET	23h	Yes
VOUT_MAX	24h	Yes
VOUT_MARGIN_HIGH	25h	Yes
VOUT_MARGIN_LOW	26h	Yes
VOUT_TRANSITION_RATE	27h	Yes
VOUT_DROOP	28h	Yes
MAX_DUTY	32h	Yes
FREQUENCY_SWITCH	33h	Yes
VIN_ON	35h	No
VIN_OFF	36h	No
IOUT_CAL_GAIN	38h	Yes
IOUT_CAL_OFFSET	39h	Yes
VOUT_SCALE_LOOP	29h	No
VOUT_SCALE_MONITOR	2Ah	No
COEFFICIENTS	30h	No
Fault Limit Commands		
POWER_GOOD_ON	5Eh	Yes
POWER_GOOD_OFF	5Fh	No
VOUT_OV_FAULT_LIMIT	40h	Yes
VOUT_OV_WARN_LIMIT	42h	No
VOUT_UV_WARN_LIMIT	43h	No
VOUT_UV_FAULT_LIMIT	44h	Yes
IOUT_OC_FAULT_LIMIT	46h	Yes
IOUT_OC_WARN_LIMIT	4Ah	No
IOUT_UC_FAULT_LIMIT	4Bh	Yes

Designation	Cmd	Impl
Designation		Impl
OT_FAULT_LIMIT	4Fh	Yes
OT_WARN_LIMIT	51h	Yes
UT_WARN_LIMIT	52h	Yes
UT_FAULT_LIMIT	53h	Yes
VIN_OV_MARN_UNIT	55h	Yes
VIN_OV_WARN_LIMIT	57h	Yes
VIN_UV_WARN_LIMIT	58h	Yes
VIN_UV_FAULT_LIMIT	59h	Yes
Fault Response Commands		
VOUT_OV_FAULT_RESPONSE	41h	Yes
VOUT_UV_FAULT_RESPONSE	45h	Yes
OT_FAULT_RESPONSE	50h	Yes
UT_FAULT_RESPONSE	54h	Yes
VIN_OV_FAULT_RESPONSE	56h	Yes
VIN_UV_FAULT_RESPONSE	5Ah	Yes
IOUT_OC_FAULT_RESPONSE	47h	No
IOUT_UC_FAULT_RESPONSE	4Ch	No
Time setting Commands		
TON_DELAY	60h	Yes
TON_RISE	61h	Yes
TOFF_DELAY	64h	Yes
TOFF_FALL	65h	Yes
TON_MAX_FAULT_LIMIT	62h	No
Status Commands (Read Only)		
CLEAR_FAULTS	03h	Yes
STATUS_BYTE	78h	Yes
STATUS_WORD	79h	Yes
STATUS_VOUT	7Ah	Yes
STATUS_IOUT	7Bh	Yes
STATUS_INPUT	7Ch	Yes
STATUS_TEMPERATURE	7Dh	Yes
STATUS_CML	7Eh	Yes
STATUS_MFR_SPECIFIC	80h	Yes
Monitor Commands (Read Only		
READ_VIN	88h	Yes
READ_VOUT	8Bh	Yes
READ_IOUT	8Ch	Yes
READ_TEMPERATURE_1	8Dh	Yes
READ_TEMPERATURE_2	8Eh	No
READ_FAN_SPEED_1	90h	No
READ_DUTY_CYCLE	94h	Yes
READ_FREQUENCY	95h	Yes



# **BMR462 series** PoL Regulators Input 4.5-14 V, Output up to 12 A / 60 W

1/28701-BMR 462 Rev.A November 2017
© Flex

Designation	Cmd	Impl
Group Commands		
INTERLEAVE	37h	Yes
PHASE_CONTROL	F0h	Yes
Identification Commands		
PMBUS_REVISION	98h	Yes
MFR ID	99h	Yes
MFR_MODEL	9Ah	Yes
MFR_REVISION	9Bh	Yes
MFR LOCATION	9Ch	Yes
MFR_DATE	9Dh	Yes
MFR_SERIAL	9Eh	Yes
Supervisory Commands		
STORE_DEFAULT_ALL	11h	Yes
RESTORE_DEFAULT_ALL	12h	Yes
STORE_USER_ALL	15h	Yes
RESTORE_USER_ALL	16h	Yes
Product Specific Commands		
Time Setting Commands		
POWER_GOOD_DELAY	D4h	Yes
Fault limit Commands		
IOUT_AVG_OC_FAULT_LIMIT	E7h	Yes
IOUT_AVG_UC_FAULT_LIMIT	E8h	Yes
Fault Response Commands		
MFR_IOUT_OC_FAULT_RESPONSE	E5h	Yes
MFR_IOUT_UC_FAULT_RESPONSE	E6h	Yes
OVUV_CONFIG	D8h	Yes
Configuration and Control Commands		
MFR_CONFIG	D0h	Yes
USER_CONFIG	D1h	Yes
MISC_CONFIG	E9h	Yes
TRACK_CONFIG	E1h	Yes
PID_TAPS	D5h	Yes
PID_TAPS_CALC	F2h	Yes
INDUCTOR	D6h	Yes
NLR_CONFIG	D7h	Yes
TEMPCO_CONFIG	DCh	Yes
IOUT_OMEGA_OFFSET	BEh	Yes
DEADTIME	DDh	Yes
DEADTIME_CONFIG	DEh	Yes
 DEADTIME_MAX	BFh	Yes
SNAPSHOT	EAh	Yes

Designation	Cmd	Impl
SNAPSHOT_CONTROL	F3h	Yes
DEVICE_ID	E4h	Yes
USER_DATA_00	B0h	Yes
Group Commands		
SEQUENCE	E0h	Yes
GCB_CONFIG	D3h	Yes
GCB_GROUP	E2h	Yes
ISHARE_CONFIG	D2h	Yes
PHASE_CONTROL	F0h	Yes
Supervisory Commands		
PRIVATE_PASSWORD	FBh	Yes
PUBLIC_PASSWORD	FCh	Yes
UNPROTECT	FDh	Yes
SECURITY_LEVEL	FAh	Yes


Notes: Cmd is short for Command. Impl is short for Implemented.







	<u>'</u>	
BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

### **Mechanical Information - Hole Mount, Lay Down Version**






TOP VIEW



PIN SPECIFICATIONS
Pin 1A-3A Material: Copper alloy
Plating: Min Matte tin 8-13 µm over 2.5-5 µm Ni.
Pin 4A-9B Material: Brass
Plating: Min Au 0.2 µm over 1.27 µm Ni.

### RECOMMENDED FOOTPRINT - TOP VIEW



Weight: Typical 4.5 g
All dimensions in mm (inch)
Tolerances unless specified:
x.x ±0.5 mm [0.02)
x.xx=0.25 mm [0.01]
(not applied on footprint or typical values)








BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

### **Mechanical Information - Surface Mount, Lay Down Version**





BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

### **Mechanical Information- SIP version**




Table 1


Pin option	Lead Length
Standard	4.0 ±0.25 [0.157±0.01]
Long option	5.5±0.25 [0.217±0.01]
Short option	3.28±0.25 [0.129±0.01]

PIN SPECIFICATIONS
Pin 1A-3A Material: Copper alloy (C11000)
Plating: Min Au 0.1 µm Au over 1-3 µm Ni.
Pin 4A-9B Material: Copper alloy
Plating: Min Au 0.1 µm over 1 µm Ni

Weight: Typical 5.1 g
All dimensions in mm [inch]
Tolerances unless specified:
x.x ±0.50 [0.02]
x.xx±0.25 [0.01]
(not applied on footprint or typical values)



### RECOMMENDED FOOTPRINT - TOP VIEW





	<u>'</u>	
BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	


# Soldering Information - Surface Mounting and Hole Mount through Pin in Paste Assembly (Lay Down version)

The product is intended for forced convection or vapor phase reflow soldering in SnPb or Pb-free processes.

The reflow profile should be optimised to avoid excessive heating of the product. It is recommended to have a sufficiently extended preheat time to ensure an even temperature across the host PWB and it is also recommended to minimize the time in reflow.

A no-clean flux is recommended to avoid entrapment of cleaning fluids in cavities inside the product or between the product and the host board, since cleaning residues may affect long time reliability and isolation voltage.

General reflow process specificat	ions	SnPb eutectic	Pb-free
Average ramp-up (TPRODUCT)		3°C/s max	3°C/s max
Typical solder melting (liquidus) temperature	TL	183°C	221°C
Minimum reflow time above T <sub>L</sub>		60 s	60 s
Minimum pin temperature	T <sub>PIN</sub>	210°C	235°C
Peak product temperature	T <sub>PRODUCT</sub>	225°C	260°C
Average ramp-down (T <sub>PRODUCT</sub> )		6°C/s max	6°C/s max
Maximum time 25°C to peak		6 minutes	8 minutes



### **Minimum Pin Temperature Recommendations**

Pin number 2A is chosen as reference location for the minimum pin temperature recommendation since this will likely be the coolest solder joint during the reflow process.

### SnPb solder processes

For SnPb solder processes, a pin temperature (TPIN) in excess of the solder melting temperature, (TL, 183°C for Sn63Pb37) for more than 60 seconds and a peak temperature of 220°C is recommended to ensure a reliable solder joint.

For dry packed products only: depending on the type of solder paste and flux system used on the host board, up to a recommended maximum temperature of 245°C could be used, if the products are kept in a controlled environment (dry pack handling and storage) prior to assembly.

#### Lead-free (Pb-free) solder processes

For Pb-free solder processes, a pin temperature ( $T_{\text{PIN}}$ ) in excess of the solder melting temperature ( $T_{\text{L}}$ , 217 to 221°C for SnAgCu solder alloys) for more than 60 seconds and a peak temperature of 245°C on all solder joints is recommended to ensure a reliable solder joint.

### **Maximum Product Temperature Requirements**

Top of the product PWB near pin 9B is chosen as reference location for the maximum (peak) allowed product temperature (Tproduct) since this will likely be the warmest part of the product during the reflow process.

### SnPb solder processes

For SnPb solder processes, the product is qualified for MSL 1 according to IPC/JEDEC standard J-STD-020C.

During reflow Tproduct must not exceed 225 °C at any time.

### Pb-free solder processes

For Pb-free solder processes, the product is qualified for MSL 3 according to IPC/JEDEC standard J-STD-020C.

During reflow Tproduct must not exceed 260 °C at any time.


### **Dry Pack Information**

Products intended for Pb-free reflow soldering processes are delivered in standard moisture barrier bags according to IPC/JEDEC standard J-STD-033 (Handling, packing, shipping and use of moisture/reflow sensitivity surface mount devices).

Using products in high temperature Pb-free soldering processes requires dry pack storage and handling. In case the products have been stored in an uncontrolled environment and no longer can be considered dry, the modules must be baked according to J-STD-033.

### **Thermocoupler Attachment**

Pin 9B for measurement of maximum Product temperature Teropuct



Pin 2A for measurement of minimum Pin (solder joint) temperature  $T_{\text{PIN}}$ 







	·	
BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

# **Soldering Information - Hole Mounting (Lay Down version)**

The hole mounted product is intended for plated through hole mounting by wave or manual soldering. The pin temperature is specified to maximum to 270°C for maximum 10 seconds.


A maximum preheat rate of 4°C/s and maximum preheat temperature of 150°C is suggested. When soldering by hand, care should be taken to avoid direct contact between the hot soldering iron tip and the pins for more than a few seconds in order to prevent overheating.

A no-clean flux is recommended to avoid entrapment of cleaning fluids in cavities inside the product or between the product and the host board. The cleaning residues may affect long time reliability and isolation voltage.

### **Delivery Package Information**

The products are delivered in antistatic carrier tape (EIA 481 standard).

	Carrier Tape Specifications
Material	Antistatic PS
Surface resistance	<10 <sup>7</sup> Ohm/square
Bakeability	The tape is not bakable
Tape width, W	44 mm [1.73 inch]
Pocket pitch, P <sub>1</sub>	24 mm [0.95 inch]
Pocket depth, K <sub>0</sub>	12.3 mm [0.488 inch]
Reel diameter	381 mm [15 inch]
Reel capacity	200 products /reel
Reel weight	1.3 kg/full reel





# BMR462 series PoL Regulators Input 4.5-14 V, Output up to 12 A / 60 W 1/28701-BMR 462 Rev.A November 2017 © Flex

### **Soldering Information - Hole Mounting (SIP version)**

The product is intended for plated through hole mounting by wave or manual soldering. The pin temperature is specified to maximum to 270°C for maximum 10 seconds.


A maximum preheat rate of 4°C/s and maximum preheat temperature of 150°C is suggested. When soldering by hand, care should be taken to avoid direct contact between the hot soldering iron tip and the pins for more than a few seconds in order to prevent overheating.

A no-clean flux is recommended to avoid entrapment of cleaning fluids in cavities inside the product or between the product and the host board. The cleaning residues may affect long time reliability and isolation voltage.

### **Delivery Package Information (SIP version)**

The products are delivered in antistatic/static dissipative trays

Tray Specifications		
Material	Antistatic Polyethylene foam	
Surface resistance	10 <sup>5</sup> < Ohms/square <10 <sup>11</sup>	
Bakability	The trays are not bakeable	
Tray thickness	15 mm [ 0.591 inch]	
Box capacity	100 products, 2 full trays/box)	
Tray weight	35 g empty tray, 290 g full tray	





# **Technical Specification**



BMR462 series PoL Regulators	1/28701-BMR 462 Rev.A	November 2017
Input 4.5-14 V, Output up to 12 A / 60 W	© Flex	

**Product Qualification Specification** 

Characteristics			
External visual inspection	IPC-A-610		
Change of temperature (Temperature cycling)	IEC 60068-2-14 Na	Temperature range Number of cycles Dwell/transfer time	-40 to 100°C 1000 15 min/0-1 min
Cold (in operation)	IEC 60068-2-1 Ad	Temperature T <sub>A</sub> Duration	-45°C 72 h
Damp heat	IEC 60068-2-67 Cy	Temperature Humidity Duration	85°C 85 % RH 1000 hours
Dry heat	IEC 60068-2-2 Bd	Temperature Duration	125°C 1000 h
Electrostatic discharge susceptibility	IEC 61340-3-1, JESD 22-A114 IEC 61340-3-2, JESD 22-A115	Human body model (HBM) Machine Model (MM)	Class 2, 2000 V Class 3, 200 V
Immersion in cleaning solvents	IEC 60068-2-45 XA, method 2	Water Glycol ether	55°C 35°C
Mechanical shock	IEC 60068-2-27 Ea	Peak acceleration Duration	100 g 6 ms
Moisture reflow sensitivity <sup>1</sup>	J-STD-020C	Level 1 (SnPb-eutectic) Level 3 (Pb Free)	225°C 260°C
Operational life test	MIL-STD-202G, method 108A	Duration	1000 h
Resistance to soldering heat <sup>2</sup>	IEC 60068-2-20 Tb, method 1A	Solder temperature Duration	270°C 10-13 s
Robustness of terminations	IEC 60068-2-21 Test Ua1 IEC 60068-2-21 Test Ue1	Through hole mount products Surface mount products	All leads All leads
Solderability	IEC 60068-2-58 test Td <sup>1</sup>	Preconditioning Temperature, SnPb Eutectic Temperature, Pb-free	150°C dry bake 16 h 215°C 235°C
Coldonay	IEC 60068-2-20 test Ta <sup>2</sup>	Preconditioning Temperature, SnPb Eutectic Temperature, Pb-free	Steam ageing 235°C 245°C
Vibration, broad band random	IEC 60068-2-64 Fh, method 1	Frequency Spectral density Duration	10 to 500 Hz 0.07 g²/Hz 10 min in each direction

Notes

<sup>1</sup> Only for products intended for reflow soldering (surface mount products)

<sup>2</sup> Only for products intended for wave soldering (plated through hole products)

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Flex:

BMR4620002/001 BMR4621002/001 BMR4622002/001 BMR4614001/001