

	<u>'</u>	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	

Key Features

- 3A output current
- 3 -5.5V input voltage range
- Output voltages from 0.9V up to 3.6V
- Industry standard POLA[™] compatible 18.92 x 12.57 x 8.5 mm (0.745 x 0.495 x 0.335 in.)
- High efficiency, up to. 94%
- Auto $\mathsf{Track}^\mathsf{TM}$ sequencing pin
- More than 5.14 million hours MTBF

General Characteristics

- Operating temperature: -40°C to 85°C
- Output short-circuit protection
- Over temperature protection
- On/Off inhibit control
- Highly automated manufacturing ensures quality
- ISO 9001/14001 certified supplier



Safety Approvals



Pending

Design for Environment



RoHS compatible

Meets requirements in hightemperature lead-free soldering processes.

Contents

General Information Safety Specification Absolute Maximum Ratings		3
Product Program 0.9-3.6 V/3 A 1.0 V/3 A Electrical Specification 1.2 V/3 A Electrical Specification 1.5 V/3 A Electrical Specification 1.8 V/3 A Electrical Specification 2.5 V/3 A Electrical Specification 3.3 V/3 A Electrical Specification	Ordering No. PMD 4118O	11 17 23
EMC Specification Operating Information Thermal Consideration Connections Mechanical Information Soldering Information Delivery Information Product Qualification Specification		



	-	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	

General Information

Ordering Information

See Contents for individual product ordering numbers.

Option	Suffix	Ordering No.
Through hole pin	Р	PMD 41180 WP
SMD pin	S	PMD 41180 WS
SMD pin, leadfree reflow		
temperature capable	SR	PMD 41180 WSR

Reliability

The Mean Time Between Failure (MTBF) is calculated at full output power and an operating ambient temperature (T_A) of +40°C, which is a typical condition in Information and Communication Technology (ICT) equipment. Different methods could be used to calculate the predicted MTBF and failure rate which may give different results. Flex currently uses Telcordia SR332.

Predicted MTBF for the series is:

5.14 million hours according to Telcordia SR332, issue
 1, Black box technique.

Telcordia SR332 is a commonly used standard method intended for reliability calculations in ICT equipment. The parts count procedure used in this method was originally modelled on the methods from MIL-HDBK-217F, Reliability Predictions of Electronic Equipment. It assumes that no reliability data is available on the actual units and devices for which the predictions are to be made, i.e. all predictions are based on generic reliability parameters.

Compatibility with RoHS requirements

The products are compatible with the relevant clauses and requirements of the RoHS directive 2011/65/EU and have a maximum concentration value of 0.1% by weight in homogeneous materials for lead, mercury, hexavalent chromium, PBB and PBDE and of 0.01% by weight in homogeneous materials for cadmium.

Exemptions in the RoHS directive utilized in Flex products are found in the Statement of Compliance document.

Flex fulfills and will continuously fulfill all its obligations under regulation (EC) No 1907/2006 concerning the registration, evaluation, authorization and restriction of chemicals (REACH) as they enter into force and is through product materials declarations preparing for the obligations to communicate information on substances in the products.

Quality Statement

The products are designed and manufactured in an industrial environment where quality systems and methods like ISO 9000, 6σ (sigma), and SPC are intensively in use to boost the continuous improvements strategy. Infant mortality or early failures in the products are screened out and they are subjected to an ATE-based final test. Conservative design rules, design reviews and product qualifications, plus the high competence of an engaged work force, contribute to the high quality of our products.

Warranty

Warranty period and conditions are defined in Flex General Terms and Conditions of Sale.

Limitation of Liability

Flex does not make any other warranties, expressed or implied including any warranty of merchantability or fitness for a particular purpose

(including, but not limited to, use in life support applications, where malfunctions of product can cause injury to a person's health or life).

© Flex 2017

The information and specifications in this technical specification is believed to be correct at the time of publication. However, no liability is accepted for inaccuracies, printing errors or for any consequences thereof. Flex reserves the right to change the contents of this technical specification at any time without prior notice.



PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	

Safety Specification

General information

Ø\^¢ DC/DC converters and DC/DC regulators are designed in accordance with safety standards IEC/EN/UL60950, Safety of Information Technology Equipment.

IEC/EN/UL60950 contains requirements to prevent injury or damage due to the following hazards:

- Electrical shock
- Energy hazards
- Fire
- Mechanical and heat hazards
- Radiation hazards
- Chemical hazards

On-board DC-DC converters are defined as component power supplies. As components they cannot fully comply with the provisions of any Safety requirements without "Conditions of Acceptability". It is the responsibility of the installer to ensure that the final product housing these components complies with the requirements of all applicable Safety standards and Directives for the final product.

Component power supplies for general use should comply with the requirements in IEC60950, EN60950 and UL60950 "Safety of information technology equipment".

There are other more product related standards, e.g. IEEE802.3af "Ethernet LAN/MAN Data terminal equipment power", and ETS300132-2 "Power supply interface at the input to telecommunications equipment; part 2: DC", but all of these standards are based on IEC/EN/UL60950 with regards to safety.

 $\emptyset \land \phi$ DC/DC converters and DC/DC regulators are UL60950 recognized and certified in accordance with EN60950.

The flammability rating for all construction parts of the products meets requirements for V-0 class material according to IEC 60695-11-10.

The products should be installed in the end-use equipment, in accordance with the requirements of the ultimate application. Normally the output of the DC/DC converter is considered as SELV (Safety Extra Low Voltage) and the input source must be isolated by minimum Double or Reinforced Insulation from the primary circuit (AC mains) in accordance with IEC/EN/UL60950.

Non-isolated DC/DC regulators

The input voltage to the DC/DC regulator is SELV (Safety Extra Low Voltage) and the output remains SELV under normal and abnormal operating conditions.







PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
	© Flex	


Absolute Maximum Ratings

Chara	Characteristics				max	Unit
T_{amb}	T _{amb} Operating Temperature (see Thermal Consideration section)				85	°C
Ts	Storage temperature				125	°C
Vı	Input voltage		3.0	3.3/5.0	5.5 ⁽¹⁾	V
V _{inh} Inhibit On/Off pin voltage (see Operating Information section)		Positive logic option	V _I -0.5		Open	V
		Negative logic option	N/A		N/A	V

Stress in excess of Absolute Maximum Ratings may cause permanent damage. Absolute Maximum Ratings, sometimes referred to as no destruction limits, are normally tested with one parameter at a time exceeding the limits of Output data or Electrical Characteristics. If exposed to stress above these limits, function and performance may degrade in an unspecified manner.

Note 1: For input voltage between 3.0-4.4 V, the output adjust range is limited to 0.9- (v_I -1.1) V.

Fundamental Circuit Diagram





2.95



 V_{I}

PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	

3.0

1.0 V/3 A Electrical Specification

Input voltage range

PMD 41180

٧

5.5

 T_{ref} = -40 to +85°C, V_l = 3.0 to 5.5 V, R_{adj} = 84.5 kΩ, unless otherwise specified under Conditions. Typical values given at: T_{ref} = +25°C, V_l = 3.3/5.0 V, max I_O , unless otherwise specified under Conditions. Additional C_{in} = 47μF and C_{out} = 47μF. See Operating Information section for selection of capacitor types. Connect the sense pin, where available, to the output pin.

V_I = increasing

UVLO	Undervoltage lo	a alcanit	V ₁ = increasing		2.95	3	V
UVLO	Undervoitage id	OCKOUL	V _I = decreasing	2.7	2.8		7 V
Cı	Internal input ca	pacitance		22		μF	
Po	Output power			0		3.0	W
		V 00V	50 % of max I _O		81.8		
_	F#:-:	$V_1 = 3.3 \text{ V}$	max I ₀		74.2		0/
η	Efficiency	V 50V	50 % of max I ₀		82.1		- %
		$V_1 = 5.0 \text{ V}$	max I ₀		76.1		
Б	D Dii	·	$V_i = 3.3 \text{ V, max } I_O$		1.0		w
P_d	Power Dissipati	ion	V _I = 5.0 V, max I _O		0.9		7 vv
n	I		$I_{O} = 0, V_{I} = 3.3 \text{ V}$		70		\^/
P _{li}	Input idling pow	er	$I_{O} = 0, V_{I} = 5.0 \text{ V}$		100		mW
			V _i = 3.3 V (turned off with INHIBIT)		3.3		,,,
P _{inh}	Input standby po	ower	V _i = 5.0 V (turned off with INHIBIT)		5.0		mW
	0		$V_{I} = 3.3 \text{ V, max } I_{O}$		1.2		_
Is	Static Input curr	ent	$V_{I} = 5.0 \text{ V, max } I_{O}$		0.8		A
fs	Switching freque	ency	0-100 % of max I _O		700		kHz
							-1
V _{Oi}	Output voltage i accuracy	nitial setting and	$T_{ref} = +25^{\circ}C$, $V_{I} = 5.0 \text{ V}$, max I_{O}	0.980	1.000	1.020	V
	Output voltage t	olerance band	10-100 % of max I ₀	0.970		1.030	V
	1.02		I _O = 0, V _I = 3.3 V		1.003		
V_{O}	Idling voltage		$I_{O} = 0, V_{I} = 5.0 \text{ V}$		1.003		V
	Line regulation		max I _O		±1		mV
	Load regulation		V _I = 3.3/5.0 V, 0-100 % of max I _O		±5		mV
V_{tr}	Load transient voltage deviation		V_I = 3.3 V, Load step 50-100-50 % of max I_O , di/dt = 1 A/ μ s, see Note 1		±80		- mV
V tr			V_l = 5.0 V, Load step 50-100-50 % of max I_0 , di/dt = 1 A/ μ s, see Note 1		±60		- IIIV
+.	Load transient recovery time		V_l = 3.3 V, Load step 50-100-50 % of max I_o , di/dt = 1 A/ μ s, see Note 1		110		- μS
t _{tr}			V_l = 5.0 V, Load step 50-100-50 % of max I_0 , di/dt = 1 A/ μ s, see Note 1		90		- μ3
+	Ramp-up time		$V_1 = 3.3 \text{ V, max } I_0$		7.1		ms
t _r	(from 10–90 % of	V _{Oi})	$V_{I} = 5.0 \text{ V, max } I_{O}$		6.8		IIIS
t _s	Start-up time		$V_I = 3.3 \text{ V, max } I_O$		12.8		- ms
·s	(from V _I connection to 90 % of V _{Oi})		$V_I = 5.0 \text{ V, max } I_O$		12.5		1113



PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	

Chara	cteristics		Conditions	min	typ	max	Unit
Б		V ₁ = 3.3 V	Max I _O		50		μS
t _f	Ramp-down time	V ₁ = 3.3 V	I _O = 0.3 A		300		μS
	(from 90–10 % of V _{Oi})	V _I = 5.0 V	Max I ₀		80		μS
	OI Voi)	$V_1 = 5.0 \text{ V}$	I _O = 0.3 A		300		μS
	INHIBIT start-u	n timo	$V_I = 3.3 \text{ V, Max } I_O$		18.3		ms
	INTIIDIT Start-u	p time	$V_I = 5.0 \text{ V, Max } I_O$		16.9		1115
_	INHIBIT	V ₁ = 3.3 V	Max I ₀		120		μS
T _{inh}	shutdown fall time	V ₁ = 3.5 V	I _O = 0.3 A		140		μS
	(From INHIBIT	V - 5 0 V	Max I ₀		140		μS
	off to 10 % of V _o)	off to 10 % of $V_1 = 5.0 \text{ V}$ $I_0 = 0.3 \text{ A}$	160		μS		
Io	Output current			0		3	Α
I _{lim}	Current limit thr	eshold	T _{ref} < max T _{ref,}		7		Α
V _{Oac}	Output ripple &	noise	See ripple & noise section, max I _O , V _{Oi}		10		mVp-p

Note 1: Output filter according to Ripple & Noise section




	•	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


1.0 V/3 A Typical Characteristics (V_i = 3.0-3.3 V)

PMD 4118O


Efficiency




Power Dissipation



Output Current Derating








PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


1.0 V/3 A Typical Characteristics (V_i = 5.0-5.5 V)

PMD 4118O


Efficiency




Power Dissipation



Output Current Derating





1/ 28701- BMR 652	Rev. A	November 2017

PMD 4000 series PoL Regulators Input 3.0-5.5 V, Output 3 A / 10.8 W


© Flex

1.0 V/3 A Typical Characteristics (V_I = 3.3 V)


PMD 4118O

9


Start-up




Shut-down



Output Ripple & Noise








	•	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


1.0 V/3 A Typical Characteristics (V_I = 5.0 V)

PMD 41180


Start-up




Shut-down



Output Ripple & Noise









PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	

1.2 V/3 A Electrical Specification

PMD 4118O

 T_{ref} = -40 to +85°C, V_l = 3.0 to 5.5 V, R_{adj} = 26.1 kΩ, unless otherwise specified under Conditions. Typical values given at: T_{ref} = +25°C, V_l = 3.3/5.0 V, max I_O , unless otherwise specified under Conditions. Additional C_{in} = 47μF and C_{out} = 47μF. See Operating Information section for selection of capacitor types. Connect the sense pin, where available, to the output pin.

					-71-			
Vı	Input voltage rar	nge		3.0		5.5	V	
11/// 0	l la demielta de la	alsa ut	V _I = increasing		2.95	3	V	
UVLO	Undervoltage lo	CKOUL	V _I = decreasing	2.7	2.8] v	
Cı	Internal input capacitance				22		μF	
Po	Output power			0		3.6	W	
	,	V ₁ = 3.3 V	50 % of max I _O		84.2			
_		V ₁ = 3.3 V	max I _O		77.4		%	
η	Efficiency	V _I = 5.0 V	50 % of max I _O		84.1		70	
		V ₁ = 5.0 V	max I ₀		79.0			
D	Power Dissipati	on	$V_I = 3.3 \text{ V, max } I_O$		1.1		w	
P_d	Power Dissipati	on	V _I = 5.0 V, max I _O		1.0		- vv	
D	Input idling now	Or	$I_{O} = 0, V_{I} = 3.3 \text{ V}$		75		m\\/	
P _{li}	Input idling pow	er	$I_{O} = 0, V_{I} = 5.0 \text{ V}$		120		- mW	
<u> </u>	l		V _I = 3.3 V (turned off with INHIBIT)		3.3		\4/	
P _{inh}	Input standby power		V _I = 5.0 V (turned off with INHIBIT)		5.0		mW	
	Static Input current		$V_I = 3.3 \text{ V, max } I_O$		1.4		_	
I _S			$V_{I} = 5.0 \text{ V, max } I_{O}$		0.9		A	
fs	Switching freque	ency	0-100 % of max I ₀		700		kHz	
	•		,					
Voi	Output voltage i accuracy	nitial setting and	$T_{ref} = +25^{\circ}C$, $V_{I} = 5.0 \text{ V}$, max I_{O}	1.176	1.200	1.224	V	
	Output voltage t	olerance band	10-100 % of max I ₀	1.164		1.236	V	
	I allia a Ika a		$I_{O} = 0, V_{I} = 3.3 \text{ V}$		1.206			
V_{O}	Idling voltage		$I_{O} = 0, V_{I} = 5.0 \text{ V}$		1.206		V	
	Line regulation		max I _O		±1		mV	
	Load regulation		$V_i = 3.3/5.0 \text{ V}, 0-100 \% \text{ of max } I_O$		±5		mV	
V _{tr}	Load transient		V_I = 3.3 V, Load step 50-100-50 % of max I_O , di/dt = 1 A/ μ s, see Note 1		±85		mV	
V _{tr}	voltage deviation		V_l = 5.0 V, Load step 50-100-50 % of max I_O , di/dt = 1 A/ μ s, see Note 1		±60		- 1110	
+.			V_l = 3.3 V, Load step 50-100-50 % of max I_0 , di/dt = 1 A/ μ s, see Note 1		120		- μS	
t _{tr} Load t	Load transient re	Load transient recovery time	V_l = 5.0 V, Load step 50-100-50 % of max I_o , di/dt = 1 A/ μ s, see Note 1		110		- μο	
t _r	Ramp-up time		$V_1 = 3.3 \text{ V, max } I_0$		7.0		ms	
ن ا	(from 10–90 % of '	V _{Oi})	$V_1 = 5.0 \text{ V, max } I_0$		6.7		1113	
t _s	Start-up time		$V_1 = 3.3 \text{ V, max } I_0$		12.6		ms	
-9	(from V_{l} connection to 90 % of V_{Oi})		$V_1 = 5.0 \text{ V, max } I_0$		12.5			



 PMD 4000 series PoL Regulators
 1/ 28701- BMR 652 Rev. A
 November 2017

 Input 3.0-5.5 V, Output 3 A / 10.8 W
 © Flex

Chara	cteristics		Conditions	min	typ	max	Unit	
	Danier danie	V ₁ = 3.3 V	Max I _O		50		μS	
t _f	Ramp-down time	V ₁ = 3.3 V	I _O = 0.3 A		340		μS	
	(from 90–10 % of V _{Oi})	V _I = 5.0 V	Max I ₀		60		μS	
	OI Voi)	$V_1 = 5.0 \text{ V}$	I _O = 0.3 A		350		μS	
	INILIDIT atort u	n time	V _I = 3.3 V, Max I _O		18.4		- ms	
	INHIBIT start-u	p ume	$V_I = 5.0 \text{ V, Max } I_O$		16.9			
_	INHIBIT	V ₁ = 3.3 V	Max I _O		100		μS	
T _{inh}	shutdown fall time	nataowii ian	I _O = 0.3 A		130		μS	
	(From INHIBIT	V _I = 5.0 V	Max I ₀		160		μS	
	off to 10 % of V _o)	V ₁ = 5.0 V	I _O = 0.3 A		180		μS	
Io	Output current	1		0		3	Α	
I _{lim}	Current limit thr	eshold	T _{ref} < max T _{ref} ,		7		Α	
V _{Oac}	Output ripple & noise		See ripple & noise section, max I _O , V _{Oi}		10		mVp-p	

Note 1: Output filter according to Ripple & Noise section

flex




	· · · · · · · · · · · · · · · · · · ·	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


1.2 V/3 A Typical Characteristics (V_i = 3.0-3.3 V)

PMD 4118O


Efficiency




Power Dissipation



Output Current Derating








	•	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


1.2 V/3 A Typical Characteristics (V_i = 5.0-5.5 V)

PMD 4118O


Efficiency




Power Dissipation



Output Current Derating










PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


1.2 V/3 A Typical Characteristics (V_I = 3.3 V)

PMD 41180


Start-up




Shut-down



Output Ripple & Noise








	•	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


1.2 V/3 A Typical Characteristics (V_I = 5.0 V)

PMD 41180







Shut-down



Output Ripple & Noise



Output voltage ripple (5 mV/div.) at: $T_{ref} = +25^{\circ}C$, $I_{O} = 3$ A resistive load, $V_{I} = 5.0$ V. Time scale: 2 μ s/div.







PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	

1.5 V/3 A Electrical Specification

PMD 41180

 T_{ref} = -40 to +85°C, V_l = 3.0 to 5.5 V, R_{adj} = 11.5 kΩ, unless otherwise specified under Conditions. Typical values given at: T_{ref} = +25°C, V_l = 3.3/5.0 V, max I_O , unless otherwise specified under Conditions. Additional C_{in} = 47μF and C_{out} = 47μF. See Operating Information section for selection of capacitor types. Connect the sense pin, where available, to the output pin.

Charac	teristics		Conditions	min	ιγρ	max	Unit
Vı	Input voltage rar	nge		3.0		5.5	V
10/10	I lodowaltowallockout		V _I = increasing		2.95	3	.,
UVLO	Undervoltage lo	ockout	V _I = decreasing	2.7	2.8		- V
Cı	Internal input capacitance				22		μF
Po	Output power			0		4.5	W
			50 % of max I _o		86.9		
	F.C	$V_1 = 3.3 \text{ V}$	max I _O		81.0		0/
η	Efficiency		50 % of max I _o		86.2		- %
		$V_1 = 5.0 \text{ V}$	max I _O		82.2		
_	5 5	L	$V_1 = 3.3 \text{ V, max } I_0$		1.1		1
P_d	Power Dissipati	on	$V_1 = 5.0 \text{ V, max } I_0$		1.0		W
_			$I_0 = 0, V_1 = 3.3 \text{ V}$		80		
P _{li}	Input idling pow	er	$I_0 = 0, V_1 = 5.0 \text{ V}$		130		mW
			$V_{l} = 3.3 \text{ V (turned off with INHIBIT)}$		3.3		
P _{inh}	Input standby power		$V_{l} = 5.0 \text{ V (turned off with INHIBIT)}$		5.0		mW
			$V_1 = 3.3 \text{ V, max } I_0$		1.7		
Is	Static Input current		$V_1 = 5.0 \text{ V, max } I_0$		1.1		A
f _s	Switching frequency		0-100 % of max I _O		700		kHz
-5			0 100 /0 01 max 10				
V _{Oi}	Output voltage is accuracy	nitial setting and	$T_{ref} = +25$ °C, $V_{I} = 5.0 \text{ V, max } I_{O}$	1.470	1.500	1.530	V
	Output voltage tolerance band		10-100 % of max I _O	1.455		1.545	V
			$I_{O} = 0, V_{I} = 3.3 \text{ V}$		1.507		
Vo	Idling voltage		$I_{O} = 0, V_{I} = 5.0 \text{ V}$		1.507		V
	Line regulation		max I _O		±1		mV
	Load regulation		$V_1 = 3.3/5.0 \text{ V}, 0-100 \% \text{ of max } I_0$		±5		mV
V _{tr}	Load transient voltage deviation		V_I = 3.3 V, Load step 50-100-50 % of max I_O , di/dt = 1 A/ μ s, see Note 1		±100		mV
v _{tr}			V_{l} = 5.0 V, Load step 50-100-50 % of max I_{0} , di/dt = 1 A/ μ s, see Note 1		±90		
t.	Load transient re	ecovery time	V_i = 3.3 V, Load step 50-100-50 % of max I_o , di/dt = 1 A/ μ s, see Note 1		120		μS
t _{tr} Load transient			V_{l} = 5.0 V, Load step 50-100-50 % of max I_{0} , di/dt = 1 A/ μ s, see Note 1		110		μο
t _r	Ramp-up time		$V_1 = 3.3 \text{ V, max } I_0$		7.1		ms
- r	(from 10–90 % of '	V _{Oi})	$V_I = 5.0 \text{ V, max } I_O$		6.8		1113
t _s	Start-up time		$V_I = 3.3 \text{ V, max } I_O$		12.7		ms
- 8	(from V _I connection	n to 90 % of V _{oi})	$V_I = 5.0 \text{ V, max } I_O$		12.4		""



November 2017

Technical Specification

 PMD 4000 series PoL Regulators
 1/ 28701- BMR 652 Rev. A

 Input 3.0-5.5 V, Output 3 A / 10.8 W
 © Flex

Chara	cteristics		Conditions	min	typ	max	Unit	
	Damen dayun	V ₁ = 3.3 V	Max I _O		60		μS	
t _f	Ramp-down time	V ₁ = 3.3 V	I _O = 0.3 A		430		μS	
	(from 90–10 %	V _I = 5.0 V	Max I ₀		60		μS	
	of V_{Oi} $V_{I} =$		I _O = 0.3 A		430		μS	
	INHIBIT start-up time		$V_I = 3.3 \text{ V, Max } I_O$		18.4		ms	
	INTIIDIT Start-u	p time	$V_I = 5.0 \text{ V}, \text{ Max } I_O$		17.4		1115	
_	INHIBIT	V ₁ = 3.3 V	Max I _O		140		μS	
T _{inh}	shutdown fall time	sinatao wii ian	I _O = 0.3 A		160		μS	
	(From INHIBIT	V _I = 5.0 V	Max I _O		160		μS	
	off to 10 % of V _O)	V ₁ = 5.0 V	I _O = 0.3 A		180		μS	
Io	Output current			0		3	Α	
I _{lim}	Current limit thre	eshold	T _{ref} < max T _{ref} ,		7		Α	
V _{Oac}	Output ripple &	noise	See ripple & noise section, max I _O , V _{Oi}		10		mVp-p	

Note 1: Output filter according to Ripple & Noise section

flex




	•	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


1.5 V/3 A Typical Characteristics (V_i = 3.0-3.3 V)

PMD 4118O


Efficiency




Power Dissipation



Output Current Derating








	· · · · · · · · · · · · · · · · · · ·	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


1.5 V/3 A Typical Characteristics (V_i = 5.0-5.5 V)

PMD 4118O


Efficiency




Power Dissipation



Output Current Derating








	•	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


1.5 V/3 A Typical Characteristics (V_I = 3.3 V)

PMD 41180


Start-up




Shut-down



Output Ripple & Noise









	•	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


1.5 V/3 A Typical Characteristics (V_I = 5.0 V)


PMD 41180





Output Ripple & Noise









PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	

1.8 V/3 A Electrical Specification

PMD 41180

 T_{ref} = -40 to +85°C, V_l = 3.0 to 5.5 V, R_{adj} = 6.65 kΩ, unless otherwise specified under Conditions. Typical values given at: T_{ref} = +25°C, V_l = 3.3/5.0 V, max I_O , unless otherwise specified under Conditions. Additional C_{in} = 47μF and C_{out} = 47μF. See Operating Information section for selection of capacitor types. Connect the sense pin, where available, to the output pin.

Vı	Input voltage rar	nge		3.0		5.5	V	
UVLO	Undervoltage lockout		V _I = increasing		2.95	3	V	
UVLO			V _I = decreasing	2.7	2.8		7 v	
Cı	Internal input ca	al input capacitance 22		μF				
Po	Output power			0	5.4		W	
		.,	50 % of max I _O		88.8			
		$V_1 = 3.3 \text{ V}$	max I _O		83.6			
η	Efficiency		50 % of max I ₀		87.8		- %	
		$V_1 = 5.0 \text{ V}$	max I ₀		84.5			
P_d	Danier Diaginati		V _I = 3.3 V, max I _O		1.1		10/	
	Power Dissipati	on	V _I = 5.0 V, max I _O		1.0		W	
	1		$I_0 = 0, V_1 = 3.3 \text{ V}$		85		10/	
P _{li}	Input idling pow	er	I _O = 0, V _I = 5.0 V		150		mW	
	land to the		$V_1 = 3.3 \text{ V (turned off with INHIBIT)}$		3.3		147	
P _{inh}	Input standby po	ower	V _I = 5.0 V (turned off with INHIBIT)		5.0		mW	
	0		V _I = 3.3 V, max I _O		2.0			
Is	Static Input curr	ent	V _I = 5.0 V, max I _O		1.3		A	
fs	Switching frequency		0-100 % of max I _O		700		kHz	
V _{Oi}	Output voltage in accuracy	nitial setting and	$T_{ref} = +25^{\circ}C$, $V_{I} = 5.0 \text{ V}$, max I_{O}	1.764	1.800	1.836	V	
	Output voltage t	olerance band	10-100 % of max I _o	1.746		1.854	V	
	1.11: 11		$I_{O} = 0, V_{I} = 3.3 \text{ V}$		1.804		.,	
Vo	Idling voltage		$I_{O} = 0, V_{I} = 5.0 \text{ V}$		1.804		V	
	Line regulation		max I ₀		±1		mV	
	Load regulation		$V_1 = 3.3/5.0 \text{ V}, 0-100 \% \text{ of max } I_0$		±5		mV	
V_{tr}	Load transient		V_I = 3.3 V, Load step 50-100-50 % of max I_O , di/dt = 1 A/ μ s, see Note 1		±100		m\/	
v _{tr}	voltage deviation	1	V_{l} = 5.0 V, Load step 50-100-50 % of max I_{0} , di/dt = 1 A/ μ s, see Note 1		±70		- mV	
t _{tr}	Load transient re	ecovery time	V_{l} = 3.3 V, Load step 50-100-50 % of max I_{O} , di/dt = 1 A/ μ s, see Note 1		120		- μS	
-(1	Load transient recovery time		V_{l} = 5.0 V, Load step 50-100-50 % of max I_{0} , di/dt = 1 A/ μ s, see Note 1		100		μΟ	
t _r	Ramp-up time		$V_i = 3.3 \text{ V, max } I_O$		7.1		ms	
-1	(from 10–90 % of '	V _{Oi})	$V_I = 5.0 \text{ V, max } I_O$		6.8		ms	
t _s	Start-up time		$V_1 = 3.3 \text{ V, max } I_0$		12.6		ms	
-	(from V_{l} connection to 90 % of V_{Ol})		$V_1 = 5.0 \text{ V, max } I_0$		12.4		1110	



PMD 4000 series PoL Regulators Input 3.0-5.5 V, Output 3 A / 10.8 W

1/ 28701- BMR 652 Rev. A November 2017 © Flex

Chara	Characteristics		Conditions	min	typ	max	Unit	
	Damen dayun	o-down V ₁ = 3.3 V	Max I _O		60			
t _f	time		I _O = 0.3 A		500		μS	
	(from 90–10 %	V = 5 0 V	Max I ₀		60		μS	
	of V_{Oi}) $V_1 = 5.0 \text{ V}$		I _O = 0.3 A		500		μS	
	INHIBIT start-up time		V _I = 3.3 V, Max I _O	18.2			ms	
	iivi iibii start-u	p time	$V_I = 5.0 \text{ V, Max } I_O$		16.9			
_	INHIBIT	V ₁ = 3.3 V	Max I ₀		130		μS	
T _{inh}	shutdown fall V _I = 3.3 V		I _O = 0.3 A	140			μS	
	(From INHIBIT	V _I = 5.0 V	Max I _O	150			μS	
	off to 10 % of $V_{\rm O}$)	$V_1 = 5.0 \text{ V}$	I _O = 0.3 A		180		μS	
Io	Output current	•		0		3	Α	
I _{lim}	Current limit thr	eshold	T _{ref} < max T _{ref,}		7		Α	
V _{Oac}	Output ripple &	noise	See ripple & noise section, max I _O , V _{Oi}		10		mVp-p	

Note 1: Output filter according to Ripple & Noise section

flex




PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
	© Flex	


1.8 V/3 A Typical Characteristics (V_i = 3.0-3.3 V)

PMD 4118O


Efficiency




Power Dissipation



Output Current Derating








	· · · · · · · · · · · · · · · · · · ·	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


1.8 V/3 A Typical Characteristics (V_i = 5.0-5.5 V)

PMD 4118O


Efficiency




Power Dissipation



Output Current Derating










	· · · · · · · · · · · · · · · · · · ·	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


1.8 V/3 A Typical Characteristics (V_I = 3.3 V)

PMD 41180


Start-up




Shut-down



Output Ripple & Noise









PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


1.8 V/3 A Typical Characteristics (V_I = 5.0 V)


PMD 41180





Output Ripple & Noise





TBD



 V_{l}

PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A November 2017		
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex		

4.5

2.5 V/3 A Electrical Specification

Input voltage range

PMD 41180

٧

5.5

TBD

 T_{ref} = -40 to +85°C, V_{l} = 4.5 to 5.5 V, R_{adj} = 2.32 kΩ, unless otherwise specified under Conditions. Typical values given at: T_{ref} = +25°C, V_{l} = 5.0 V, max I_{O} , unless otherwise specified under Conditions. Additional C_{in} = 47μF and C_{out} = 47μF. See Operating Information section for selection of capacitor types. Connect the sense pin, where available, to the output pin.

 V_{I} = increasing

UVLO	Lindon oltono lo alcant	V _I = increasing		TBD	TBD	V
UVLO	Undervoltage lockout	V _I = decreasing	TBD TBD		7 V	
Cı	Internal input capacitance			22		μF
Po	Output power		0		7.5	W
n	Efficiency	50 % of max I _O		90.5		%
η	Efficiency	max I _O		88.2		70
P _d	Power Dissipation	max I _O		1.0		W
P _{li}	Input idling power	$I_{O} = 0, V_{I} = 5.0 \text{ V}$		170		mW
P _{inh}	Input standby power	V _I = 5.0 V (turned off with INHIBIT)		5.0		mW
Is	Static Input current	$V_I = 5.0 \text{ V, max } I_O$		1.7		Α
f _s	Switching frequency	0-100 % of max I ₀		700		kHz
						•
V _{Oi}	Output voltage initial setting and accuracy	$T_{ref} = +25^{\circ}C, V_{I} = 5.0 \text{ V, max } I_{O}$	2.450	2.500	2.550	V
	Output voltage tolerance band	10-100 % of max I _o	2.425		2.575	V
\/	Idling voltage	I _O = 0		2.506		V
V_{O}	Line regulation	max I _O		±1		mV
	Load regulation	$V_{I} = 5.0 \text{ V}, 0-100 \% \text{ of max } I_{O}$	±5		mV	
V_{tr}	Load transient voltage deviation	V _I = 5.0 V, Load step 50-100-50 % of max I _O , di/dt = 1 A/μs,		±70		mV
t _{tr}	Load transient recovery time	see Note 1		100		μs
t _r	Ramp-up time (from 10-90 % of V _{OI})	max I ₀		7.0		ms
t _s	Start-up time (from V _i connection to 90% of V _{Oi})	max io		12.3		ms
t _f	Ramp-down time	Max I _O		60		μs
4	(from 90–10 % of V _{oi})	$I_{\rm O} = 0.3 \text{ A}$		420		μs
	INHIBIT start-up time	Max I _O	16.9		ms	
t_{lnh}	INHIBIT shutdown fall time	Max I _O		170		μs
	(From INHIBIT off to 10% of V _o)	$I_{\rm O} = 0.3 \text{ A}$		200		μs
Io	Output current		0		3	А
I _{lim}	Current limit threshold	T _{ref} < max T _{ref,}	7		А	
V _{Oac}	Output ripple & noise	See ripple & noise section, max I _o , V _{oi}		10		mVp-p

Note 1: Output filter according to Ripple & Noise section

 $\max I_0, V_{0i}$




	· · · · · · · · · · · · · · · · · · ·	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


2.5 V/3 A Typical Characteristics (V_i = 4.5-5.5 V)

PMD 4118O


Efficiency




Power Dissipation



Output Current Derating








PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


2.5 V/3 A Typical Characteristics ($V_1 = 5.0 \text{ V}$)

PMD 41180


Start-up




Shut-down



Output Ripple & Noise







 V_{l}

PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	

4.5

3.3 V/3 A Electrical Specification

Input voltage range

PMD 41180

٧

5.5

 T_{ref} = -40 to +85°C, V_{l} = 4.5 to 5.5 V, R_{adj} = 475 Ω , unless otherwise specified under Conditions. Typical values given at: T_{ref} = +25°C, V_{l} = 5.0 V, max I_{O} , unless otherwise specified under Conditions. Additional C_{in} = 47 μ F and C_{out} = 47 μ F. See Operating Information section for selection of capacitor types. Connect the sense pin, where available, to the output pin.

UVLO	Undervoltage lockout	V _I = increasing		TBD	TBD	V
UVLO	Ondervoltage lockout	V _I = decreasing	TBD	TBD		7
Cı	Internal input capacitance			22		μF
Po	Output power		0		9.9	W
n	Efficiency	50 % of max I _O		93.2		%
η	Linciency	max I _O		90.9		70
P_d	Power Dissipation	max I _O		1.0		W
P _{ii}	Input idling power	$I_{O} = 0, V_{I} = 5.0 \text{ V}$		160		mW
P _{inh}	Input standby power	V _I = 5.0 V (turned off with INHIBIT)		5.0		mW
Is	Static Input current	$V_I = 5.0 \text{ V, max } I_O$		2.2		Α
fs	Switching frequency	0-100 % of max I _o		700		kHz
V _{Oi}	Output voltage initial setting and accuracy	$T_{ref} = +25^{\circ}C, V_{l} = 5.0 \text{ V, max } I_{O}$	3.234	3.300	3.366	V
	Output voltage tolerance band	10-100 % of max I ₀	3.201		3.399	V
.,	Idling voltage	I _O = 0		3.300		V
V _o	Line regulation	max I _O	±1			mV
	Load regulation	$V_{I} = 5.0 \text{ V}, 0-100 \% \text{ of max } I_{O}$		±5		mV
V_{tr}	Load transient voltage deviation	V _I = 5.0 V, Load step 50-100-50 % of max I _O , di/dt = 1 A/μs,	±75			mV
t _{tr}	Load transient recovery time	see Note 1		100		μs
t _r	Ramp-up time (from 10-90 % of V _{oi})	max I ₀		7.0		ms
t _s	Start-up time (from V _I connection to 90% of V _{OI})	IIIdA IO		12.2		ms
t _f	Ramp-down time	Max I _O		70		μs
^L f	(from 90–10 % of V _{oi})	I _O = 0.3 A		540		μs
	INHIBIT start-up time	Max I _O		17.2		ms
t _{Inh}	INHIBIT shutdown fall time	Max I _O		170		μs
	(From INHIBIT off to 10% of V _o)	I _O = 0.3 A		300		μs
Io	Output current		0		3	Α
I _{lim}	Current limit threshold	T _{ref} < max T _{ref,}		7		Α
V _{Oac}	Output ripple & noise	See ripple & noise section,		10		mVp-p

Note 1: Output filter according to Ripple & Noise section

 $\max\, I_{\rm O},\, V_{\rm Oi}$

Output ripple & noise




	· · · · · · · · · · · · · · · · · · ·	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


3.3 V/3 A Typical Characteristics (V_i = 4.5-5.5 V)

PMD 4118O


Efficiency




Power Dissipation



Output Current Derating








	<u> </u>	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


3.3 V/3 A Typical Characteristics ($V_1 = 5.0 \text{ V}$)

PMD 41180







Shut-down



Output Ripple & Noise








PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


EMC Specification

Conducted EMI measured according to test set-up. The fundamental switching frequency is 700 kHz for PMD 41180 @ V_I = 3.3V or 5 V, max I_O .

Conducted EMI Input terminal value (typ)



EMI without filter



Test set-up

Layout recommendation


The radiated EMI performance of the POL regulator will depend on the PCB layout and ground layer design. It is also important to consider the stand-off of the POL regulator.

If a ground layer is used, it should be connected to the output of the POL regulator and the equipment ground or chassis.

A ground layer will increase the stray capacitance in the PCB and improve the high frequency EMC performance.

Output ripple and noise

Output ripple and noise measured according to figure below. See Design Note 022 for detailed information.



Output ripple and noise test setup

Operating information

Extended information for POLA products is found in Application Note POLA (AN205).

Input Voltage


The input voltage range 3.0 to 5.5 Vdc makes the product easy to use in intermediate bus applications when powered by a regulated 3.3 V or 5 V bus converter. The PMD product family is also available with 12 $V_{\rm in}$.

Turn on/off Input Voltage

The POL regulators monitor the input voltage and will turn on and turn off at predetermined levels.

The typical hysteresis between turn on and turn off input voltage is 0.3 V.

Inhibit Control (INH)



The products are equipped with a Inhibit control function referenced to the primary negative input connection (- In), positive logic. The INHIBIT function allows the regulator to be turned on/off by an external device like a semiconductor or mechanical switch.

The regulator will turn on when the input voltage is applied with the INHIBIT pin open. Turn off is achieved by connecting the INHIBIT pin to the - In. To ensure safe turn off, the voltage difference between INHIBIT pin and the - In pin shall be less than 0.5V. The regulator will restart automatically when this connection is opened.



PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	

External Capacitors

Input capacitors:

The recommended input capacitors are determined by the 47 μ F minimum capacitance and 200 mArms minimum ripple current rating.

Output capacitors (optional):

The recommended output capacitance of 47 μ F will allow the module to meet its transient response specification as defined in the electrical specification.

When using one or more non-ceramic capacitors, the calculated equivalent ESR should be no lower than 4 m Ω (7m Ω using the manufacturer's maximum ESR for a single capacitor).

Input And Output Impedance

The impedance of both the input source and the load will interact with the impedance of the POL regulator. It is important that the input source has low characteristic impedance. The regulators are designed for stable operation without external capacitors connected to the input or output. The performance in some applications can be enhanced by addition of external capacitance as described under External Decoupling Capacitors. If the input voltage source contains significant inductance, the addition of a 100 μF capacitor across the input of the POL regulator will ensure stable operation. The capacitor is not required when powering the POL regulator from an input source with an inductance below 10 μH .

External Decoupling Capacitors

When powering loads with significant dynamic current requirements, the voltage regulation at the point of load can be improved by addition of decoupling capacitors at the load. The most effective technique is to locate low ESR ceramic and electrolytic capacitors as close to the load as possible, using several parallel capacitors to lower the effective ESR. The ceramic capacitors will handle high-frequency dynamic load changes while the electrolytic capacitors are used to handle low frequency dynamic load changes. Ceramic capacitors will also reduce any high frequency noise at the load.

It is equally important to use low resistance and low inductance PCB layouts and cabling.

External decoupling capacitors will become part of the control loop of the POL regulator and may affect the stability margins. As a "rule of thumb", 100 $\mu\text{F/A}$ of output current can be added without any additional analysis. The ESR of the capacitors is a very important parameter. Power Modules guarantee stable operation with a verified ESR value of >10 $\,$ m Ω across the output connections.


For further information please contact your local Flex representative.

Output Voltage Adjust (Vadi)

The output voltage can be set by means of an external resistor, connected to the V_{adj} pin. Nominal output voltage 0.9 V is set by leaving the V_{adj} pin open. Adjustment can only be made to increase the output voltage setting.

To increase the voltage a resistor should be connected between the V_{adj} pin and GND pin. The resistor value of the Output voltage adjust function can be calculated according to the following formula.

 R_{SET} = 10 k Ω × 0.891 V/(Vo- 0.9 V) – 3.24 k Ω



Parallel Operation

Two POL regulators may be paralleled for redundancy if the total power is equal or less than P_0 max. It is not recommended to parallel the POL regulators without using external current sharing circuits.

Over Current Protection (OCP)

The POL regulators include current limiting circuitry for protection at continuous overload.

The output voltage will decrease towards zero for output currents in excess of the over-current threshold. The regulator will resume normal operation after removal of the overload. The load distribution should be designed for the maximum output short circuit current specified. The current limit operation is a "hick up" mode current limit.

Soft-start Power Up

From the moment a valid input voltage is applied, the softstart control introduces a short time-delay (typically less than 5 ms) before allowing the output voltage to rise.

The initial rise in input current when the input voltage first starts to rise is the charge current drawn by the input capacitors. Power-up is complete within 25 ms.



PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	

Auto-Track™ Function

The AutoTrack function is designed so that 2 or more POL regulators can track each others output voltage tightly together. This can be accomplished by connection the AutoTrack pin to the output of another POL regulator or by feeding an external voltage ramp on the pin. The AutoTrack will automatically track any external voltage that is applied within the given rules in Application Note POLA (AN205).

Thermal Consideration

General

The POL regulators are designed to operate in different thermal environments and sufficient cooling must be provided to ensure reliable operation.

Cooling is achieved mainly by conduction, from the pins to the host board, and convection, which is dependant on the airflow across the regulator. Increased airflow enhances the cooling of the POL regulator.

The Output Current Derating graph found in the Output section for each model provides the available output current vs. ambient air temperature and air velocity at $V_{in} = 3.3 \text{ V}$.


The POL regulator is tested on a 254 x 254 mm, $35 \mu m$ (1 oz), 8-layer test board mounted vertically in a wind tunnel with a cross-section of 305 x 305 mm.

Proper cooling of the POL regulator can be verified by measuring the temperature at positions P1, P2 and P3. The temperature at these positions should not exceed the max values provided in the table below.

Note that the max value is the absolute maximum rating (non destruction) and that the electrical Output data is guaranteed up to T_{amb} +85°C.

See Design Note 019 for further information.

Position	Device	Designation	max value
P ₁	Pcb		TBD
P ₂	Controller	T _{ref}	TBD
P ₃	Inductor		TBD





PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
	© Flex	

Thermal Consideration continued


Definition of reference temperature (T_{ref})

The reference temperature is used to monitor the temperature limits of the product. Temperatures above maximum T_{ref} are not allowed and may cause degradation or permanent damage to the product. T_{ref} is also used to define the temperature range for normal operating conditions. T_{ref} is defined by the design and used to guarantee safety margins, proper operation and high reliability of the module.

Ambient Temperature Calculation

TBD

Connections





Pin	Designation	Function
1	GND	Common ground connection for the V _{in} and V _{out} power connections.
2	Track	This is an analog control input that enables the output voltage to follow an external voltage.
3	V _{in}	The positive input voltage power node to the module.
4	Inhibit	Applying a low-level ground signal to this input disables the module's output.
5	V _o Adjust	A 0.1 W 1% resistor must be directly connected between this pin and pin 1(GND) to set the output voltage.
6	V _{out}	The regulated positive power output with respect to the GND node.



PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	

Mechanical Information (Surface mount version)





NOTES:

- A. All linear dimensions are mm [inch].
- B. This drawing is subject to change without notice.
- C. 1 place decimals are ± 0.75 [± 0.030]
- D. 2 place decimals are ± 0.25 [± 0.010]
- E. Power pin connection should utilize two or more vias to the interior power plane of \$0.63 [0.025] per input ground and output pin (or the electrical equivalent).
- F. Paster screen opening: \$\phi 2.03 [0.080] to \$\phi 2.16 [0.085]. Paster screen thickness: 0.15 [0.006].
- G. Pad type: solder mask defined.
- H. All pins: Material Copper Alloy

Plating - 104m Tin over 44m Nickel Solder Ball - Black collar 63Sn/37Pb, Blue collar 96.5Sn/3.0Ag/0.5Cu.

I. Dimension prior to reflow solder.


MECHANICAL DATA FOR THE PMD DC/DC REGULATOR Weight: 2.6 $\,\mathrm{g}$

Use recommended footprint and solder recommendations together with solder reflow recommendations to ensure a reliable interconnection



	<u>'</u>	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	

Mechanical Information (Through hole mount version)



NOTES:

- A. All linear dimensions are mm [inch].
- B. This drawing is subject to change without notice.
- C. 1 place decimals are ± 0.75 [± 0.030]
- D. 2 place decimals are ± 0.25 [± 0.010]
- E. Pins are \emptyset 1.02 [0.040] with \emptyset 1.78 [0.070] stand-off shoulders.
- F. All pins: Material Copper Alloy
 Plating 104m Tin over 44m Nickel

MECHANICAL DATA FOR THE PMD DC/DC REGULATOR Weight: 2.6 g

Use recommended footprint and solder recommendations together with solder reflow recommendations to ensure a reliable interconnection.



	•	
PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


Soldering Information - Surface mounting

The surface mount version of the product is intended for convection or vapor phase reflow Pb-free processes. To achieve a good and reliable soldering result, make sure to follow the recommendations from the solder paste supplier, to use state-of-the-art reflow equipment and reflow profiling techniques as well as the following guidelines.

A no-clean flux is recommended to avoid entrapment of cleaning fluids in cavities inside of the DC/DC regulator. The cleaning residues may affect long time reliability and isolation voltage.

Minimum pin temperature recommendations

Pin number 5 and 6 is chosen as reference location for the minimum pin temperature recommendations since this will be the coolest solder joint during the reflow process.



SnPb solder processes

For Pb solder processes, a pin temperature (T_{PIN}) in excess of the solder melting temperature, (T_L , +183 °C for Sn63/Pb37) for more than 30 seconds, and a peak temperature of +210 °C is recommended to ensure a reliable solder joint.

Lead-free (Pb-free) solder processes

For Pb-free solder processes, a pin temperature (T_{PIN}) in excess of the solder melting temperature (T_{L} , +217 to +221 °C for Sn/Ag/Cu solder alloys) for more than 30 seconds, and a peak temperature of +235 °C on all solder joints is recommended to ensure a reliable solder joint.

Maximum regulator temperature requirements

To avoid damage or performance degradation of the product, the reflow profile should be optimized to avoid excessive heating. The maximum product temperature shall be monitored by attaching a thermocoupler to the top of the main transformer.

A sufficiently extended preheat time is recommended to ensure an even temperature across the host PCB, for both small and large devices. To reduce the risk of excessive heating is also recommended to reduce the time in the reflow zone as much as possible.

SnPb solder processes

For conventional SnPb solder processes, the product is qualified for MSL 1 according to IPC/JEDEC standard J-STD-020C.


During reflow, T_P must not exceed +225 °C at any time.

Lead-free (Pb-free) solder processes

For Pb-free solder processes, the product is qualified for MSL 3 according to IPC/JEDEC standard J-STD-020C.

During reflow, T_P must not exceed +260 °C at any time.

Temperature



Profile features		Sn/Pb eutectic assembly	Pb-free assembly
Average ramp-up rate		3 °C/s max	3 °C/s max
Solder melting temperature (typical)	TL	+183 °C	+221 °C
Peak product temperature	ТР	+225 °C	+260 °C
Average ramp-down rate		6 °C/s max	6 °C/s max
Time 25 °C to peak temperature		6 minutes max	8 minutes max



PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	

Soldering Information – Through Hole Mounting

The through hole mount version of the product is intended for through hole mounting in a PCB. When wave soldering is used, the temperature on the pins is specified to maximum $270~^{\circ}\text{C}$ for maximum 10~seconds.

Maximum preheat rate of 4 °C/s and temperature of max 150 °C is suggested. When hand soldering, care should be taken to avoid direct contact between the hot soldering iron tip and the pins for more than a few seconds in order to prevent overheating.

A no-clean (NC) flux is recommended to avoid entrapment of cleaning fluids in cavities inside of the DC/DC power module. The residues may affect long time reliability and isolation voltage.





PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	


Delivery package information

The TH version products can be delivered in antistatic trays. The SMD version products can be delivered in antistatic trays and antistatic carrier tape (EIA standard).

Tray specifications	
Material	PET
Surface resistance	10 ⁵ < ohms/square <10 ¹²
Bake ability	The trays can not be baked.
Tray capacity	56 products /tray
Box capacity	280 products/box







Dry pack information(for SMD version product)

The products are delivered in trays or tape & reel. These inner shipment containers are dry packed in standard moisture barrier bags according to IPC/JEDEC standard J-STD-033A (Handling, packing, shipping and use of moisture/reflow sensitivity surface mount devices).

Using products in high temperature Pb-free soldering processes requires dry pack storage and handling. In case the products have been stored in an uncontrolled environment and no longer can be considered dry, the modules must be baked according to the referred IPC/JEDEC standard.





PMD 4000 series PoL Regulators	1/ 28701- BMR 652 Rev. A	November 2017
Input 3.0-5.5 V, Output 3 A / 10.8 W	© Flex	

Product Qualification Specification

Characteristics			
Visual inspection	JESD22-B101		
Temperature cycling	JESD22-A104-B	Dwell time Transfer time Temperature range Number of cycles	30 min 0-1 min -40 °C to +125 °C 300 cycles
High temperature storage life	JESD22-A103-B	Temperature Duration	125 °C 1000 h
Cold (in operation)	IEC 68-2-1, test Ad	Temperature T _A Duration	-45 °C 72 h
Lead integrity	JESD22-B105-C	Test condition A Weight Duration	1000 g 30 s
Solder ability(only apply to through hole version)	IEC 68-2-54	Solder immersion depth Duration of immersion ($F_{\rm C}$ time) $T_{\rm A}$ (time for onset of wetting) Time to $F_{\rm B}$ Wetting Strength $F_{\rm B}$ Stability $F_{\rm C}/F_{\rm B}$	1 mm 15 s <4 s 8 s >100 mN/m >0.8
Steady State Temperature Humidity Bias Life Test	JESD22-A101-B	Temperature Humidity Duration Input Voltage	+85 °C 85 % RH 1000 hours Maximum
Mechanical shock	JESD22-B104-B	Peak acceleration Duration Number of shocks	200 g 1.5 ms 5 in each of two directions of three axes
Vibration, variable freq	JESD22-B103-B	Frequency range Acceleration amplitude	10-1000 Hz 10 g or displacement amplitude 1.0 mm
Random vibration	JESD22-B103-B	Frequency Acceleration density	2-500 Hz 0.008-0.2 g ² /Hz
Operational life test	MIL-STD-202G Method 108A	Temperature Load ON OFF Test duration	85 °C Maximum 9 min 3 min 1000 h
Moisture reflow sensitivity classification test	J-STD-020C	SnPb eutectic MSL 1	225 °C
		Pb free MSL 3	260 °C
Resistance to cleaning agents	IEC 68-2-45 Xa Method 2	Water Glycol ether Isopropyl alcohol	+55 ±5 °C +35 ±5 °C +35 ±5 °C

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Flex:

PMD4118OWP PMD4118OWS PMD4118OWSR