

S1D15721 Series Technical Manual

NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of Economy, Trade and Industry or other approval from another government agency.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©SEIKO EPSON CORPORATION 2010, All rights reserved.

Table of Contents

1. DESCRIPTION	1
2. FEATURES	2
3. BLOCK DIAGRAM	3
4. PIN ASSIGNMENT	4
4.1 Chip Assignment	4
4.2 Alignment mark	4
4.3 Pad Center Coordinates	5
5. PIN DESCRIPTION	9
5.1 Power Pin	9
5.2 LCD Power Supply Current Pin	10
5.3 System Bus Connection Pin	10
5.4 Liquid Crystal drive pin	13
5.5 Temperature sensor pins	13
5.6 Test pins	13
6. FUNCTIONAL DESCRIPTION	14
6.1 MPU interface	14
6.1.1 Selection of Interface Type	14
6.1.2 Parallel Interface	
6.1.3 Serial Interface	14 15
6.1.5 Access to display data RAM and Internal register	
6.2 Display data RAM	
6.2.1 Display data RAM	16
6.2.2 Gray-scale display	
6.2.3 Page address circuit and column address circuit	17 18
6.2.5 Display data latch circuit	
6.3 Oscillator circuit	21
6.4 Display timing generation circuit	21
6.5 Liquid crystal drive circuit	22
6.5.1 SEG Drivers	
6.5.2 COMS	
6.5.4 Dummy Selection Period	
6.6 Power supply circuit	23
6.6.1 Amplification circuit	24
6.6.2 V3 Voltage Regulating Circuit	
6.6.2.1 Electronic volume	
6.6.3 Liquid crystal drive voltage circuit	25
6.6.4 Temperature Gradient Selection Circuit	27
6.6.5 Discharge	27
6.7 Examples of the peripheral circuits of the power circuit	28
6.8 Precautions in Mounting COG	30
6.8.1 Wiring Resistance of Boosting Pin	

6.8.2 Wiring Resistance of Power Supply Pin 6.8.3 Creation of Module Sample by Changing the Sheet Resistance	31
6 9 Temperature sensor circuit	21
6.9.1 Analog Voltage Output	
6.9.2 Precautions	
6.10 Reset circuit	34
7. COMMAND	35
7.1 Command Description	35
7.2 Command Table	52
7.3 Instruction Setup Example (Reference)	54
7.3.1 Initial setup	
7.3.3 Power OFF	
7.3.4 Change the Number of Line	
7.3.5 Refresh	58
8. ABSOLUTE MAXIMUM RATINGS	59
9. DC CHARACTERISTICS	60
9.1 DC Characteristics	60
9.1.1 Dynamic current consumption value	62
9.1.2 Current consumption under power saving mode (1)	
9.1.4 Reference Data	
9.2 Temperature sensor characteristics	69
10. TIMING CHARACTERICTICS	71
10.1 System bus read/write characteristics 1 (80 system MPU)	71
10.2 System bus read/write characteristics 2 (68 system MPU)	73
10.3 Serial Interface	75
10.4 Display Control Input and Output Timing	77
10.5 Reset Input timing	80
10.6 Temperature Sensor Measuring Timing	81
11. MPU INTERFACE (Reference Example)	82
12. CONNECTION BETWEEN LCD DRIVERS (Reference Example)	83
13. LCD PANEL WIRING (Reference Example)	86
14. CAUTIONS	87

1. DESCRIPTION

The S1D15721 Series is a single chip MLS driver for dot matrix liquid crystal displays which can be directly connected to the microcomputer bus. It accepts the 8-bit parallel or serial display data from the microcomputer to store the data in the on-chip display data RAM, and issues liquid crystal drive signals independently of the microcomputer.

The S1D15721 Series provides both 4 gray-scale display and binary display. It incorporates a display data RAM ($81 \times 256 \times 2$ bits). In the case of 4 gray-scale display, 2 bits of the on-chip RAM respond to one-dot pixels, while in the case of binary display, 1 bit of the on-chip RAM respond to one-dot pixels.

The S1D15721 Series features 81 common output circuits and 256 segment output circuits. A single chip provides a display of 16 characters by 5 lines with 81×256 dots (16×16 dots) and display of 21 characters by 6 lines by the 12×12 dot-character font.

S1D15721 Series can be used to constitute a system to provide optimum LCD contrast throughout a wide temperature range without need for use of supplementary parts such as the thermistor, under controls of a microcomputer.

2. FEATURES

- Direct RAM data display by display data RAM

 4 gray-scale display
 (Normally white in normal display mode)
 RAM bit data (high order and low order)

 (1,1): gray-scale 3, black
 (1,0): gray-scale 2
 (0,1): gray-scale 1
 (0,0): gray-scale 0, white

 Binary display

 (Normally white display is in normal mode)
 RAM bit data

 "1": On and black
 "0": Off and white

 RAM capacity
 - $81 \times 256 \times 2 = 41,472$ bits
- Liquid crystal drive circuit
 - 81 common outputs and 256 segment outputs
- High-speed 8-bit MPU interface (directly connectable to the MPUs of both 80/68 series) / serial interface possible
- A variety of command functions

Display Line Number set, n-line reversal, display data RAM address control, contrast control, display ON/OFF, display normal/reverse rotation, display all lighting ON/OFF, liquid crystal drive power supply circuit control, display clock built-in oscillator circuit control

- MLS drive technology Built-in high precision voltage regulation function
- High precision CR oscillator circuit incorporated
- Low power consumption
- Built-in temperature sensor circuit
- Power supply

Logic power supply 1: VDI-VSS= 2.7 to 3.3V

- Logic power supply 2: VDD-Vss= 2.7 to 5.5V
- Liquid crystal drive power supply: V3-Vss= 5.6 to 17.0V
- Boosting power supply: VDD2-VSS= VDI to 5.5V
- Wide operation temperature range:
 - -40 to +85°C: S1D15721D00B000, -40 to +95°C: S1D15721D01B000
- CMOS process
- Shipping form: Bare chips, TCP
- Light and radiation proof measures are not taken in designing.

Series Specifications

Product name	Form of shipping	Chip thickness	Schmidt trigger input	Noise filter circuit	Operating temperature
S1D15721D00B000	Dara shin	0.625mm	—	RES	-40 to +85 °C
S1D15721D01B000	bare chip		*1	*1	-40 to +95°C

*1: Apply to \overline{WR} , \overline{RD} , \overline{CS} , \overline{RES} , A0, D6(SCL), D7(SI) and CL pins.

3. BLOCK DIAGRAM SEG255 COMO COM79 COMS SEG0 Vdd2 Vdd Vss ٧з V2 COMS V1 **SEG Drivers COM Drivers** Vc MV1 MV2 Vss Temperature Decode circuit SVD2 sensor SV22 CAP1+ circuit Power supply circuit CAP1-CAP2+ CAP2-Display data latch circuit Vout CAP3+ CAP4+ FR Display timing generator circuit Page address Line address SYNC I/O buffer F1 Display data RAM VDI F2 256 x 81 x 2 CL Vdis DOF M/S Column address Oscillator circuit CLS Bus holder Command decoder Status **MPU** Interface WR(R/W) D6(SCL) RD(E) D7(SI) TEST* RES C86 P/S Ao D5 БЗ 8 လ္လ D2 Б D4

4. PIN ASSIGNMENT

4.1 Chip Assignment



Die No.	Parts number
D157LD0B	S1D15721D00B000
D157LD1B	S1D15721D01B000

Top-View: from bump side

ltom			Size		Unit
	item			Y	Unit
	Chip size	2.66	×	18.95	mm
	Chip thickness		0.625		mm
	Bump pitch	!	50 (Min.)	μm
Bump size	PAD No.1 to 3, 6, 9, 20, 23, 38, 140, 141	84	×	36	μm
	PAD No.4, 5, 7, 8, 10 to 19, 21, 22,	84	×	81	μm
	24 to 37, 39 to 139				
	PAD No.142 to 188, 479 to 525	33	×	113	μm
	PAD No. 189 to 478	113	×	33	μm
	Bump height		17 (Тур.)	μm

4.2 Alignment mark



4.3 Pad Center Coordinates

PAD	Pin	v	V
No.	Name	X	Ŷ
1	NC	1174	-9077
2	NC		-9026
3	Vdd		-8921
4	TESTA		-8843
5	TESTB		-8614
6	Vdi		-8535
7	TEST1		-8402
8	TEST2		-8073
9	Vdd		-7994
10	VDIS		-7748
11	SYNC		-7641
12	FR		-7312
13	CL		-7206
14	DOF		-6877
15	F1		-6771
16	F2		-6442
17	<u> </u>		-0442
18	DES		-6007
10	A0		-0007
19	AU Maa		-5900
20			-3040
21			-5569
22	RD, E		-5240
23	VDD		-5161
24	DU		-4914
25	D1		-4808
26	D2		-4479
27	D3		-4373
28	D4		-4044
29	D5		-3937
30	D6, SCL		-3609
31	D7, SI		-3502
32	Vdi		-3273
33	Vdi		-3166
34	Vdi		-3060
35	Vdi		-2953
36	Vdi		-2847
37	Vdi		-2740
38	Vdd		-2662
39	M/S		-2529
40	CLS		-2200
41	Vss		-2094
42	Vss		-1987
43	Vss		-1881
44	Vss		-1774
45	Vss		-1668
46	Vss		-1561
47	TEST3		-1455
48	C86		-1126
49	P/S		-1019
50	VDD		-790

No. Name X Y 51 VDD 1174 -68	
51 VDD 1174 -68	
	34
52 VDD -57	77
53 VDD -47	71
54 VDD -36	54
55 VDD -25	58
56 VDD -15	51
57 VDD -4	5
58 VDD 6	2
59 VDD2 42	28
60 VDD2 53	34
61 VDD2 64	1
62 VDD2 74	7
63 VDD2 85	54
64 VDD2 96	60
65 VDD2 10	67
66 VDD2 11	73
67 VOUT 12	80
68 VOUT 13	86
69 VOUT 14	93
70 VOUT 15	99
71 VOUT 17	06
72 VOUT 18	12
73 CAP1+ 19	19
74 CAP1+ 202	25
75 CAP1+ 21	32
76 CAP1+ 223	38
77 CAP1+ 23	45
78 CAP1+ 24	51
79 CAP1- 25	58
80 CAP1- 26	64
81 CAP1- 27	71
82 CAP1- 28	77
83 CAP1- 29	84
84 CAP1- 30	90
85 CAP3+ 31	97
86 CAP3+ 330	03
87 CAP3+ 34	10
88 CAP3+ 35	16
89 CAP3+ 362	23
90 CAP3+ 372	29
91 Vout 38	36
92 CAP4+ 394	42
93 CAP4+ 404	49
94 CAP4+ 41	55
95 CAP4+ 42	62
96 CAP4+ 43	68
97 CAP4+ 44	75
98 CAP2- 45	81
99 CAP2- 46	88
100 CAP2- 47	94

		Unit: µm		
PAD	Pin	x	Y	
No.	Name	~		
101	CAP2-	1174	4901	
102	CAP2-		5007	
103	CAP2-		5114	
104	CAP2+		5220	
105	CAP2+		5327	
106	CAP2+		5433	
107	CAP2+		5540	
108	CAP2+		5646	
109	CAP2+		5753	
110	V3		5859	
111	V3		5966	
112	V3		6072	
113	V3		6179	
114	V2		6285	
115	V2		6392	
116	V2		6498	
117	V2		6605	
118	V1		6711	
119	V1		6818	
120	V1		6924	
120	V1 V1		7031	
121	Vc		7137	
122	VC		7244	
123	VC		7250	
124	VC		7350	
120			7562	
120			7505	
127			7070	
120			7000	
129			7883	
130	IVIV2		7989	
131	MV2		8096	
132	MV2		8202	
133	MV2		8309	
134	VSS		8415	
135	Vss		8522	
136	Vss		8628	
137	Vss		8735	
138	SVD2		8841	
139	SV22		8948	
140	NC		9026	
141	NC	↓	9077	
142	NC	1149	9309	
143	NC	1099		
144	NC	1049		
145	COM39	999		
146	COM38	949		
147	COM37	899		
148	COM36	849		
149	COM35	799		
150	COM34	749		

Unit: µm

PAD	Pin	v	v	
No.	Name	^	I	
151	COM33	699	9309	
152	COM32	649		
153	COM31	599		
154	COM30	549		
155	COM29	500		
156	COM28	450		
157	COM27	400		
158	COM26	350		
159	COM25	300		
160	COM24	250		
161	COM23	200		
162	COM22	150		
163	COM21	100		
164	COM20	50		
165	COM19	0		
166	COM18	-50		
167	COM17	-100		
168	COM16	-150		
169	COM15	-200		
170	COM14	-250		
171	COM13	-300		
172	COM12	-350		
173	COM11	-400		
174	COM10	-450		
175	COM9	-500		
176	COM8	-549		
177	COM7	-599		
178	COM6	-649		
179	COM5	-699		
180	COM4	-749		
181	COM3	-799		
182	COM2	-849		
183	COM1	-899		
184	COMO	-949		
185	COMS	-999		
186	NC	-1049		
187	NC	-1099		
188	NC	-1149		
180	NC	-1163	▼ 7218	
100	NC	105	7168	
101	NC		7118	
102	NC		7069	
102	NC		7019	
10/	NC		6968	
105	NC		6018	
106	NC		8989	
107	NC		6818	
100			6769	
100			6719	
200			6669	
200	NC	★	0000	

PAD	Pin	X	
No.	Name	X	Ŷ
201	NC	-1163	6618
202	NC		6568
203	NC		6518
204	NC		6469
205	NC		6419
206	SEG0		6369
207	SEG1		6319
208	SEG2		6269
209	SEG3		6219
210	SEG4		6169
211	SEG5		6119
212	SEG6		6069
213	SEG7		6019
214	SEG8		5969
215	SEG9		5919
216	SEG10		5869
217	SEG11		5819
218	SEG12		5769
219	SEG13		5719
220	SEG14		5669
221	SEG15		5619
222	SEG16		5569
223	SEG17		5519
224	SEG18		5470
225	SEG19		5420
226	SEG20		5370
227	SEG21		5320
228	SEG22		5270
229	SEG23		5220
230	SEG24		5170
231	SEG25		5120
232	SEG26		5070
233	SEG27		5020
234	SEG28		4970
235	SEG29		4920
236	SEG30		4870
237	SEG31		4820
238	SEG32		4770
239	SEG33		4720
240	SEG34		4670
241	SEG35		4620
242	SEG36		4570
243	SEG37		4520
244	SEG38		4471
245	SEG39		4421
246	SEG40		4371
247	SEG41		4321
248	SEG42		4271
249	SEG43		4221
250	SEG44		4171

ΡΔΟ	Pin		
No.	Name	Х	Y
251	SEG45	-1163	4121
252	SEG46		4071
253	SEG47		4021
254	SEG48		3971
255	SEG49		3921
256	SEG50		3871
257	SEG51		3821
258	SEG52		3771
259	SEG53		3721
260	SEG54		3671
261	SEG55		3621
262	SEG56		3571
202	SEC57		3521
203	SEG57		2472
204	SEG50		2422
200	3EG39		3422
200	SEGOU		3372
267	SEGOT		3322
268	SEG62		3272
269	SEG63		3222
270	SEG64		3172
271	SEG65		3122
272	SEG66		3072
273	SEG67		3022
274	SEG68		2972
275	SEG69		2922
276	SEG70		2872
277	SEG71		2822
278	SEG72		2772
279	SEG73		2722
280	SEG74		2672
281	SEG75		2622
282	SEG76		2572
283	SEG77		2522
284	SEG78		2473
285	SEG79		2423
286	SEG80		2373
287	SEG81		2323
288	SEG82		2273
289	SEG83		2223
290	SEG84		2173
291	SEG85		2123
292	SEG86		2073
293	SEG87		2023
294	SEG88		1973
295	SEG89		1923
296	SEG90		1873
297	SEG91		1823
298	SEG92		1773
299	SEG93		1723
300	SEG94		1673

4. PIN ASSIGNMENT

PAD	Pin	v	V	
No.	Name	X	Ŷ	
301	SEG95	-1163	1623	
302	SEG96		1573	
303	SEG97		1523	
304	SEG98		1474	
305	SEG99		1424	
306	SEG100		1374	
307	SEG101		1324	
308	SEG102		1274	
309	SEG103		1224	
310	SEG104		1174	
311	SEG105		1124	
312	SEG106		1074	
313	SEG107		1024	
314	SEG108		974	
315	SEG109		924	
316	SEG110		874	
317	SEG111		824	
318	SEG112		774	
319	SEG113		724	
320	SEG114		674	
321	SEG115		624	
322	SEG116		574	
322	SEG117		524	
324	SEG118		175	
325	SEG110		475	
326	SEG120		375	
320	SEG121		325	
328	SEG122		275	
320	SEG122		275	
330	SEG124		175	
331	SEC125		125	
332	SEG125		75	
333	SEG120		25	
224	SEG127		25	
225	SEG120		-25	
336	SEG120		-125	
337	SEG130		-125	
338	SEG132		-175	
220	SEG132		-225	
240	SEG133		-275	
2/1	SEG134		-325	
241	SEG135		-375	
242	SEG 130	\vdash	-423	
243	SEG 137	\vdash	-4/0	
244	SEG 138		-024	
345 240	SEG139		-0/4	
340 247	SEG140		-024	
347	SEG141		-0/4	
348	SEG142		-124	
349	SEG143		-//4	
350	SEG144	↓ ↓	-824	

PAD	Pin	х	Y
No.	Name		
351	SEG145	-1163	-874
352	SEG146		-924
353	SEG147		-974
354	SEG148		-1024
355	SEG149		-1074
356	SEG150		-1124
357	SEG151		-1174
358	SEG152		-1224
359	SEG153		-1274
360	SEG154		-1324
361	SEG155		-1374
362	SEG156		-1424
363	SEG157		-1474
364	SEG158		-1523
365	SEG159		-1573
366	SEG160		-1623
367	SEG161		-1673
368	SEG162		-1723
369	SEG163		-1773
370	SEG164		-1823
371	SEG165		-1873
372	SEG166		-1923
373	SEG167		-1973
374	SEG168		-2023
375	SEG169		-2073
376	SEG170		-2123
377	SEG171		-2173
378	SEG172		-2223
379	SEG173		-2273
380	SEG174		-2323
381	SEG175		-2373
382	SEG176		-2423
383	SEG177		-2473
384	SEG178		-2522
385	SEG179		-2572
386	SEG180		-2622
387	SEG181		-2672
388	SEG182		-2722
389	SEG183		-2772
390	SEG184		-2822
391	SEG185		-2872
392	SEG186		-2922
393	SEG187		-2972
394	SEG188		-3022
395	SEG189		-3072
396	SEG190		-3122
397	SEG191		-3172
398	SEG192		-3222
399	SEG193		-3272
400	SEG194	Ļ	-3322

		Ur	nit: μm	
PAD	Pin	x v		
No.	Name	~		
401	SEG195	-1163	-3372	
402	SEG196		-3422	
403	SEG197		-3472	
404	SEG198		-3521	
405	SEG199		-3571	
406	SEG200		-3621	
407	SEG201		-3671	
408	SEG202		-3721	
409	SEG203		-3771	
410	SEG204		-3821	
411	SEG205		-3871	
412	SEG206		-3921	
413	SEG207		-3971	
414	SEG208		-4021	
415	SEG209		-4071	
416	SEG210		-4121	
417	SEG211		-4171	
418	SEG212		-4221	
419	SEG212		-4271	
/20	SEG214		-4271	
420	SEG214		-4321	
421	SEG215		-4371	
422	SEG210		-4421	
423	SEG217		-4471	
424	SEG210		-4520	
420	SEG219		-4570	
420	SEG220		-4020	
427	SEG221		-4070	
428	SEG222		-4720	
429	SEG223		-4770	
430	SEG224		-4820	
431	SEG225		-4870	
432	SEG226		-4920	
433	SEG227		-4970	
434	SEG228		-5020	
435	SEG229		-5070	
436	SEG230		-5120	
437	SEG231		-5170	
438	SEG232		-5220	
439	SEG233		-5270	
440	SEG234		-5320	
441	SEG235		-5370	
442	SEG236		-5420	
443	SEG237		-5470	
444	SEG238		-5519	
445	SEG239		-5569	
446	SEG240		-5619	
447	SEG241		-5669	
448	SEG242		-5719	
449	SEG243		-5769	
450	SEG244	↓ I	-5819	

4. PIN ASSIGNMENT

PAD	Pin	X	V	
No.	Name	X	Ŷ	
451	SEG245	-1163	-5869	
452	SEG246		-5919	
453	SEG247		-5969	
454	SEG248		-6019	
455	SEG249		-6069	
456	SEG250		-6119	
457	SEG251		-6169	
458	SEG252		-6219	
459	SEG253		-6269	
460	SEG254		-6319	
461	SEG255		-6369	
462	NC		-6419	
463	NC		-6469	
464	NC		-6518	
465	NC		-6568	
466	NC		-6618	
467	NC		-6668	
468	NC		-6718	
469	NC		-6768	
470	NC	-6818		
471	NC	-6868		
472	NC	-6918		
473	NC	-6968		
474	NC		-7018	
475	NC		-7068	
476	NC		-7118	
477	NC		-7168	
478	NC		-7218	
479	NC	-1149	-9309	
480	NC	-1099		
481	NC	-1049		
482	COM40	-999		
483	COM41	-949		
484	COM42	-899		
485	COM43	-849		
486	COM44	-799		
487	COM45	-749		
488	COM46	-699		
489	COM47	-649		
490	COM48	-599		
491	COM49	-549		
492	COM50	-500		
493	COM51	-450		
494	COM52	-400		
495	COM53	-350		
496	COM54	-300		
497	COM55	-250		
498	COM56	-200		
499	COM57	-150		
500	COM58	-100	+	

PAD	Pin	v	v		
No.	Name	~	T		
501	COM59	-50	-9309		
502	COM60	0			
503	COM61	50			
504	COM62	100			
505	COM63	150			
506	COM64	200			
507	COM65	250			
508	COM66	300			
509	COM67	350			
510	COM68	400			
511	COM69	450			
512	COM70	500			
513	COM71	549			
514	COM72	599			
515	COM73	649			
516	COM74	699			
517	COM75	749			
518	COM76	799			
519	COM77	849			
520	COM78	899			
521	COM79	949			
522	COMS	999			
523	NC	1049			
524	NC	1099			
525	NC	1149	↓ ↓		

Unit: µm

5. PIN DESCRIPTION

5.1 Power Pin

Pin name	I/O	Description			
Vnn	Power	Connect to system MPU power supply pin Vcc	13		
100	supply		10		
Vss	Power	Connect to the system GND.	11		
	supply				
Vdd2	Power	Boosting power supply pin. When using the built-in boosting circuit, supply the	8		
	supply	supply voltage, which becomes a boosting source, to this pin. When not using the			
		built-in boosting circuit, make VDD2 = VDD (or short-circuit VDD2 to the VDD pin).			
Vdi	Power	Power supply pin for internal logic The relations of VDD≥VDI and 3.3V≥VDI≥2.7V	7		
	supply	should be observed.			
		Series S1D15721 has the built-in VDI generating circuit. In view of the potential			
		relations between VDD and VDI, make them valid or invalid with the VDIS pin.			
		1. When making the VDI generating circuit valid (VDIS = HIGH) with VDDmax.>3.3V,			
		Supply power for the internal logic circuit from the internal VDI generating circuit.			
		Connect a capacitor between the VDI pin and the VSS pin.			
		2. when making the vol generating circuit invalid (vols = LOW) with			
		VDDMAX.>3.3V,			
		Input power for the logic circuit externally from the vol pin.			
		$3.5 V \le V D \le 2.7 V$.			
		Make Vious – LOW (invalid Viou generating circuit) and short-circuit the Viou nin			
		to the VDIS $= 10000$ (invalid VDI generating circuit) and short-circuit the VDI pint			
		When using this IC in multi-chip (master and slave) configuration, keep the same			
		VDI voltage on each chip. When using the built-in VDI generating circuit, set VDIs =			
		HIGH for the master chip and set VDIS = LOW for master chip to provide VDI			
		voltage from the master chip to the slave chip.			
		Another way is that both VDIs connect together with VDIS of both chips set to			
		HIGH. It is recommended in case to be concerned power line swinging by big panel			
		load, high wiring resistance, high speed MPU accessing etc.			
VDIS	I	This pin is for making the VDI generating circuit valid or invalid.	1		
		VDIS = HIGH: The VDI generating circuit is valid.			
		VDIS = LOW: The VDI generating circuit is invalid.			
		When the VDIS pin is changed from LOW to HIGH for use, it should be initialized by			
		the RES pin after changing it.			
		The VDIS pin only control operation of the VDI generating circuit, and the circuit			
		operates independent from the power save command.			

5. PIN DESCRIPTION

Pin name	I/O	Description							
V3, V2,	Power	A liquid crystal drive multi-le	evel power supply.	. The voltages of	letermined by the	24			
V1, VC,	supply	liquid crystal cell are impeda	ance-converted by	y resistive divider	and operational				
MV1, MV2		amplifier for application.	nplifier for application.						
		The following order must be	e following order must be maintained:						
		$V_3 \geq V_2 \geq V_1 \geq V_C \geq MV_1$	$V_3 \ge V_2 \ge V_1 \ge V_C \ge MV_1 \ge MV_2 \ge V_{SS}$						
		MV3 is short circuited with \	<i>IV</i> ₃ is short circuited with Vss inside the IC chip.						
		Master operation: When po	Aaster operation: When power supply is turned on, the following voltage is applied						
		to each pin by the built-in po	b each pin by the built-in power supply circuit.						
		V2	6/8·V3	16/20·V3	14/16·V3				
		V1	5/8·V3	13/20·V3	11/16·V3				
		Vc	4/8·V3	10/20 · V3	8/16·V3				
		MV1	3/8·V3	7/20·V3	5/16·V3				
		MV2	2/8·V3	4/20·V3	2/16·V3				
			1	1	1				

5.2 LCD Power Supply Current Pin

Pin name	I/O	Description			
CAP1+	0	Pin connected to the positive side of the step-up capacitor.	6		
		Connect the capacitor between this pin and CAP1- pin.			
CAP1-	0	Pin connected to the negative side of the step-up capacitor.	6		
		Connect the capacitor between this pin and CAP1+ pin.			
CAP2+	0	Pin connected to the positive side of the step-up capacitor.	6		
		Connect the capacitor between this pin and CAP2- pin.			
CAP2-	0	Pin connected to the negative side of the step-up capacitor.	6		
		Connect the capacitor between this pin and CAP2+ pin.			
Vout	0	Output pin for step-up.	7		
		Connect the capacitor between this pin and VDD2.			
CAP3+	0	Pin connected to the positive side of the step-up capacitor.	6		
		Connect the capacitor between this pin and CAP1- pin.			
CAP4+	0	Pin connected to the positive side of the step-up capacitor.	6		
		Connect the capacitor between this pin and CAP2- pin.			

5.3 System Bus Connection Pin

Pin name	I/O	Description	Number of pins
D7 to D0	I/O	Connects to the 8-bit or 16-bit MPU data bus via the 8-bit bi-directional data bus.	8
		When the serial interface is selected (P/S = LOW), D7 serves as the serial data	
(SI)		input (SI) and D6 serves as the serial clock input (SCL), In this case, D0 through	
(SCL)		D5 go to a high impedance state. In case of inactive chip select, D0 to D7 turn into	
		high impedance. In case of active chip select, fix the data bus to HIGH or LOW	
		even in other operation than reading and writing and control it so that it does not	
		turn into high impedance.	
A0	Ι	Normally, the least significant bit MPU address bus is connected to distinguish	1
		between data and command.	
		A0 = HIGH : indicates that D0 to D7 are display data or command parameters.	
		A0 = LOW : indicates that D0 to D7 are control commands.	

Pin name	I/O	Description							
RES	I	When the	e RES is LOW, in i	nitialization	is achieved.			1	
		Resetting operation is done on the level of the RES signal.							
CS	I	A chip se	elect signal. When	$\overline{CS} = LOW,$	signals are activ	ve, and data/com	mand	1	
		input/out	put are enabled.						
		When C	S = High, the data	bus is caus	ed to high imped	ance.			
RD	I	When t	he 80 series MPU is	s connected	(active LOW)			1	
(E)		A pin	for connection of th	ne RD sign	al of the 80 serie	es MPU.			
		VVne	n this signal is LOW	, the data b	us of the S1D15	721 Series is in t	ne output		
		• When t	ha 68 sarias MPI Lie	connected	(active HICH)				
		Serv	es as a 68 series M	PI Lenable (clock input pin				
		Sign	als on the data bus	are latched	at the falling edg	e of Signal E.			
WR	I	When t	he 80 series MPU is	s connected	(active LOW)			1	
(R/\overline{W})		A pin	for connection of th	ne WR sign	al of the 80 serie	es MPU.			
		Sign	als on the data bus	are latched	at the leading ed	lge of the \overline{WR} s	ignal.		
		 Serves 	as a read/write con	trol signal in	put pin when the	e 68 series MPU	is		
		connec	ted. (active HIGH)						
		R/W	= HIGH : Read						
000		R/W	= LOW : Write					4	
C86	I	A MPU Interface switching pin.						1	
		$Cov = \Pi \cup \Pi$. 00 series MPU interface							
		In case of serial interface ($P/S=1$ OW) fix C68 to 1 OW							
P/S	I	Parallel data input/serial data input select pin							
		P/S = HIGH : Parallel data input							
		P/S = LC	W : Serial data inpu	ut					
		The follo	wing Table shows the	ne summary	:				
		P/S	Data/Command	Data	Read/Write	Serial cl	ock		
		HIGH	A0	D0 to D7	RD, WR		-		
		LOW	A0	SI (D7)	Write only	SCL (D	6)		
		When $P/S = LOW$, D0 to D5 high impedance.							
		DU to D5 can be HIGH, LOW or open.							
		The serial data input does not allow the RAM display data to be read							
CLS	1	A pin use	ed to select Enable/	Disable state	e of the built-in o	scillator circuit fo	or display	1	
		clock.	clock.						
		CLS = HIGH : Built-in oscillator circuit Enabled							
		CLS = LOW : Built-in oscillator circuit Disabled (External input)							
		When CLS is LOW, display clock is input from the CL pin. When the S1D15721							
		Series is used in the master/slave mode, each CLS pins must be set to the same							
		ievel.	Diamlassala		Master	Claura			
		P.		it used		Slave			
			Fyternal input	11 1260					

5. PIN DESCRIPTION

Pin name	I/O					Des	cription			Number of pins
M/S	Ι	A pin used to select the master/slave operation for S1D15721 Series. Liquid crystal display system is synchronized when the master operation outputs the timing signal required for liquid crystal display, while the slave operation inputs the timing signal required for liquid crystal display. M/S = HIGH : Master operation M/S = LOW : Slave operation The following Table shows the relation in conformance to the M/S and CLS : $M/S \ CLS \ Oscillation \ Power \ Temperature \ CL \ FR, DOF, \ F1, F2, SYNC$							1	
		HIGH LOW	HIGH LOW HIGH LOW	Disabl Disabl Disabl	ed ed ed ed	Enabled Enabled Disabled Disabled	Enabled Enabled Disabled Disabled	Input Input Input Input	Output Output Input Input	
CL	I/O	Display The follo M/S HIGI LOV When yo each CL LOW wh	Display clock input/output pin. The following Table shows the relation in conformance to the M/S and CLS state: M/S CLS CL HIGH HIGH Output LOW Input LOW Input When you want to use the S1D15721 Series in the master/slave mode, connect each CL pin. In case of using external clock, the external clock must be stopped at OW when you stop it					1		
FR	I/O	A liquid M/S = M/S = When yo each FR	A liquid crystal alternating current input/output pin. M/S = HIGH : Output M/S = LOW : Input When you want to use the S1D15721 Series in the master/slave mode, connect each FR pin.						1	
F1, F2, SYNC	I/O	A liquid crystal sync signal input/output pin. M/S = HIGH : Output M/S = LOW : Input When you want to use the S1D15721 Series in the master/slave mode, connect each F1, F2 and SYNC pins.					Each 1			
DOF	I/O	A liquid M/S = M/S = When yo each Do	crystal b = HIGH = LOW : ou want OF pin.	blanking o : Output Input to use th	contr ne S1	ol pin. ID15721 S	eries in the mas	ter/slave	mode, connect	1

5.4 Liquid Crystal drive pin

Pin name	I/O	Description	Number of pins
SEG0 to	0	Liquid crystal segment drive output pins. One of the V2, V1, VC, MV1, and MV2	256
SEG255		levels is selected by a combination of the display RAM content and FR/F1/F2	
		signals.	
COM0 to	0	Liquid crystal common drive output pins. One of the V3, Vc, Vss levels is selected	80
COM79		by a combination of the scan data and FR/F1/F2 signals.	
COMS	0	COM output pins for icon line. These pins outputted the same signal. Set to OPEN	2
		not used. When COMS is used for the master/ slave configuration, the same signal	
		is output to both the master and slave.	

5.5 Temperature sensor pins

Pin name	I/O	Description	Number of pins
SVD2	0	Analog voltage output pin for temperature sensor.	1
SV22	0	Temperature sensor test pin. Set to OPEN.	1

5.6 Test pins

Pin name	I/O	Description	Number of pins
TEST 1,2	-	IC chip test pin. Fix the pin HIGH.	2
TEST 3	Ι	IC chip test pin. Fix these pins LOW.	1
TEST A	I	IC chip test pin. Fix the pin HIGH.	1
TEST B	I/O	Connect this to the VDI pin.	1

6. FUNCTIONAL DESCRIPTION

6.1 MPU interface

6.1.1 Selection of Interface Type

S1D15721 Series allows data to be sent via the 8-bit bi-directional data buses (D7 to D0) or serial data input (SI). By setting the polarity of the P/S pin to HIGH or LOW, you can select either 8-bit parallel data input or serial data input, as shown in Table 6.1.

Table 6.1	
-----------	--

P/S	CS	A0	RD	WR	C86	D7	D6	D5 to D0
HIGH : Parallel input	CS	A0	RD	WR	C86	D7	D6	D5 to D0
LOW : Serial input	CS	A0	—	—	LOW	SI	SCL	(HZ)

- : Fixed to HIGH or LOW HZ: High impedance state

6.1.2 Parallel Interface

When the parallel interface is selected (P/S = HIGH), direction connection to the MPU bus of either 80 series MPU or 68 series MPU is performed by setting the 86 pin to either HIGH or LOW, as shown in Table 6.2.

Table 6.2

P/S	CS	A0	RD	WR	D7 to D0
HIGH : 68 series MPU bus	CS	A0	Е	R/W	D7 to D0
LOW : 80 series MPU bus	CS	A0	RD	WR	D7 to D0

The data bus signals are identified by a combination of A0, $\overline{\text{RD}}$ (E), and $\overline{\text{WR}}$ (R/W) signals as shown in Table 6.3.

Tab	ole	6.3

Common	68 series	80 s	eries	Eurotion			
A0	R/W	RD	WR	Function			
1	1	0	1	Display data read, status read			
1	0	1	0	Display data write, command parameter			
0	0	1	0	Command write			

6.1.3 Serial Interface

When the serial interface is selected (P/S=LOW), the chip is active (\overline{CS} =LOW), and reception of serial data input (SI) and serial clock input (SCL) is enabled. Serial interface comprises a 8-bit shift register and 3-bit counter. The serial data are latched by the rising edge of serial clock signals in the order of D7, D6, and D0 starting from the serial data input pin. On the rising edge of 8th serial clock signal, they are converted into 8-bit parallel data to be processed. Whether serial data input is a display data or command is identified by A0 input. A0 = HIGH indicates display data or command parameter, while A0 = LOW shows command data. The A0 input is read and identified at every $8 \times n$ -th rising edge of the serial clock after the chip has turned active.

Fig.6.1 shows the serial interface signal chart.

6. FUNCTIONAL DESCRIPTION



Fig.6.1

- * It is recommended to set the \overline{CS} pin to the HIGH level for every 8 bits of serial clocks to clear malfunction of the serial clock counter caused by external noise. When the chip is inactive, the counter is reset to the initial state.
- * Reading is not performed in the case of serial interface.
- * For the SCL signal, a sufficient care must be taken against terminal reflection of the wiring and external noise. Recommend to use an actual equipment to verify the operation.

6.1.4 Chip Selection

The S1D15721 Series has chip select pin. MPU interface or serial interface is enabled only when \overline{CS} = LOW.

When the chip select pin is inactive, D0 to D5 are in the state of high impedance, while A0, RD and WR inputs are disabled. When serial interface is selected, the shift register and counter are reset.

6.1.5 Access to display data RAM and Internal register

Access to S1D15721 Series viewed from the MPU side is enabled only if the cycle time requirements are kept. This does not required waiting time; hence, high-speed data transfer is allowed.

Furthermore, at the time of data transfer with the MPU, S1D15721 Series provides a kind of inter-LSI pipe line processing via the bus holder accompanying the internal data bus.

For example, when data is written to the display data RAM by the MPU, the data is once held by the bus holder. It is written to the display data RAM before the next data write cycle comes.

On the other hand, when the MPU reads the content of the display data RAM, it is read in the first data read cycle (dummy), and the data is held in the bus holder. Then it is read onto on the system bus from the bus holder in the next data read cycle. Restrictions are imposed on the display data RAM read sequence. When the address has been set, specified address data is not output to the Read command immediately after that. The specified address data is output in the second data reading. This must be carefully noted. Therefore, one dummy read operation is mandatory subsequent to address setting or write cycle. Fig.6.2 illustrates this relationship.





6.2 Display data RAM

6.2.1 Display data RAM

This is a RAM to store the display dot data, and comprises $81 \times 256 \times 2$ bits. Access to the desired bit is enabled by specifying the page address and column address. When the 4 gray-scale is selected by the Display Mode Set command, display data input for gray-scale display are processed as a two-bit pair. Combination is as follows:

```
(MSB, LSB) = (D1, D0), (D3, D2), (DS, D4), (D7, D6)
```

When the RAM bit data is gray-scale 1 and 2, gray-scale display is realized according to the parameter of the Gray-scale Pattern Set command. (Normality and white are displayed.)

RAM bit data (high order and low order)

- (1,1): gray-scale 3 Black (when display is in normal mode)
- (1,0): gray-scale 2 (0,1): gray-scale 1
- (0,0): gray-scale 0 White (when display is in normal mode)

When binary display is selected by the Display Mode Set command, the RAM 1 bit built in the one-dot pixel responds to it. When the RAM bit data is "1", the display is black. If it is "0", the display is given in white.

RAM bit data	
"1": Light On	Black (when display is in normal mode)
"0": Light Off	White (when display is in normal mode)

Display data D7 to D0 from the MPU correspond to LCD common direction, as shown in Fig.6.3 and 6.4. Therefore, less restrictions when multi-chip usage.

Furthermore, read/write operations from the MPU to the RAM are carried out via the input/output buffer. The read operation from Display data RAM is designed as an independent operation. Accordingly, even if the MPU accesses the RAM asynchronously during LCD display, no adverse effect is given to display.

(D1, D0)	(0, 0)	(1, 1)	(1, 1)	(0, 0)
(D3, D2)	(1, 1)	(0, 0)	(0, 0)	(0, 0)
(D5, D4)	(0, 0)	(1, 0)	(0, 1)	(0, 0)
(D7, D6)	(0, 0)	(0, 0)	(0, 0)	(0, 0)



Display data RAM

Fig.6.3 4 gray-scale



Fig.6.4 Binary

6.2.2 Gray-scale display

When the 4 gray-scale is selected by the Display Mode Set command, gray-scale is represented carried out according to the gray-scale data written in the display data RAM.

On the 4 gray-scale, 2 gray-scale of halftones (gray-scale 2 and 1) has its level of contrast specified by the Gray-scale Set command. Gray-scale can be Selected from 5 levels of contrast.

6.2.3 Page address circuit and column address circuit

The address of the display data RAM to be accessed is specified by the Page Address Set command and Column Address Set command, as shown in Fig.6.5 and Fig.6.6.

For address incremental direction, either the column direction or page direction can be selected by the Display Data Input Direction Select command. Whichever direction is chosen, increment is carried out by positive one (+1) after write or read operation.

When the column direction is selected for address increment, the column address is increased by +1 for every write or read operation. After the column address has accessed up to FFH, the page address is incremented by +1 and the column address shifts to 0H.

When the page direction is selected for address increment, the page address is increased with the column address locked in position. When the page address has accessed up to Page 20, the column address is incremented by +1, and the page address goes to Page 0.

Whichever direction is selected for address increment, the page address goes back to Page 0 and the column address to 0H after access up to the column address FFH of page address Page 20.

As shown in Fig.6.4, relationship between the display data RAM column address and segment output can be reversed by the Column Address Set Direction command. This will reduce restrictions on IC layout during LCD module assembling.

Page 20 is a RAM domain only for indicators, and when display data D0 - D1 chooses two values after four-gradation being chosen by the Display Mode Set command, only D0 of its display data is effective.

SEG output		SEG0		SEG255
Column Address Set Direction	"0"	0(H)	Column Adress	\rightarrow FF(H)
(D0)	"1"	FF(H)	Column Adress	←0(H)

Table 6.4

6.2.4 Line address circuit

The line address circuit specifies the line address corresponding to COM output when the contents of the display data RAM is displayed, as shown in Fig.6.5 and 6.6. Normally, the top line of the display (COM0 output in the case of normal rotation of the common output status and COM79 output in the case of reverse rotation) is specified by the Display Start Line Address Set command. The display area starts from the specified display start line address to cover the area corresponding to the lines specified by the DUTY Set command in the direction where the line address increments. If the display start line set command is used for dynamic modification of the line address, screen scroll and page change are enabled.

6.2.5 Display data latch circuit

The display data larch circuit is a latch to temporarily latch the display data output from then display data RAM to the liquid crystal drive circuit. Display normal/reverse, display ON/OFF, and display all lighting ON/OFF commands control the data in this latch, without the data in the display data RAM being controlled.

6. FUNCTIONAL DESCRIPTION

	Pag	e Add	lress		Data					4	gra	y-scale di	spla	y				ſ	Line		Cor	nmor	out	out	COM
D4	D3	D2	D1	D0				Wł	nen t	he c	lispl	av start lir	ne is	set	to 1	1H			Addres	s	rota	e: No ation	rmai		Output
				-		4			-		-1	.,								-				·····	
					D1,D0														00H			\cap			COM0
0	0	0	0	0	D3,D2														01H						COM1
Ŭ	0	Ŭ	Ŭ	Ŭ	D5,D4							Page 0							02H						COM2
					D7,D6														03H						COM3
					D1,D0														04H						COM4
0	0	0	0	1	D3,D2														05H						COM5
0	0	0	0		D5,D4							Page 1							06H						COM6
					D7,D6							_							07H						COM7
					D1,D0														08H						COM8
_	0	_	4	0	D3,D2														09H		Se				COM9
0	0	0		0	D5,D4							Page 2							0AH		line				COM10
					D7,D6							Ű							0BH		80				COM11
					D1,D0														0CH		1				COM12
~	0	_			D3,D2														0DH						COM13
0	0	0	1	1	D5,D4							Page 3							0EH						COM14
					D7,D6														0FH						COM15
					D1.D0														10H		•	↓	+		COM16
0	0		~	0	D3,D2														11H		•	-			COM17
0	0	1	0	0	D5,D4							Page 4							12H						COM18
					D7,D6														13H						COM19
					D1.D0														14H		1				COM20
	~				D3,D2														15H						COM21
0	0	1	0	1	D5.D4							Page 5							16H		~	1			COM22
					D7.D6							. age e							17H		St	art			COM23
<u> </u>					, -																				
			-			-																			
			-																						· · ·
		-	-			-																			
		I	I	[D1.D0														48H		1				COM72
					D3.D2														49H						COM73
1	0	0	1	0	D5.D4							Page 18							4AH						COM74
					D7 D6							r age ro							4BH						COM75
					D1 D0													\vdash	4CH						COM76
					00,10 רח גח														40H			↓			COM77
1	0	0	1	1	D5,D2							Page 10													COM78
					D3,D4							i aye 19							4L17			$\left(\right)$			COM79
1	0	1	0	0								Page 20							4111		•	\sim			COMS
	0	<u> </u>	0	U	01,00	0	5	Ņ	ę	4	2	1 age 20	A	В	Ö	Ω	ш	μ	0	0		Ę	SS	7	
						0	0	0	0	0	٩ 0		LL LC	+	3 F	Ц	L L	ЦC		0	DC	nlu	ldre.	Acc	esses to line 81
						Ē	Ľ.	Ē	F(Ē	F/		30 (1 02	00	3 02	1 0,	200	-	ŏ	4	ŭ.	Ac	inde	pendent from the
						0	5	2	ŝ	4	ß		:25(25	252	25	254	:25			Ŧ			add	ress
						БÜ	Щ	ЦÜ	ВÜ	ШÜ	ВÜ		БÜ	ВÜ	БÜ	ËG	ВÜ	ЩÜ	LC		õ				
						S	S	S	S	S	S		S	S	S	S	S	S	1						

Fig.6.5 4 Gray-scale Display

6. FUNCTIONAL DESCRIPTION





6.3 Oscillator circuit

A display clock is generated by the CR oscillator. The oscillator circuit is enabled only when M/S = HIGH and CLS = HIGH. Oscillation starts after input of the built-in oscillator circuit ON command input.

When CLS = LOW, oscillation stops, and display clock is input from the CL pin.

In case of using external clock, the external clock must be stopped at LOW when you stop it.

6.4 Display timing generation circuit

Timing signals are generated from the display clock to the line address circuit and display data latch circuit. Synchronized with display clock, display data is latched in display data latch circuit, and is output to the segment drive output pin. Reading of the display data into the LCD drive circuit is completely independent of access from the MPU to the display data RAM. Accordingly, asynchronous access to the display data RAM during LCD display does not give any adverse effect; like as flicker.

Furthermore, the display clock generates internal common timing, liquid crystal alternating signal (FR), field start signal (SYNC) and drive pattern signal (F1 and F2).

The FR, after initialized by the RES pin, normally generates 2-frame alternating drive system drive waveform to the liquid crystal drive circuit. The n-line reverse alternating drive waveform is generated for each $4 \times (a+1)$ line by setting data on the n-line reverse drive register. When there is a display quality problem including crosstalk, the problem may be solved using the n-line reverse alternating drive.

Execute liquid crystal display to determine the number of lines "n" for alternation.

When you want to use the S1D15721 Series in multi-chip configuration, supply display timing signal (FR, SYNC, F1, F2, CL, DOF) to the slave side from the master side. Table 6.5 shows the statuses or FR, SYNC, F1, F2, CL, DOF.

Table 6.5

	Operating mode	CL	FR, SYNC, F1, F2, DOF
Master (M/S = HIGH)	Built-in oscillator circuit enabled (CLS = HIGH)	Output	Output
	Built-in oscillator circuit disabled (CLS = LOW)	Input	Output
Slave (M/S = LOW)	Built-in oscillator circuit enabled (CLS = HIGH)	Input	Input
	Built-in oscillator circuit disabled (CLS = LOW)	Input	Input

6.5 Liquid crystal drive circuit

6.5.1 SEG Drivers

Select and output one level out of the five levels of V2, V1, VC, MV1 and MV2.

6.5.2 COM Drivers

Select and output one level out of the three levels of V3, VC and Vss.

For Series S1D15721, the COM output scanning direction can be set by the Select Common Output Status command. (See Table 6.6.) Therefore, IC arrangement comes to be less restricted when the LCD module is assembled.

Table 6.6

Status	COM scanning direction											
Normal	COM 0	\rightarrow	COM 79	\rightarrow	COMS							
Reverse	COM 79	\rightarrow	COM 0	\rightarrow	COMS							

6.5.3 COMS

This is the common output circuit for icon line. Select and output one level out of the three-value levels of V3, VC and Vss according to the driver control signal decided by the decoder.

Common outputs are made not by the Set Display Duty command and the Select Display Start Line command immediately before a screen is changed.

For this IC, the 4-line simultaneous selection drive system (MLS) has been adopted, and the selection period equivalent to Display 4 lines is necessary even for COMS 1 Line.

6.5.4 Dummy Selection Period

Immediately after COMS has been selected, the selection period equivalent to Display 4 lines is provided as dummy. Therefore, the relationship between the number of display lines 1 (including COMS) set up by the set the number of display line command and display duty (1 selection period length of liquid crystal line sequential drive for frame cycle) is

$$duty = \frac{1}{(l+3+4)} = \frac{1}{(l+7)}$$

Some liquid crystal display patterns allow reduction of cross talk by changing the SEG output during dummy selection period using the set the display mode command

6.6 Power supply circuit

This is a power supply circuit to generate voltage required for liquid crystal drive, and is characterized by a low power consumption. It consists of a step-up circuit, V3 voltage regulating circuit and liquid crystal drive voltage generating circuit, and is enabled only during master operation. During slave operation, following 3 control bits should be LOW. The power supply circuit uses the power control set command to provide an on/off control of step-up circuit, V3 voltage regulating circuit and liquid crystal drive potential generating circuit. This allows a combined use of the external power supply and part of built-in power supply functions. Table 6.7 shows functions controlled by the 3-bit data of the control set command, and Table 6.8 shows reference combinations. Also, by use of the magnification of amplification changing over command, it is possible to select the amplifying magnification from five different steps. The power supply circuit is enabled only during master operation.

Enabled only in master operation.

Table 6.7	Control by	3-bit data	of the	control	set	command

	Itom	State		
	Item	"1"	"0"	
D2	Step-out circuit control bit	ON	OFF	
D1	V3 voltage regulator circuit (V3 regulator circuit) control bit	ON	OFF	
D0	LCD driving voltage generating circuit (LCDV circuit) control bit	ON	OFF	

Table 6.8	Reference	combination
	Reference	COMDINATION

Circuits used	D2	D1	D0	Step-up circuit	V ₃ regulator circuit	LCDV circuit	Eternal input power supply
① Use of all built-in power supplies	1	1	1	Enable	Enable	Enable	_
② V3 regulating circuit and LCDV circuit only	0	1	1	Disable	Enable	Enable	Vout *2
③ LCDV circuit only	0	0	1	Disable	Disable	Enable	V3
④ External power supply only	0	0	0	Disable	Disable	Disable	V3,V2,V1,VC,MV1, MV2

*1 Any combinations other than the above are not available.

*2 In case of ⁽²⁾, the V₃ voltage is generated from VOUT. Input the VOUT voltage that allows you to secure stable V₃ voltage continuously.

6.6.1 Amplification circuit

By use of the amplification circuit being built into the S1D15721 Series, it is possible to make amplification of the electric potential between VDD2 - Vss onto quintuple amplification, quadruple amplification, triple amplification or double amplification. Also, by use of the relevant command, it is possible to select either one from the quintuple amplification, quadruple amplification, triple amplification, double amplification and equal amplification.

① When using the quintuple-boosting, connect the capacitor C1 between CAP1+ \Leftrightarrow CAP1-, between CAP2+ \Leftrightarrow CAP2-, between CAP3 \Leftrightarrow CAP1-, between CAP4+ \Leftrightarrow CAP2- and between VDD2 \Leftrightarrow VOUT before use.

② When using the quadruple-boosting, connect the capacitor C1 between CAP1+ ⇔ CAP1-, between CAP2+ ⇔ CAP2-, between CAP3+ ⇔ CAP1- and between VDD2 ⇔ VOUT and short-circuit the CAP4+ pin and the VOUT pin before use.

③ When using the triple-boosting, connect the capacitor C1 between CAP1+ \Leftrightarrow CAP1-, between CAP2+ \Leftrightarrow CAP2- and between VDD2 \Leftrightarrow VOUT and short-circuit the CAP4+ pin, CAP3+ pin and the VOUT pin before use.

(a) When using the double-boosting, connect the capacitor C1 between CAP1+ \Leftrightarrow CAP1- and between VDD2 \Leftrightarrow VOUT, open the CAP2- pin and short-circuit the CAP4+ pin, CAP3+ pin, CAP2+ pin and the VOUT pin before use.



* Set the voltage range of the VDD2 so that the voltage of the VOUT pin may not exceed the absolute maximum rating.

6.6.2 V3 Voltage Regulating Circuit

VOUT generated from the step-up circuit or VOUT input from the outside produces liquid crystal drive voltage VC via the voltage regulating circuit.

The S1D15721 series has high accuracy constant voltage source and allows adjustment of the V₃ voltage, using the 8-level V₃ adjust voltage command and 128-level electronic volume command. The liquid crystal drive voltage can be adjusted with high accuracy, using command only, without additional external parts. This makes it possible to provide a high precision liquid crystal drive voltage regulation only by the command without adding any external parts.

6.6.2.1 Electronic volume

Setting data in the 7-bit electronic volume register using the electronic volume command takes 1 state out of 128 states.

Table 6.9 shows the value of α by setting the data in the electronic volume register.

D6	D5	D4	D3	D2	D1	D0	α	Voltage V3
0	0	0	0	0	0	0	0	Small
0	0	0	0	0	0	1	1	1
0	0	0	0	0	1	0	2	
			•	•			•	
			•				•	
			•				•	
1	1	1	1	1	0	1	125	
1	1	1	1	1	1	0	126	↓ ↓
1	1	1	1	1	1	1	127	Large

Та	ble	6.9
----	-----	-----

6.6.2.2 Adjust V3 voltage

The 3-bit register of the V₃ adjust voltage command allows selection of the V₃ voltage range from eight states. Table 6.10 shows the V₃ voltage output range at 25°C. The V₃ voltage can be set in a wide range according to register value. Set it to more than 5.6V, the minimum operating voltage.

D2	D1	D0	V3 voltage output range
0	0	0	4.20V to 6.95V
0	0	1	4.71V to 7.81V
0	1	0	5.36V to 8.89V
0	1	1	6.03V to 10.00V
1	0	0	6.89V to 11.43V
1	0	1	7.72V to 12.80V
1	1	0	8.77V to 14.55V
1	1	1	9.65V to 16.00V

Since the V₃ voltage adjusting circuit has temperature characteristics, calculation of the V₃ voltage at a certain temperature requires correction for the voltage value at 25°C. Set temperature characteristics of the V₃ voltage, using the set temperature gradient command.

Example: When V₃ = 10.0[V] at 25°C, the amount of correction at 35°C with the temperature gradient set at 0.06%/°C is 10[V] × {35-25}[°C] × (-0.06[%/°C]/100[%])=-0.06[V].

Therefore, the calculated value of the V3 voltage output at 35°C becomes 9.94[V].

The expression A.1 shows the V₃ output voltage at 25°C using the register value of the V₃ adjust voltage command and the setting α of the electronic volume register. Variations in manufacuture at 25°C is \pm 3 %,

			Unit [V]
Adjust V3 voltage Register value		ster value	V3 output voltage
D2	D1	D0	
0	0	0	$\textbf{4.196+0.0217}\times\alpha$
0	0	1	$\textbf{4.707+0.0244}\times\alpha$
0	1	0	5.361+0.0278 × α
0	1	1	$6.031+0.0313 imes \alpha$
1	0	0	6.893 + $0.0357 \times \alpha$
1	0	1	$7.720+0.0400 imes \alpha$
1	1	0	$8.773+0.0455 imes \alpha$
1	1	1	9.650+0.0500 × α

Formula A.1

	16						1	
	14	 						
	12						Ise range	
	10						voltage u	
V3	8						۸3 ۲3	
	6							5.6V
	4							
	2	 						
	0	32	6	64	96	12	7	
		Electr	onic Volur	me Value	α			

Fig.6.8

6.6.3 Liquid crystal drive voltage circuit

Voltages V3 is converted by resistive divider to produce V2, V1, VC, MV1 and MV2 voltages. V2, V1, VC, MV1 and MV2 voltages are impedance - converted by the voltage follower, and is supplied to the liquid crystal drive circuit. A bias ratio is chosen by the bias set command.

	D1	D0	D1	D0	D1	D0	
	0	0	0	1	1	0	
V2	6/8•V3		16/20•V3		14/16•V3		
V1	5/8•V3		13/20•V3		11/16•V3		
Vc	4/8•V3		10/20•V3		8/16•V3		
MV1	3/8•V3		7/20•V3		5/16•V3		
MV2	2/8	2/8•V3		4/20•V3		2/16•V3	

Table 6.11 LCD bias set command register contents

6.6.4 Temperature Gradient Selection Circuit

This circuit is used for selecting the temperature gradient characteristics of the liquid crystal drive supply voltage. The set temperature gradient command allows selection of temperature gradient characteristics from eight states. See Setting Temperature Gradient in 7.1 Command Description (27). Selecting temperature gradient characteristics matching temperature characteristics of the liquid crystal to be used enables you to configure the system without an external add-on device for correcting temperature characteristics.

6.6.5 Discharge

RES Setting LOW level for the pin input or inputting the discharge command discharges the capacitor connected externally. This command short-circuits each liquid crystal drive voltage to Vss with switching elements of low impedance. Perform external circuit control to prevent external power supply to VouT and liquid crystal drive voltage during discharging by referring to 7.3 Setup Example of Instructions. The voltage of the power supply system shorted with VDD2 and VDD2 increases due to the charge flowing in from the capacitor for boosting. Design the external circuit not to permit these voltages to exceed the absolute maximum ratings, using 6.7 Example of Power Supply Circuit Peripheral Circuitry as reference.



Fig.6.9 Location of Switching Elements for Discharge

6.7 Examples of the peripheral circuits of the power circuit





② V3 adjusting circuit and LCDV circuit VOUT external input (internal generation of VDI)



External power supply only
 External input (internal generation of VDI)



 ③ LCDV circuit only V3 external input (internal generation of VDI)
 VDD VOUT VDD2 CAP1+ CAP1-VDD CAP2+ VSS



 Connection example of smoothing capacitor for liquid crystal drive voltage
 In addition to connections in ① - ③ above, the following connection is also possible.



Fig.6.11

Descriptions	Symbol	Reference setting value [µF]
Capacity for supply voltage regulation	C1	1.0 to 4.7
Capacity for step-up circuits	C2	1.0 to 4.7
Liquid crystal drive voltage retaining (smoothing) capacitor	C3	0.47 to 4.7

Table 6.12 Examples of common reference settings

- *1: The optimal values of C1 and C2 vary depending on the liquid crystal panel to be driven. Using the above values as reference, display the pattern of high load in the actual equipment and carefully evaluate it before determining it. (Non-polarity capacitance can be applicable.)
- *2: If appropriate display quality is not obtained even after driving the built-in power supply circuit because the display panel is large, externally supply liquid crystal drive voltage without using the built-in power supply.
- *3: Connection of the liquid crystal drive voltage stabilizing capacitor C2 can be made by the method shown in Fig.6.11 ⑤, however, the capacity value and the connection method may affect the display quality. Display the pattern of high load in the actual equipment and carefully evaluate it before determining it.
- *4. While Discharge Command or RES is LOW, this IC discharges the charge on a capacitor connected to the outside of the IC to VDD2 in case of VOUT or to VSS in cases of V3 to MV2. Fully examine that a charge flown in from the VOUT system does not make the VDD2 potential exceed

the maximum rating by all means,

Carefully evaluate not to allow the voltage of the power supply shorted with VDD2 and VDD2 due to the charge flowing in from the VOUT power to exceed the absolute maximum rating and consider

- Connecting the zener diode between VDD2 and Vss (Fig.6.12)
- Using the power supply circuit that can absor the charge flowing in
- Reducing the capacity value for the capacitor and decreasing quantity of charge.



Fig.6.12 The example made into VDD=VDD2

6.8 Precautions in Mounting COG

When mounting the COG, there is a resistance component generated between the IC chip and external connection devices (capacitor and resistor) due to ITO wiring. This effect may cause deterioration in the quality of the liquid crystal display, leading to malfunction of the IC chip. When designing the module, consider the following three points and carefully conduct evaluations under actual use conditions.

6.8.1 Wiring Resistance of Boosting Pin

The booster circuit of this IC chip performs switching with the transistor of extremely low ON resistance. In COG mounting, wiring resistance of ITO enters the switching transistor serially, which controls the boost ability. Carefully consider wiring to each boost capacitor by making the ITO wiring as thick as possible.



[Load Current Characteristics of Built-in Booster Circuit (Reference Value)]

Load current characteristics of built-in booster circuit when there is no resistance or resistance of 100 Ω between each CAP pin and capacitor.

When the current IOUT is drawn from the VOUT pin, changes of boost efficiency at IOUT = 0 mA with the VOUT voltage set to 100% are shown.

6.8.2 Wiring Resistance of Power Supply Pin

Power supply voltage may drop instantaneously in synchronization with the timing of generating instantaneous current as in the time when the display clock is switched. If the ITO wiring resistance of the power supply pin is high at this time, power supply voltage in the IC chip may vary greatly, leading to malfunction. To supply stable power to the IC, decrease the wiring impedance of the power line as low as possible.

6.8.3 Creation of Module Sample by Changing the Sheet Resistance

Evaluate the sample of which ITO power resistance has been changed and use the one with sufficient operation margin.

6.9 Temperature sensor circuit

The S1D15721 Series IC has the built-in temperature sensor circuit equipped with the pin to output the analog voltage, which represents the -4.70 mV/°C (Typ.) temperature gradient. The suitable tone LCD display is enabled in a wide temperature range by inputting the electronic control resistor value sent from the MPU for the temperature sensor output value to control the LCD drive voltage V3. To perform master / slave operation, only master IC is enabled.

6.9.1 Analog Voltage Output

Inputting the temperature sensor ON command causes the analog voltage to be output from the SVD2 pin, which varies according to the temperature. To control liquid crystal drive voltage with higher accuracy, configure the system which can reduce variations in output voltage by allowing the MPU to give the feedback of values of the output voltage sampled under certain temperature and store them as reference voltage.

6.9.2 Precautions

(1) Noise influence

The temperature sensor circuit is operating depending on IC's logic operating voltage, i.e., SV22 voltage generated by the regulator operating in the VDI power supply system. This circuit is composed so that it is not affected by regular fluctuations in the VDI power supply system, but when a power noise occurs to the VDI supply voltage in a high-speed logic operation like writing in the RAM, the SV22 voltage is also affected by the noise sometimes.

To detect temperatures accurately, stop accessing from the MPU and observe the operating conditions stipulated at the AC timing when receiving outputs from the temperature sensor.

(2) Influence of mounting

The output SVD2 from the temperature sensor circuit is stipulated as the output voltage value to the IC's substrate potential Vss. When measuring the SVD2 potential in an actual system, you are requested to pay attention to the potential relations between the IC's substrate and the system GND.



Fig.6.14 Influence of Resistance R between System GND and Vss

When the resistance component R exists between the system GND and the IC's Vss pin, the IC's substrate potential Vss viewed from the system GND drops as follows:

 $\Delta V = \Sigma I \times R$ (ΣI : The total current consumed by the IC.)
Therefore, the temperature sensor output viewed from the system GND (SVD20 in Fig.6.14) is affected by ΔV to the temperature sensor output viewed from the IC's Vss (SVD21 in Fig.6.14).

To eliminate the affect of ΔV as much as possible, you are requested to design and use the temperature sensor circuit taking the following three points into account:

- When mounting the COG, reduce resistances such as ITO resistance between the system GND and the IC's Vss pin as much as possible.
- Reduce influences of external circuits on the IC as much as possible by storing the SVD2 voltage measured when the system is operated under a certain temperature as the reference voltage.

6.10 Reset circuit

When the $\overline{\text{RES}}$ input becomes LOW, this LSI is set to the initialized state. The following shows the initially set state:

- 1. Display : OFF
- 2. Display : normal mode
- 3. Display all lighting : OFF
- 4. Common output status : normal
- 5. Display start line: Set to 1st line
- 6. Page address: Set to 0 page
- 7. Column address: Set to 0 address
- 8. Display data input direction: Column direction
- 9. Column address direction : forward
- 10. n-line a.c. reverse drive: OFF (reverse drive for each frame)
- 11. n-line reverse drive register: (D4, D3, D2, D1, D0)=(0, 0, 0, 0, 0)
- 12. Display mode: 4 gray-scale display
- 13. Dummy select period display status: Display All lighting ON
- 14. Gray-scale pattern register: (D7, D6, D5, D4, D3, D2, D1, D0) = (*, 1, 0, 1, *, 0, 1, 0)
- 15. Display line number register: (D4, D3, D2, D1, D0) = (1, 0, 0, 1, 1) (display of 81 line)
- 16. Start spot (block) register: (D4, D3, D2, D1, D0) = (0, 0, 0, 0, 0) (COM0)
- 17. Read modify write: OFF
- 18. Built-in oscillation circuit: stop
- 19. Oscillation frequency register: (D3, D2, D1, D0) = (0, 0, 0, 0)
- 20. Power control register: (D2, D1, D0) = (0, 0, 0)
- 21. LCD drive voltage selection register: (D2, D1, D0) = (0, 0, 0)
- 22. LCD bias set register: (D1, D0) = (0, 0)
- 23. Electronic volume register: (D6, D5, D4, D3, D2, D1, D0) = (0, 0, 0, 0, 0, 0, 0)
- 24. Discharge: ON (only for when RES = LOW)
- 25. Power save: OFF
- 26. Temperature gradient register: $(D2, D1, D0) = (0, 0, 0) (-0.06/^{\circ}C)$
- 27. Register data in the serial interface: Clear
- 28. Temperature sensor OFF.
- 29. MLS AC driving method select register: (D4, D3) = (0,1)

When power is turned on, initialization by the $\overline{\text{RES}}$ pin is necessary. After initialization by the $\overline{\text{RES}}$ pin, each input pin must be controlled correctly.

Furthermore, when control signals from the MPU have a high impedance, the excessive current may flow to the IC.

The S1D15721 series discharges VOUT to VDD2 and liquid crystal drive voltage to Vss at RES the <u>pin</u> = LOW level. When using the external power supply for liquid crystal drive, do not supply external power RES during pin = LOW to prevent external power supply from shorting with VDD2 and Vss. At this time, in some power supply peripheral circuitry, the charge flowing in from the VOUT power increases the power voltage shorted with the VDD2 and VDD2. Using 6.6.5 Power Supply Peripheral Circuitry as reference, adopt the power supply peripheral circuitry that does not allow these power supplies to exceed the absolute maximum ratings.

7. COMMAND

The S1D15721 Series identifies data bus signals by a combination of A0, $\overline{\text{RD}}(\text{E})$ and $\overline{\text{WR}}(\text{R}/\overline{\text{W}})$. Interpretation and execution of the command are executed by the internal timing alone which is independent of the external clock. This allows high-speed processing.

The 80 series MPU interface allows the command to be started by entering the low pulse in the RD pin during reading and by entering the low pulse in the WR pin during writing.

The 68 series MPU interface allows a read state to occur by entering HIGH in the R/W pin, and permits a write state to occur by entering LOW. It also allows the command to be started by entering the high pulse in the pin E. (For timing, see the description of "10. Timing characteristics").

Accordingly, the 68 series MPU interface is different from 80 series MPU interface in that RD(E) is "1(H)" in the case of display data/read shown in the Command Description and Command Table. The following describes the commands, based on the example of the 80 series MPU interface:

When the serial interface is selected, enter data sequentially starting from D7.

7.1 Command Description

(1) Display ON/OFF

This command sets the display ON/OFF.

A0	$\frac{E}{RD}$	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Output level
0	1	0	1	0	1	0	1	1	1	0	Display OFF
										1	Display ON

After reset is done from the reset pin, the display is set to OFF.

(2) Display Normal/Reverse

This command allows the display ON/OFF state to be reversed, without having to rewrite the contents of the display data RAM. In this case, contents of the display data RAM are maintained.

	Е	R/W									
A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	1	1	0	RAM data = HIGH
											LCD ON Voltage (normal)
										1	RAM data = LOW
											LCD ON Voltage (reverse)

After reset is done from the reset pin, the display is set to NORMAL.

(3) Display All Lighting ON/OFF

This command forces all the displays to be turned on independently of the contents of the display data RAM. In this case, the contents of the display data RAM are maintained. In combination with the invert the display command, non-lighting display is also available.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	1	0	0	1	0	0	Normal display status
										1	Display all lighting

After reset is done from the reset pin, the display is set to normal rotation.

(4) Common Output Status Select

This command allows the scanning direction of the COM output pin to be selected. For details, see the description of "6.5.2 COM Drivers" in the Function Description.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Selected state	
0	1	0	1	1	0	0	0	1	0	0	Normal COM0 \rightarrow COM79	\rightarrow COMS
										1	Reverse COM79 \rightarrow COM0	$\rightarrow \text{COMS}$
							•.		1	C		NOD

After reset is done from the reset pin, the display is set to NORMAL.

(5) Display Start Line Set

The parameter following this command specifies the display start line address of the display data RAM shown in Fig.6.5 and 6.6.

The display area is indicated in the direction where line address numbers are incremented, starting from the specified line address. If a dynamic change of the line address is made by this command, smooth scrolling in the longitudinal direction and page breaking are enabled. For details, see the description of "6.2.4 Line address circuit" in the Function Description.

0 1 0 1 0 0 0 1 0 1 0 Mode setting 1 1 0 L7 L6 L5 L4 L3 L2 L1 L0 Address set	A	E 0 RI	D	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
1 1 0 L7 L6 L5 L4 L3 L2 L1 L0 Address set	0) 1		0	1	0	0	0	1	0	1	0	Mode setting
	1	1		0	L7	L6	L5	L4	L3	L2	L1	L0	Address set

Set to the mode setting 00H at the time of resetting.

The setting range of the address parameter of the set display start line command in the 4-gray scale display differs from that in the binary display. The set display mode command allows selection between the 4-gray scale display and the binary display.

(i) When the display mode is a 4 gray-scale mode:

L6	L5	L4	L3	L2	L1	L0	Line address
0	0	0	0	0	0	0	00H
0	0	0	0	0	0	1	01H
			、	Ļ			\downarrow
1	0	0	1	1	1	0	4EH
1	0	0	1	1	1	1	4FH
	L6 0 0 1	L6 L5 0 0 1 0 1 0	L6 L5 L4 0 0 0 0 0 0 1 0 0 1 0 0	L6 L5 L4 L3 0 0 0 0 0 0 0 0 1 0 0 1 1 0 0 1	L6 L5 L4 L3 L2 0 0 0 0 0 0 0 0 0 0 1 0 0 1 1 1 0 0 1 1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Register setting at 50H or higher is not allowed.

(ii) When the display mode is binary:

L7	L6	L5	L4	L3	L2	L1	L0	Line address
0	0	0	0	0	0	0	0	00H
0	0	0	0	0	0	0	1	01H
				```	Ļ			$\downarrow$
1	0	0	1	1	1	1	0	9EH
1	0	0	1	1	1	1	1	9FH

Register setting at A0H or higher is not allowed.

#### (6) Page Address Set

This command specifies the page address corresponding to row address when MPU access to the display data RAM shown in Fig.6.5 and 6.6. For details, see the description of "6.2.3 Page address circuit and column address circuit" in the Function Description.

A0	$\frac{E}{RD}$	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	1	0	1	1	0	0	0	1	Mode setting
1	1	0	*	*	*	P4	P3	P2	P1	P0	Address setting

*: denote invalid bits.

P4	P3	P2	P1	P0	Page address
0	0	0	0	0	Page 0
0	0	0	0	1	Page 1
		`	L		$\downarrow$
1	0	0	1	0	Page 18
1	0	0	1	1	Page 19
1	0	1	0	0	Page 20

Set to the page address 00H at the time of resetting. Register setting at 15H or higher is not allowed.

#### (7) Column Address Set

This command sets the display data RAM column address given in Fig.6.5 and 6.6. For details, see the description of "6.2.3 Column address circuit" in the Function Description.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	0	0	0	1	0	0	1	1	Mode setting
1	1	0	C7	C6	C5	C4	C3	C2	C1	C0	Address setting

								Column
C7	C6	C5	C4	C3	C2	C1	C0	address
0	0	0	0	0	0	0	0	00H
0	0	0	0	0	0	0	1	01H
0	0	0	0	0	0	1	0	02H
			``	ŀ				$\downarrow$
1	1	1	1	1	1	1	0	FEH
1	1	1	1	1	1	1	1	FFH

Set to the column address 00H at the time of resetting.

#### (8) Display Data Write

This command allows the 8-bit data to be written to the address specified by the display data RAM. After writing, column address or page address is automatically incremented +1 by the Display Data Input Direction Select command.

This enables the MPU to write the display data continuously.

۵0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	0	1	1	1	0	1
1	1	0				Write	Data			

#### (9) Display Data Read

This command allows the 8-bit data to be read from the address specified by the display data RAM. After reading, column address or page address is automatically incremented +1 by the Display Data Input Direction select command. This enables the MPU to read multiple word data continuously.

It should be noted that one dummy reading is essential immediately after the column address or page address has been set. For details, see the description of "6.1.5 Access to display data RAM and internal register" in the Function Description. When the serial interface is used, display data cannot be read.

AO	E RD		D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	0	1	1	1	0	0
1	0	1				Read	Data			

#### (10) Display Data Input Direction Select

This command sets the direction where the display RAM address number is automatically incremented. For details, see the description of "6.2.3 Column address circuit" in the Function Description.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	0	0	0	0	1	0	0	Column
										1	Page

After reset is done from the reset pin, the display is set to column address direction.

#### (11) Column Address Set Direction

This command can reverse the relationship between the display RAM data column address and segment driver output shown in Fig.6.5 and 6.6. So you can reverse the sequence of segment driver output pins using this command. When the display data is written or read, the column address is incremented by (+1) according to the column address given in Fig.6.4 and 6.5. For details, see the description of "6.2.3 Page address circuit and Column address circuit" in the Function Description.

A0 RD WR D7 D6 D5 D4 D3	D2 D1 D0	Setting
0 1 0 1 0 1 0 0	0 0 0	Normal
	1	Reverse

After reset is done from the reset pin, the display is set to NORMAL.

#### (12) n-line Inversion Drive Register Set

This command sets the liquid crystal alternating drive reverse line count in the register. The line count to be set is 4 to 76 (19 states for each 4 lines). For details, see the description of "6.4 Display timing generation circuit" in the Function Description.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	0	0	1	1	0	1	1	0	Mode setting
1	1	0	*	*	0	N4	N3	N2	N1	N0	Line count setting

*: denote invalid bits.

N4	N3	N2	N1	N0	Reverse line count
0	0	0	0	0	4 (1 × 4)
0	0	0	0	1	8 (2 × 4)
			$\downarrow$		$\downarrow$
1	0	0	0	1	72 (18 × 4)
1	0	0	1	0	76 (19 × 4)

After resetting, the number of inverted lines is set to 4. Register value setting at 20 (13H) or higher is not allowed.

# (13) n-line Inverting Drive ON/OFF

This command provides ON/OFF control of n-line inverting drive.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	1	1	0	0	1	0	0	OFF
										1	ON
											Set to OFF a

(14) Display Mode Set

This command allows selection between the 4-gray scale display and the binary display and setting of the SEG output state during dummy selection period.

Structure of display data RAM in the 4-gray scale display differs from that in the binary display. For more information, see 6.2.1 Display RAM in Functional Description.

When the dummy selection period and full display lighting are selected, the same level as in full display lighting is output from all SEG during dummy selection. When the dummy selection period and full display lighting shut off are selected, the same level as in full display lighting shut off is output. Determine after adjusting to the display pattern of the liquid crystal panel and comparing the display quality.

0 1 0 0 1 1 0 0 1 1 0 Mode	A0 RD		R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
	0 1	1	0	0	1	1	0	0	1	1	0	Mode set
	1 1	1	0	*	*	*	*	*	*	K1	K0	State set

*: denote invalid bits.

K1	K0	State of selection
0		Dummy Selection Period Full display lighting
1		Dummy Selection Period Full display lighting shutoff
	0	4-gray scale mode
	1	Binary mode

Set to (K1, K0) = (0, 0) at the time of resetting.

## (15) Gray-scale Pattern Set

This command sets the level of gray-scale.

	Е	R/W									
A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	0	0	1	1	1	0	0	1	Mode set
1	1	0	*	G6	G5	G4	*	G2	G1	G0	Selection of
											gray-scale level

*: denote invalid bits.

Set the gray scale bit		G6	G5	G4		G2	G1	G0	Level of gray-scale select
(1, 0) with G6 to G4.	—	0	1	0	_		-	Ι	White
	—	0	1	1	—	_	_	—	
			$\downarrow$				$\downarrow$		$\downarrow$
	_	1	1	0			_	_	Black
Set the gray scale bit		G6	G5	G4		G2	G1	G0	Level of gray-scale select
Set the gray scale bit (0, 1) with G2 to G0.		G6	G5	G4	_	<b>G2</b> 0	<b>G1</b> 0	<b>G0</b> 1	Level of gray-scale select White
Set the gray scale bit (0, 1) with G2 to G0.		G6	G5	G4		<b>G2</b> 0 0	<b>G1</b> 0 1	<b>G0</b> 1 0	Level of gray-scale select White
Set the gray scale bit (0, 1) with G2 to G0.		G6 	G5 — ↓	G4 	_	<b>G2</b> 0 0	<b>G1</b> 0 1 ↓	<b>G0</b> 1 0	Level of gray-scale select White ↓

(16) Display Line Number Set

This command allows change of the number of display lines. Driving the number of lines required for display provides liquid crystal drive at lower power consumption. Display is provided in the desired location on the panel (continuous COM pin + COMS pin in 4 lines).

This command is used with a pair of the display line number set parameter and start point (block) parameter, so be sure to set both parameters so that one of them will immediately follow the other.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	0	1	1	0	1	1	0	1	Mode set
1	1	0	*	*	*	U4	U3	U2	U1	U0	Display Line Number Set
1	1	0	*	*	*	S4	S3	S2	S1	S0	Start point set

*: denote invalid bits.

• Set number of display line register

The number of display lines can be set from 5 (4 lines + COMS) to 81 lines (80 lines + COMS) in steps of 4 lines.

The relationship between the number of display lines and display duty (1 selection period length of liquid crystal line sequential drive for fram cycle) is

$$duty = \frac{1}{(l+7)}$$

U4	U3	U2	U1	U0	Number of display lines	Display duty
0	0	0	0	0	5	1/12
0	0	0	0	1	9	1/16
		$\downarrow$				
1	0	0	1	0	77	1/84
1	0	0	1	1	81	1/88

After resetting, the range is set to (U4, U3, U2, U1, U0) = (1, 0, 0, 1, 1) 81-line display. Register value setting at (1, 0, 1, 0, 0) (14H) or higher is not allowed.

• Start point (block) register set parameter

Use this parameter to set 5-bit data in the start point (block) register. Then one of 20 start point blocks will be determined.

Use the Display Start Line Set command (5) for display scroll. Do not use this command for display scroll.

S4	<b>S</b> 3	S2	<b>S</b> 1	<b>S0</b>	Start point set						
					Common output status	Common output status					
					select = normal	select = reverse					
0	0	0	0	0	0 (COM0 to 3)	19 (COM79 to 76)					
0	0	0	0	1	1 (COM4 to 7)	18 (COM75 to 72)					
0	0	0	1	0	2 (COM8 to 11)	17 (COM71 to 68)					
		$\mathbf{k}$			$\downarrow$	$\downarrow$					
1	0	0	1	0	18 (COM72 to 75)	1 (COM7 to 4)					
1	0	0	1	1	19 (COM75 to 79)	0 (COM3 to 0)					

Set to 0 block (S4, S3, S2, S1, S0) = (0, 0, 0, 0, 0) at the time of resetting. Register value setting at (1, 0, 1, 0, 0) (14H) or higher is not allowed.

[Setup example of set the number of display line command] (in case of "common output status select" = Normal)

Setup example 1: When the display is set to 45 lines (1/52 duty) and the start point is to 1 (COM4 to 7), the display of 45 lines appears from COM4-47 + COMS

Setup example 2: When the display is set to 65 lines (1/72 duty) and the start point is to 16 (COM64 to 7), the display of 65 lines appears from COM64-79, COM60-47 + COMS.

Following COM79, COM0 is selected and COMS is selected at the end.

As the most suitable voltage for liquid crystal drive changes by changing the number of display lines, reset to the voltage that makes the display most suitable with the electronic volume.

If the COM pin is not used in common to master and slave in operation of multiple chips of master/slave (top and bottom two-screen drive of SEG 256 lines, COM 81 lines + 81 lines), the difference in the number of display lines between master and slave causes a difference in the density of display, depending on the display area. Be sure to set to the same number of display lines.

#### (17) Read Modify Write

This command is paired with end command for use. If this command is entered, the column address is not changed by the Display Data Read command. It can be incremented +1 by the Display Data Read command alone. This states retained until the End command is input. If the End command is input, the column address goes back to the address when the Read Modify Write command is input. This function reduces the MPU loads when changing the data repeated in the specific display area such as blinking cursor.

۵0	E		D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	0	0
						A ft				

After reset, read modify write mode is not available.

A command other than display data Read/Write command can be used in the Read Modify Write mode. However, you cannot use the column address set command.

• Sequence for cursor display



Fig.7.1

# (18) End

This command releases the read modify write mode and gets column address back to the initial address of the mode.



.

#### (19) Built-in Oscillator Circuit ON/OFF

This command starts the built-in oscillator circuit operation. It is enabled only in the master operation mode (M/S=HIGH) when built-in oscillator circuit is valid (CLS=HIGH).

An internal clock is required to operate the built-in power supply. To use the built-in oscillation circuit, execute the built-in oscillation circuit ON command before the set power control command. To turn off the internal oscillation circuit, it is necessary to shut off the built-in power, using the set power control command, and discharge the capacitor connected externally, using the discharge command, beforehand.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Built-in oscillator circuit
0	1	0	1	0	1	0	1	0	1	0	OFF
										1	ON

Set to OFF after resetting.

## (20) Built-in Oscillator Circuit Frequency Select

This command sets the built-in oscillator circuit frequency.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	0	1	0	1	1	1	1	1	Mode setting
1	1	0	*	*	*	*	F3	F2	F1	F0	CL frequency

				Built-in frequ	oscillation ency fCL	n circuit [kHz]	Frame f	requency	ffr [Hz]
F3	F2	F1	F0	Min.	Тур.	Max.	81-line	65-line	33-line
							display	display	display
0	0	0	0	386	420	454	199	243	438
0	0	0	1	317	345	374	164	200	360
0	0	1	0	278	303	328	143	175	315
0	0	1	1	243	264	286	125	153	275
0	1	0	0	225	248	271	117	143	258
0	1	0	1	202	223	243	105	129	232
0	1	1	0	187	206	225	98	119	215
0	1	1	1	172	189	207	89	109	197
1	0	0	0	165	184	203	87	107	192
1	0	0	1	153	171	188	81	99	178
1	0	1	0	145	162	178	77	94	168
1	0	1	1	136	152	167	72	88	158
1	1	0	0	130	146	163	69	85	153
1	1	0	1	123	138	154	65	80	144
1	1	1	0	117	133	148	63	77	138
1	1	1	1	111	126	140	60	73	131

*: (F3, F2, F1, F0) = (0, 0, 0, 0) is set after resetting.

* The table above shows the values at 25°C and Min. and Max. indicate manufacturing variations in the built-in oscillation circuit frequency.

* The fFR indicates frame frequency when the built-in oscillation circuit frequency is a typical value, not the frequency of the FR signal. For the relationship between fCL and fFR, see 9. DC Characteristics and Table 9.9.

#### (21) Power Control Set

This command sets the built-in power supply circuit function. For details, see the description of "6.6 Power supply circuit" in the Function Description.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	0	0	1	0	0	1	0	1	Mode set
1	1	0	0	0	0	0	0	W2	W1	W0	Set state

W2	W1	W0	Selected state
0			Step-up circuit: OFF
1			Step-up circuit: ON
	0		V3 adjusting circuit: OFF
	1		V3 adjusting circuit: ON
		0	LCDV circuit: OFF
1		1	LCDV circuit: ON

V3 adjusting circuit: V3 voltage adjusting ciruit,

LCDV circuit: liquid crystal drive voltage generation circuit Set to (W2, W1, W0) = (0, 0, 0) after reacting

Set to (W2, W1, W0) = (0, 0, 0) after resetting.

An internal clock is required to operate the built-in power supply circuit. If the built-in oscillation circuit is used, execute the built-in oscillation circuit ON command before the set power control command. To use the built-in oscillation circuit, operate the built-in oscillation circuit and input to the CL pin before the set power control command. When the clock stopped during built-in power circuit operating, abnormal display may appear. Therefore don't stop built-in oscillator or external clock during built-in power circuit operation.

To operate the IC on master-slave configuration, the built-in power supply circuit cannot be used. Set the parameter (0, 0, 0), using the set power control command.



A built-in oscillator used An external oscillator used

Fig.7.3

#### (22) Adjust V3 voltage

Select the V3 voltage range out of 8 states, using this command.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	0	0	1	0	1	0	1	1	Mode setting
1	1	0	*	*	*	*	*	V2	V1	V0	Set the adjustable range

*: denote invalid bits.

			V3 voltage
V2	V1	V0	output range
0	0	0	4.20V to 6.95V
0	0	1	4.71V to 7.81V
0	1	0	5.36V to 8.89V
0	1	1	6.03V to 10.00V
1	0	0	6.89V to 11.43V
1	0	1	7.72V to 12.80V
1	1	0	8.77V to 14.55V
1	1	1	9.65V to 16.00V

Output voltage value at  $25^{\circ}$ C (V2, V1, V0) = (0, 0, 0) is set after performing reset.

# (23) LCD Bias Set

With this command, the bias ratio of voltage required for a liquid crystal drive is chosen.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	1	0	1	0	0	0	1	0	Mode setting
1	1	0	0	0	0	0	0	0	B1	B0	Bias ratio setting

B1	B0	Bias ratio
0	0	1/8
0	1	1/6.7
1	0	1/5.3

(B1, B0)=(0, 0) are setup after reset. Register setting at 03H is not allowed. (24) Electronic Volume

This command controls liquid crystal drive voltage V₃ issued from the built-in liquid crystal power supply V₃ voltage regulating circuit, and adjusts the liquid crystal display density. For details, see the description of "6.6.2 V₃ Voltage Regulating Circuit" in the Function Description.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	1	0	0	0	0	0	0	1	Mode setting
1	1	0	*	R6	R5	R4	R3	R2	R1	R0	Electronic Volume setting

*: denote invalid bits.

When a 7-bit data to the electronic volume register is set by this command, V3 assumes one state out of voltage values in 128 states.

R6	R5	R4	R3	R2	R1	R0	V3
0	0	0	0	0	0	0	Smaller
0	0	0	0	0	0	1	
0	0	0	0	0	1	0	
			``	L			$\downarrow$
1	1	1	1	1	1	0	
1	1	1	1	1	1	1	Larger
				Afta	r raca	tting	(D6 D5 D/ D3 D

After resetting, (R6, R5, R4, R3, R2, R1, R0) are set to 00H.

#### (25) Discharge ON/OFF

This command is discharges the capacitors connected to the power supply circuit. This command is used when the system power of this IC is turned off, and the display line number is changed. See the description of 7.3.3 Power Supply OFF and 7.3.4 Changing the Number of Line in the 7.3 Instruction Setup: Reference.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	1	1	1	0	1	0	1	0	Discharge OFF
										1	Discharge ON

After resetting, discharge OFF is set.

However, Discharge is operated for the RES=LOW period.

When power is externally supplied to any of VOUT, V3, V2, V1, VC, MV1, or MV2, be sure to execute this command after setting the external power supply to the state of high impedance.

#### (26) Power Saving

When the IC is placed in the power-saving mode with this command and there is no access from the MPU, current consumption can be reduced to the value close to static current.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Power save mode
0	1	0	1	0	1	0	1	0	0	0	OFF
										1	ON

In the power save mode, display data and operation before power saving are maintained. Access to the display data RAM from the MPU is also possible.

In the power save mode, the following occurs:

Stop of oscillator circuit

Stop of LCD power supply circuit

Stop of all liquid crystal drive circuit (Vss level output is issued as the segment and common driver output).

The power save OFF command releases the power save mode. The system goes back to the state before the power save mode.

If external oscillator circuit is used, the built-in booster circuit operates even in the power save mode. To reduce the current consumption during power saving by turning off the built-in booster circuit, either as following operations is required after entry to the power save mode.

(1) external clock is stopped

(2) built-in booster circuit is stopped by power control set command

To quit from power save state, either as following operations is required before power save OFF command.

(1) external clock is started.

(2) built-in booster circuit is started by power control set command

When the external power supply is used, it is recommended to stop the external power supply circuit function when the power save mode is started. For example, when each level of the liquid crystal drive voltage is given from the external resistive divider circuit, it is recommended to add a circuit to cut off the current flowing to the resistive divider circuit when power save function is started. The S1D15721 Series has a liquid crystal display blanking control control pin DOF, and the level goes LOW when power save function is started. You can use the DOF output to stop the external power supply circuit function.

#### (27) Temperature Gradient Set

The 3-bit data of this command is used to set the temperature gradient characteristics of the liquid crystal drive voltage output from the built-in power supply circuit from eight states. The temperature gradient of the liquid crystal drive voltage can be set according to the liquid crystal temperature gradient to be used. This eliminates the need of a temperature characteristics regulating circuit to be installed outside this IC (S1D15721 Series).

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	0	1	0	0	1	1	1	0	Mode setting
1	1	0	*	*	*	*	*	T2	T1	T0	Temperature gradient setting

*: denote invalid bits.

T2	T1	T0	Temperature gradient [%/ºC] (for reference)
0	0	0	-0.06
0	0	1	-0.08
0	1	0	-0.10
0	1	1	-0.11
1	0	0	-0.13
1	0	1	-0.15
1	1	0	-0.17
1	1	1	-0.18
			(T2 T1

(T2, T1, T0)= (0,0,0) is set after resetting.

#### (28) Status Read

This command reads out the temperature gradient select bit set on the register.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	1	0	0	0	1	1	1	0	Mode setting
1	0	1	*	*	*	*	*	T2	T1	Т0	Value of temperature gradient read

*: denote invalid bits.

Т2	T1	T0	Temperature gradient [%/°C] (for reference)
0	0	0	-0.06
0	0	1	-0.08
0	1	0	-0.10
0	1	1	-0.11
1	0	0	-0.13
1	0	1	-0.15
1	1	0	-0.17
1	1	1	-0.18

#### (29) Temperature sensor ON/OFF

The ON/OFF of the temperature sensor is set by this command.

Turning on the temperature sensor does causes no problem even when output from the temperature sensor circuit is not used, however, operating current of the temperature sensor circuit is steadily consumed.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Setting
0	1	0	0	0	1	0	1	0	0	0	Temperature sensor OFF
										1	Temperature sensor ON

The temperature sensor is set to OFF after performing reset.

#### (30) MLS drive selection

This command is used to select MLS drive method and liquid crystal AC drive method. Select the most suitable drive method for the display pattern.

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0	Command
0	1	0	1	1	1	0	0	1	1	1	Mode setting
1	1	0	*	*	*	P4	P3	0	1	1	Driving method set

* denote invalid bits.

P4	P3	_	P1	P0	Drive method
0		—			n-line inversion Frame inversion overlap ON
1					n-line inversion Frame inversion overlap OFF
	0	_			MLS dispersion drive
	1				MLS non-dispersion drive

After resetting, (P4, P3) is set to (0, 1).

#### • n line inversion

Frame inversion overlap OFF

Controlled by the parameter P4. Enabled only when n line inversion drive is ON.

Deviation can be produced in liquid crystal AC drive, depending on combination of the number of display lines and the number of lines of n line inversion, which could cause dark and light streaks. This function reduces deviation in liquid crystal AC drive and dark and light streaks of display by overlapping the n line inversion with the frame inversion.

• MLS dispersion drive / non-dispersion drive

Controlled by the parameter P3.

For this IC, the 4-line simultaneous selection MLS dispersion drive method has been adopted. The common output pin outputs a signal at the same time when the display lines are selected four times in 1 frame in 4 lines.

For non-dispersion drive, the common output pin outputs a signall by selecting four times continuously. It is recommended to use this drive if the display is frequently changed.

For dispersion drive, the common output pin outputs a signall by selecting four times at equal intervals in a frame. Compared to non-dispersion drive, higher contrast can be obtained basically, however, the display flicker may be caused in the drive in which animation is displayed.

In either function, determine to turn ON/OFF after evaluating the display quality in a comprehensive manner, including actual display pattern flicker and cross talk. The frame frequency from which optimal frequency can be obtained may be switched when the function is turned ON/OFF. Use the select built-in oscillation circuit command or change the clock frequency supplied externally to drive at an appropriate frame frequency.

#### (31) NOP

This is a Non-Operation command.

	Е	R/W								
A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	1

# 7.2 Command Table

Table 7.1	Table of commands in S1D15721 s	series
Table 7.1	Table of commands in S1D15/21 s	series

					Со	mma	nd o	code	•				
	Command	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
(1)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD display ON/OFF control.
												1	0:OFF, 1:ON
(2)	Display Normal/Reverse	0	1	0	1	0	1	0	0	1	1	0	LCD display normal/reverse
												1	0: Normal, 1: Reverse
(3)	Display All Lighting	0	1	0	1	0	1	0	0	1	0	0	Display All Lighting
	ON/OFF											1	0: Normal display, 1: All ON
(4)	Common Output Status	0	1	0	1	1	0	0	0	1	0	0	Selects COM output scan
	Select											1	direction.
(-)		-											0: Normal, 1: Reverse
(5)	Display Start Line Set	0	1	0	1	0	0	0	1	0	1	0	Sets display start line.
(2)		1	1	0		Dis	play	start	line	addr	ess		
(6)	Page Address Set	0	1	0	1	0	1	1	0	0	0	1	Sets the display RAM page
(=)	<u> </u>	1	1	0	*	*	*		Page	ado	Iress	; 	address.
(7)	Column Address Set	0	1	0	0	0	0	1	0	0	1	1	Sets the display RAM column
(0)		1	1	0			colun	nn A	ddres	ss Se	et		address.
(8)	Display Data Write	0	1	0	0	0	0	1	1	1	0	1	Writes data to the display RAM.
(0)		1	1	0			<u> </u>	Vrite	s dat	a			
(9)	Display Data Read	0	1	0	0	0	0	1 	1	1	0	0	Reads data to the display RAM.
(4.0)	Disalary Data Issuet	1	0	1	4			kead	s dat	a	_		Disalas DAM data isaast disaatias
(10)	Display Data Input	0	1	0	1	0	0	0	0	1	0	0	Display RAIN data input direction
	Direction Select											1	0: Column direction,
(11)	Column Address Cot	0	4	0	4	0	4	0	0	0	0	0	Compatible with display DAM
(11)	Column Address Set	0	1	0	1	0	1	0	0	0	0	0	
	Direction											I	
(12)	n-line Inversion Drive	0	1	0	0	0	1	1	0	1	1	0	n-line invert drive
(12)	Register Set	1	1	0	*	*	0		0 nvert	י line	ı cour	nt	Sets the line count
(13)	n-line Inversion Drive	0	1	0	1	1	1	0	0	1	0001	<u>n</u>	Resets the line invert drive
(13)	Resister ON/OFF	0		0	'			0	0		0	1	0: n-line OFE 1: n-line ON
(14)	Display Mode	0	1	0	0	1	1	0	0	1	1	0	Switches between dummy
( ' ')	Diopidy Mode	1	1	0	*	*	*	*	*	*	Mo	ode	selection in the state of display
			-	•									and 4-gray scale display/ binary
													display
(15)	Gray-scale Pattern Set	0	1	0	0	0	1	1	1	0	0	1	Selects the contrast of gray-scale
· · /	,	1	1	0			Gray	/-sca	le pa	ittern	l		bit (1,0),(0,1)
(16)	Display Line	0	1	0	0	1	1	0	1	1	0	1	
. ,	Number Set	1	1	0	*	*	*		Dis	play	line		Line Number set
		1	1	0	*	*	*		Sta	art sp	oot		Start spot set
(17)	Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increments the column address.
. ,													Increments +1 in the write mode.
													Does not increment in the read
													mode.
(18)	End	0	1	0	1	1	1	0	1	1	1	0	Resets read modify write
1													functions.

					Со	mma	nd o	code	)				
	Command	A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
(19)	Built-in Oscillator Circuit	0	1	0	1	0	1	0	1	0	1	0	Built-in oscillator circuit operation
	ON/OFF											1	0: OFF, 1: ON
(20)	Built-in Oscillator Circuit	0	1	0	0	1	0	1	1	1	1	1	Changes frequency of a built-in
	Frequency Select	1	1	0	*	*	*	*		Frequ	Jenc	у	oscillation circuit
(21)	Power Control Set	0	1	0	0	0	1	0	0	1	0	1	Selects built-in power supply
													operation state
(22)	Adjust V3 voltage	0	1	0	0	0	1	0	1	0	1	1	Sets the voltage range output
		1	1	0	*	*	*	*	*	Va	ran	ge	from the V3 adjusting circuit.
(23)	LCD bias set	0	1	0	1	0	1	0	0	0	1	0	Selects the bias ratio of the liquid
		1	1	0	*	*	*	*	*	*	bi	as	crystal drive voltage.
(24)	Electronic Volume	0	1	0	1	0	0	0	0	0	0	1	Electronic volume 128 states
		1	1	0	*		E	lectro	onic	volur	ne		
(25)	Discharge ON/OFF	0	1	0	1	1	1	0	1	0	1	0	Discharges Power supply circuit
												1	connection capacitor.
													0: OFF (normal), 1:ON
(26)	Power Save ON/OFF	0	1	0	1	0	1	0	1	0	0	0	Power Save 0: OFF, 1: ON
												1	
(27)	Temperature Gradient	0	1	0	0	1	0	0	1	1	1	0	Sets the temperature gradient of
	Set	1	1	0	*	*	*	*	*	Tempe	rature g	radient	the liquid crystal drive voltage 8
													levels
(28)	Status Read	0	1	0	1	0	0	0	1	1	1	0	Issues the temperature gradient
		1	0	1	*	*	*	*	*	Tempe	rature g	radient	select bit.
(29)	Temperature sensor	0	1	0	0	0	1	0	1	0	0	0	Operation of the temperature
	ON/OFF											1	sensor circuit
													0: OFF (normal), 1: ON
(30)	MLS drive selection	0	1	0	1	1	1	0	0	1	1	1	Sets the MLS drive method and
		1	1	0	*	*	*	Sta	atus	0	1	1	liquid crystal AC drive method
(31)	NOP	0	1	0	1	1	1	0	0	0	1	1	Non-operation command

# 7.3 Instruction Setup Example (Reference)

# 7.3.1 Initial setup



Notes: Numbers in parentheses correspond to those in the item of command description.

- *1: When supplying VOUT or V3 MV2 voltages externally, set them to the state of high impedance and turn on VDD and VDD2 power. When supplying VDI voltage externally, input at the same timing as VDD and VDD2.
- *2: When using the built-in VDI generaion circuit, cancel the state of reset after VDI voltage is started and stabilized. The wait time is proportional to the capacity value between VDI and VSS. Secure the wait time of 30 ms or more when VSS = VDD2 = 5.0V and the capacity value is  $4.7\mu$ F.
- *3: The contents of the display data RAM are undefined even in the state of initial setting following reset.
- *4: Set the state when performing initial setting and periodical command resetting (refreshing) even if default values after resetting are used, a recovery can be made from a sudden change of internal state resulted from excessive external noise.
- *5: It is not necessary to set if n line inverted drive is not used.
- *6: It is not necessary to set if the built-in oscillation circuit is not used.
- *7: It is not necessary to set if the built-in V3 voltage adjusting circuit is not used.
- *8: It is not necessary to set if the built-in liquid crystal drive voltage generation circuit (voltage follower) is not used.
- *9: When supplying external power from VOUT or V3 and using the built-in V3 voltage adjusting circuit or built-in liquid crystal drive voltage generation circuit, externally supply power before issuing the set power control command.

When the external power supply is started abruptly, the system power voltage may be changed due to capacity coupling of the bypass capacitor. To avoid a problem such as false recognition of a command, do not issue the command until charging of the bypass capacitor after turning on the external power supply is completed and each power voltage is stabilized.

7.3.2 Data display



Note:

* DDRAM contents are not determined after end of initialization. Write data to all the DDRAM used for display <All area which is set by "(5) Display start line set" and "(16) Display Line Number Set" command, and Page20 (correspond to COMS)>. See "(8) Display data write" in the "7.1 Command Description".

# 7.3.3 Power OFF



- Notes: This IC controls the circuits of the liquid crystal drive power supply system in the VDD2-VSSL power supply circuits. If VDD2-VSSL power supplies are cut off with the voltage remaining in the liquid crystal drive power supply system, the voltage that is not controlled will be output from the SEG and COM pins, which could cause display problem. Be sure to follow the above power supply OFF sequence.
- *10: Set to the state of high impedance.
- *11: Turning ON the discharge discharges the IC external capacitor connected to the VOUT, each CAP pin, V3, V2, V1, VC, MV1 and MV2 pins to the VDD2 and Vss. At this time, in some power supply peripheral circuitry, the discharge intensity flowing in increases the power potential shorted with the VDD2 and VDD2. To make sure that the potential of the VDD2 and power supply shorted with the VDD2 do not exceed its absolute maximum rating, take the following measures.
  - Use the power supply circuit that can absorb the discharge intensity to the VDD2 pin
  - Connect the zener diode between VDD2 and Vss;
  - Adjust the capacity value of each capacitor;
  - Add the external resistor for discharge between VOUT and VSS and between V3 and VSS to discharge by switching the external resistor; Following completion of discharge, disconnect the external resistor and turn off power after setting RES=LOW.
- *12: The threshold voltage of the liquid crystal 1[V] serves as an index.
- *13: In case of using external clock, the external clock must be stopped at LOW when you stop it.

#### 7.3.4 Change the Number of Line



Notes:

- *14: When the number of liquid crystal display lines is changed, the liquid crystal drive voltage from which optimal contrast is obtained changes. To avoid the problem of the display, for example, the display turns black for an instant, place in the power save mode in the above sequence and turn off the display once. Then set to obtain the optimal liquid crystal drive voltage before displaying again.
- *15: To change the liquid crystal drive voltage, discharge the capacitor for holding the voltage once. For discharge, see 7.3.3 Sequence for Turning OFF Power
- *16: Set to frame frequency with evaluating display quality.
- *17: Set to the number of n line inversion with evaluating display quality.
- *18: When power supply voltage for liquid crystal drive is supplied externally, set the necessary items in conformity to the functions of the built-in power supply used.

#### 7.3.5 Refresh



- Note: This IC holds the operating state by a command, however, it may change the internal state when excessive external noise enters. Measures are required to prevent noise generation or influence in terms of mounting and the system itself. To provide for a sudden, excessive external noise, it is recommended to refresh the operating state and the contents of display regularly.
- *19: When the IC chip enters the power-saving mode, the power save OFF command can be used to exit.
- *20: When the IC chip enters discharge state, the Discharge OFF command can be used to exit.
- *21: When the IC chip enters Read Modify Write state, the END command can be used to exit.
- *22: In case of S1D15721D01B000, when the IC chip enters Test mode, the NOP command can be used to exit.

# 8. ABSOLUTE MAXIMUM RATINGS

Table 8.	1

			Vss = 0V unless otherwise s	specified
Item		Symbol	Specified value	Unit
Power voltage (1)		Vdd	-0.3 to +6.0	V
Power voltage (2)		Vdd2	VDI to +6.0	
Power voltage (3) (requires external input	it)	Vdi	-0.3 to +3.6	
Power voltage (4)		V3, Vout	-0.3 to +18.0	
Power voltage (5)	V2	, V1, VC, MV1, MV2	-0.3 to V3	
Input voltage		Vin	-0.3 to VDD+0.3	
Output voltage		Vo	-0.3 to VDD+0.3	
Operating temperature (S1D15721D00B0	000)	Topr	-40 to +85	°C
Operating temperature (S1D15721D01B0	000)	Topr	-40 to +95	
Storage temperature bare chip		TSTR	-55 to +125	





- Notes: 1. Always keep the voltages of V3, V2, V1, VC, MV1 and MV2 in the following condition:  $V_3 \ge V_2 \ge V_{1\ge}$  $V_C \ge MV_1 \ge MV_2 \ge Vss$ . When inputting these voltages from outside, bring them to the high impedance status during resetting by RES pin and input voltages that satisfy the above condition after releasing the reset.
  - 2. For voltage of VOUT, always keep VOUT  $\ge$  VDD2. When inputting VOUT from outside, bring it to the high impedance status during resetting by RES pin and input a voltage that satisfies VOUT  $\ge$  V3+0.2V after releasing the reset. When VOUT is supplied externally, the VOUT should be High impedance state from VDD and VDD2 ON to the VOUT ON.
  - 3. If the LSI has been used in excess of the absolute maximum rating, it may be subjected to permanent breakdown. So in the normal operation, the LSI preferred to be used under the condition of electrical characteristics. If this condition is not met, LSI operation error may occur and LSI reliability may be deteriorated.

# 9. DC CHARACTERISTICS

# 9.1 DC Characteristics

Vss=0V, Vdd=5.0V  $\pm 10\%$  and Ta=-40 to +85 °C unless otherwise specified.

Ta=-40 to +85°C (S1D15721D00B000)

Ta=-40 to +95°C (S1D15721D01B000)

					Spe	ecified va	lue		Applicable
Iten	n	Symbol	Cond	ditions	Min.	Тур.	Max.	Unit	pin
Operating voltage (1)		Vdd	_		2.7	_	5.5	V	Vdd *1
Operating voltage (2)		Vdd2	-		Vdi	_	5.5		Vdd2
Operating voltage (3)		Vdi	requires exte	ernal input	2.7	_	3.3		Vdi
Operating voltage (4)		Vout	-		Vdd2	_	17.0		Vout
Operating voltage (5)		V3	-		5.6	_	17.0		V3 *2
High-level input voltage	e (1)	VIHC1	VDD=2.7V to	o 5.5V	0.8xVdd	_	Vdd		*3
Low-level input voltage	e (1)	VILC1			Vss	_	0.2xVdd		*3
High-level input voltage	e (2)	VIHC2	VDI=2.7V to	3.3V	0.8xVdd	_	Vdi		*7
Low-level input voltage	e (2)	VILC2			Vss	_	0.2xVdi		*7
Hysteresis voltage		Vн	VDD=5.0V		1.0	1.4	_		*4
High-level output voltage	ge (1)	VOHC1	VDD=2.7V	Іон=-25µА	0.8xVdd	_	Vdd		*5
Low-level output voltage	je (1)	VOLC1	to 5.5V	IoL= 25μA	Vss	_	0.2xVdd		*5
High-level output voltage	ge (2)	VOHC2	VDD=2.7V	Іон=-100μА	0.8xVdd	_	Vdd		*6
Low-level output voltag	je (2)	Volc2	to 5.5V	IoL= 100μA	Vss	—	0.2xVdd		*6
High-level output voltage	ge (3)	<b>Vонсз</b>	VDD=2.7V	Іон=-100μА	0.8xVdi	—	Vdi		*7
Low-level output voltage	je (3)	Volc3	to 3.3V	lo∟= 100μA	Vss	_	0.2xVdi		*7
Input leak current		LL	VIN=VDD or V	'ss	-1.0	_	1.0	μΑ	*8
Output leak current		Ilo			-3.0	—	3.0		*9
LCD driver ON resistar	nce	Ron	Ta=25°C	V3= 7.2V		3.5	7.0	kΩ	SEGn
				V3= 14.0V	—	1.8	3.6		COMn *10
Static current consump	otion	Iddq	Ta=25°C	Vdd = 3.0V		0.3	1	μΑ	Vdd *11
		Idiq		VDI = 3.0V	—	0.3	1	μΑ	Vdi
		l3Q		V3 = 16.0V	—	5	20		V3
Input pin capacity		CIN	Ta=25°C, f=1	MHz	—	8	16	pF	
Oscillation frequency	Built-in oscillation	fosc	Ta=25°C		386	420	454	kHz	*12
	External input		Max. frequer	ю	_	420	500		

#### Table 9.1

[Asterisked references]

- *1. Does not guarantee if there is an abrupt voltage variation during MPU access.
- *2. For VDI and V3 system operating voltage range, see Fig.9.6. Applicable when the external power supply is used._____
- *3. A0, D0 to D5, D6(SCL), D7(SI), RD(E), WR(R/W), CS, CLS, CL, FR, M/S, C86, P/S, RES, VDIS, TEST1, TEST2, TEST3, TESTA pins.
- *4. A0, D6(SCL), D7(SI),  $\overline{RD}(E)$ ,  $\overline{WR}(R/\overline{W})$ ,  $\overline{CS}$ , CL,  $\overline{RES}$  pins of S1D15721D01B000.
- *5. D0 to D7 pins.
- *6. CL p<u>ins</u>
- *7. FR, DOF, F1, F2 and SYNC pins
- *8. A0,  $\overline{RD}(E)$ ,  $\overline{WR}(R/\overline{W})$ ,  $\overline{CS}$ , CLS, M/S, C86, P/S,  $\overline{RES}$ , VDIS, TEST1, TEST2, TEST3, TESTA, TESTB pins.
- *9. Applicable when D0 to D5, D6(SCL), D7(S1), CL, FR, DOF, F1, F2 and SYNC pins have a high impedance.
- *10. Indicates the resistance when 0.1V voltage is applied between the output pin SEGn or COMn and each power supply (V2, V1, VC, MV1, MV2).

RON =  $0.1V/\Delta I$  (where  $\Delta I$  denotes current when 0.1V is applied when power is on).

- *11. Current values when VDIS = LOW.
- *12. For relations between the oscillation frequency and the frame frequency, see Table 9.9. Min. and max. of the built-in oscillation circuit indicate manufacturing variations in oscillation frequency, the typ. at the external input indicates the equal value of frame frequency and the built-in oscillation circuit frequency is a typ. value, and the max. value indicates the maximum operability.

	Itom	Symbol	Conditions	Sp	ecified val	ue	Unit	Applicable
	item	Symbol	Conditions	Min.	Тур.	Max.	Unit	pin
uit	Input voltage	Vdd2	double boosting	2.7	-	5.5	V	Vdd2
circ		Vdd2	triple boosting	2.7	—	5.5		
er (		Vdd2	quadruple boosting	2.7	—	4.2		
MO		Vdd2	quintuple boosting	2.7	—	3.4		
d u	Boosting output voltage	Vout		I	_	17.0		Vout
uilt-	Voltage adjusting circuit	V3	-	5.6	-	17.0		V3 *13
Bſ	operating voltage							

Table 9.2

*13 V3 voltage adjustment circuit is adjusted in the electronic volume range of motion.

#### 9.1.1 Dynamic current consumption value

While the indication operation is in progress and when the built-in power supply being turned on: The current value being consumed by the whole IC including the built-in power supply.

Indication mode: 4 gradations,  $f_{FR}=144Hz$ ,  $V_{DD} = V_{DD2}$ , n-line reversion 1/8 bias, When built-in oscillation is used

							Symb	ool: $ISS(1)$
Voo	Poorting	Va voltaga	1/81	Duty	1/65	Duty	Unit	Bomark
VDD	Boosting	vs voltage	Тур.	Max.	Тур.	Max.	Unit	Remark
5V	Triple	14V	398	664	363	605	μΑ	
		10V	392	654	357	595		
3V	Quintuple	14V	531	885	494	824		
	Quadruple	10V	429	715	398	663		

Table 9.3 Indications. All white indications *14	Table 9.3	Indications:	All white	indications	*14
--------------------------------------------------	-----------	--------------	-----------	-------------	-----

*14 When normally white liquid crystal panel is used. In normally black, all black.

							Symb	ol: ISS(1)
Vpp	Poorting	Va voltaga	1/81	Duty	1/65	Duty	Unit	Bomark
VDD	Boosting	vs voltage	Тур.	Max.	Тур.	Max.	Unit	Relliark
5V	Triple	14V	503	838	442	737	μΑ	*14
		10V	469	782	417	695		
3V	Quintuple	14V	684	1140	611	1018		
	Quadruple	10V	519	866	469	782		

Table 9.4 Indications: Heavy load indications *15

*15 "Under heavy load conditions" indicates the state in which maximum current is consumed as a display pattern.

Display mode in binary at  $f_{FR}=75$ Hz,  $V_{DD} = V_{DD2}$ , No line reversion, 1/8 bias

Table 9.5	Display: entirely in white *14	Code: ISS (1)
-----------	--------------------------------	---------------

Voo	Poorting	1/81 Duty		Duty	1/65	Duty	Unit	Bomark
VDD	Boosting	vs voltage	Тур.	Max.	Тур.	Max.	Unit	Remark
5V	Triple	14V	308	514	290	484	μΑ	*13
		10V	302	504	285	474		
3V	Quintuple	14V	437	729	418	696		
	Quadruple	10V	350	584	333	555		

Table 9.6	Display: Heavy load display *15	Code: ISS (1)
	Display. Theavy load display 15	Coue. 155 (1)

Vdd	Boosting	V3 voltage	1/81 Duty		1/65 Duty		Unit	Domork
			Тур.	Max.	Тур.	Max.	Unit	Remark
5V	Triple	14V	360	601	331	552	μΑ	*14
		10V	340	567	314	524		
3V	Quintuple	14V	512	854	478	796		
	Quadruple	10V	395	658	369	615		

9.1.2 Current consumption under power saving mode (1)

Vss = 0V, Vdd = 5.0V, Vds = HIGH,  $Ta = 25^{\circ}C$ .

Table 9.7

Itom	Symbol	Condition	Sp	pecified value	Unit	Domorko	
nem			Min.	Тур.	Max.	Unit	Remains
Sleep state	IDDS1		_	11	22	μΑ	_

# 9. DC CHARACTERISTICS

# 9.1.3 Current consumption under power saving mode (2)

$$VSS = 0V$$
,  $VDD = VDI = 3.0V$ ,  $VDIS = LOW$ ,  $Ta = 25^{\circ}C$ .

# Table 9.8

Itom	Symbol	Condition	S	pecified value	l Init	Domorko	
item			Min.	Тур.	Max.	Unit	Relliarks
Sleep state	IDDS2	-	_	0.1	3	μA	_

#### 9.1.4 Reference Data

• Dynamic current consumption When the LCD is indicating that the built in power supply is being used VDD = VDD2 = 3.0V, fFR = 144Hz, internal oscillation circuit, 4-gray scale display, 1/8 bias







Fig.9.1



VDD = VDD2 = 3.0V, fFR = 75Hz, internal oscillation circuit, binary display, 1/8 bias







• Dynamic current consumption during access Indicates current consumption when the checker pattern pattern is written in fCYC.

# 



# S1D15721D01B000

S1D15721D00B000







• Operating Voltage Rage of VDI Series and V3 Series



Fig.9.5
• Relationship between display line *l*, display clock frequency fCL and liquid crystal frame fFR

Item	fc∟	fr
Built-in oscillator circuit used	See P.41	fcL (/+7)×24
External clock used	External input (fc∟)	fcL (/+7)×24

### Table 9.9

# 9.2 Temperature sensor characteristics

Table	9.10
-------	------

Itom	Symbol Condition		St	andard val	Unit	Applicable	
nem	Symbol	Condition	Min.	Тур.	Max.	Unit	pin
Operating voltage range	Vsv		2.7		5.5	V	Vdd
Operating temperature range	Ta		-40		85	°C	
Temperature gradient	TACCA	-40∼85°C	-5.0		5.0	°C	SVD2 *1, 2
Output voltage	VSVD2	-40°C	1.472	1.496	1.520	V	SVD2 *1, 2
		25°C	1.176	1.200	1.224		
		85°C	0.887	0.911	0.935		
Output voltage	Vgra	*2	-	-4.70	_	mV/°C	SVD2 *1, 2
temperature gradient							
Output voltage setup time	<b>t</b> SEN		100	_	_	mS	SVD2 *1, 4
Operating current	ISEN	25°C	_	10	30	μΑ	Vdd

[* Reference items]

*1 Please apply neither capacity nor the resistance load between VDD, VDI, VDD2 and terminal SVD2 of the output of an analog voltage of the sensor to obtain an accurate output voltage value.

*2 The typ. value of the sensor analog output voltage SVD2 when ambient temperature is Ta [°C] is approximated by the following expression.

It should be noted that (Expression 9-1) uses units of mV.

 $V_{SVD2} = -0.002 \bullet Ta^2 - 4.590 \bullet Ta + 1316[mV]$  (Expression 9-1)

The sensor analog output voltage is output with accuracy of  $\pm 5^{\circ}$ C of temperature conversion at -40 to  $85^{\circ}$ C.

*3 Approximate linear gradient of the VSVD2 output within the specified temperature range. Apply to all the operating temperature range.

Based on the temperature accuracy of  $\pm 5^{\circ}$ C and temperature variation of the sensor analog voltage of -4.70mV/°C, the accuracy of the sensor analog output has variations of

$$\Delta VSVD2 = \pm (4.70 \times 5) \cong \pm 24[mV]$$

when centering around the value determined by (Expression 9-1) at any ambient temperature Ta [°C]. The relationship between the accuracy of the sensor analog output and temperature is shown in Fig.9.6.



*4. The wait time after inputting the temperature sensor ON command until the output voltage can be monitored steadily. Apply when the capacity is not connected to the SVD2 pin. Be sure to sample the output voltage after a fixed wait time or longer.

# **10. TIMING CHARACTERICTICS**



# 10.1 System bus read/write characteristics 1 (80 system MPU)

Fig.10.1

### S1D15721D00B000

Table 10.1

				[VDD=2.7V to \$	5.5V, Ta= -40 to	→ +85°C]
ltom	Signal	Symbol	Condition	Specifie	Unit	
item	Signal	Symbol	Condition	Min.	Max.	Unit
Address hold time	A0	tah8		0		ns
Address setup time		taw8		0		
System write cycle time	WR, CS	twcyc8		500		
System read cycle time	RD, CS	trcyc8		3500		
Control Low-pulse width (WR)	WR, CS	<b>t</b> ccLw		200		
Control Low-pulse width (RD)	RD, CS	<b>t</b> CCLR		1500		
Control High-pulse width (WR)	WR, CS	<b>t</b> CCHW		200		
Control High-pulse width (RD)	RD, CS	<b>t</b> CCHR		200		
Data setup time	D0 to D7	tds8		200		
Data hold time (WR)		tdh8		15		
RD access time		tACC8	CL=100pF		1500	
Output disable time		tонв		5	200	

### S1D15721D01B000

Table 10.2

				[VDD=2.7V to !	5.5V, Ta= -40 to	o +95°C]
ltem	Signal	Symbol	Condition	Specifie	ed value	Unit
nem	Signal	Symbol Condition	Min.	Max.	Onic	
Address hold time	A0	tah8		50	_	ns
Address setup time		taw8		0		
System write cycle time	WR, CS	twcyc8		1050		
System read cycle time	RD, CS	trcyc8		3700		
Control Low-pulse width (WR)	WR, CS	<b>t</b> cc∟w		500	_	
Control Low-pulse width (RD)	RD, CS	<b>t</b> CCLR		2000	—	
Control High-pulse width (WR)	WR, CS	<b>t</b> CCHW		500	—	
Control High-pulse width (RD)	RD, CS	<b>t</b> CCHR		550		
Data setup time	D0 to D7	tds8		250	—	
Data hold time (WR)		tdh8		450		
RD access time		tACC8	CL=100pF	_	2000	
Output disable time		tонв		50	550	

*1. This is in case of making the access by  $\overline{WR}$  and  $\overline{RD}$ , setting the  $\overline{CS}$  = LOW. *2. This is in case of making the access by  $\overline{CS}$ , setting the  $\overline{WR}$ ,  $\overline{RD}$  = LOW.

*3. Input signal rise and fall time (tr, tf) must not exceed 15ns. When the system cycle time is used at a high speed, it is specified by  $(tr + tf) \le (twcyc8 - tcclw - tcchw)$  or  $(tr + tf) \le (trcyc8 - tcclr - tcchr)$ 

*4. Timing is entirely specified with reference to 20% or 80% of VDD.

*5. toclw and toclr are specified in terms of the overlapped period when  $\overline{CS}$  is at LOW level and  $\overline{WR}$  and RD are at LOW level.



10.2 System bus read/write characteristics 2 (68 system MPU)

Fig.10.2

### S1D15721D00B000

Table 10.3

[VDD=2.7V to 5.5V, Ta= -40 to +85°C]									
Itom		Signal	Symbol	Condition	Specifie	L In it			
nem		Signal	Symbol	Condition	Min.	Max.	Unit		
Address hold time		A0	tah6		0	—	ns		
Address setup time			taw6		0	—			
System write cycle time		E, CS	twcyc6		500	—			
System read cycle time		E, CS	trcyc6		3500	—			
Data setup time		D0 to D7	t _{DS6}		200	—			
Data hold time (E)			tdh6		30	—			
Access time			tACC6	CL=100pF	_	1500			
Output disable time			toh6		5	200			
Enable HIGH-pulse width	Read	E, CS	<b>t</b> ewhr		1500	_			
	Write	E, CS	<b>t</b> ewhw		200	—			
Enable LOW-pulse width	Read	E, CS	tewlr		200	_			
	Write	E, CS	tewlw		200	—			

### S1D15721D01B000

Table 10.4

[VDD=2.7V to 5.5V, Ta= -40 to +95°C]									
Itom		Signal	Symbol	Condition	Specifie	ed value	Unit		
nem		Signal	Symbol	Condition	Min.	Max.	Onit		
Address hold time		A0	tah6		50	_	ns		
Address setup time			taw6		0	—			
System write cycle time		E, CS	twcyc6		1050	—			
System read cycle time		E, CS	trcyc6		3700	—			
Data setup time		D0 to D7	t _{DS6}		250	—			
Data hold time (E)			tdh6		450	—			
Access time			tACC6	CL=100pF	_	1500			
Output disable time			toh6		50	500			
Enable HIGH-pulse width	Read	E, CS	tewhr		2000	_			
	Write	E, CS	<b>t</b> EWHW		500	—			
Enable LOW-pulse width	Read	E, CS	tewlr		550	_			
	Write	E, CS	tewlw		500	—			

*1. This is in case of making the access by E, setting the  $\overline{CS}$  = LOW.

*2. This is in case of making the access by  $\overline{CS}$ , setting the E = HIGH.

- *3. The rise time and the fall time (tr & tf) of the input signals should be set to 15ns or less. When it is necessary to use the system cycle time at high speed, the rise time and the fall time should be so set to conform to (tr + tf)  $\leq$  (twcyc6 tewlw tewhw) or (tr + tf)  $\leq$  (trcyc6 tewlr tewhr)
- *4. All the timing should basically be set to 20% or 80% of the VDD.
- *5. tEWLW, tEWLR should be set to the overlapping zone where the  $\overline{CS}$  is on the LOW level and where the E is on the HIGH level.



# **10.3 Serial Interface**

Fig.10.3

### S1D15721D00B000

Table 10.5

			[\	/DD=2.7V to 5.5	5V, Ta= -40 to -	+85°C]
Perometer	Cignal	Symbol	Condition	Spec	Unit	
Parameter	Signal		Condition	Min.	Max.	Unit
Serial clock period	SCL	tscyc		250	—	ns
SCL HIGH pulse width		tsнw		100	_	
SCL LOW pulse width		tslw		100	_	
Address setup time	A0	tsas		150	—	
Address hold time		<b>t</b> SAH		150	_	
Data setup time	SI	tsds		100	_	
Data hold time		<b>t</b> sdh		100	_	
CS-SCL time	CS	tcss		150	—	
		tcsн		150	_	

### S1D15721D01B000

### Table 10.6

[VDD=2.7V to 5.5V, Ta= -40 to +95°C]

					/	
Paramatar	Signal	Symbol	Condition	Spec	Unit	
Farameter	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period	SCL	tscyc		750	—	ns
SCL HIGH pulse width		tsнw		350	—	
SCL LOW pulse width		<b>t</b> slw		350	—	
Address setup time	A0	tsas		200	_	
Address hold time		<b>t</b> SAH		200	—	
Data setup time	SI	tsds		200	_	
Data hold time		<b>t</b> SDH		200	_	
CS-SCL time	CS	tcss		200	_	
		tсsн		200	_	

*1. Input signal rise and fall time (tr, tf) must not exceed 15ns.*2. Timing is entirely specified with reference to 20% or 80% of VDD.



# 10.4 Display Control Input and Output Timing



# S1D15721D00B000

 Table 10.7
 Output Timing (When built-in oscillator is used)

			[Vi	DD=2.7V to	o 5.5V, Ta	= -40 to ·	+85°C]
Parameter	Signal Symbol	Symbol	Condition	Sp	Unit		
Farameter		Symbol	Condition	Min.	Тур.	Max.	Unit
FR delay time	FR	<b>t</b> dfr	CL = 50pF	-0.5	l	0.5	ns
F1,F2 delay time	F1,F2	<b>t</b> df1, <b>t</b> f2		-0.5	l	0.5	ns
SYNC delay time	SYNC	<b>t</b> DSYNC		-0.5		0.5	ns

Table 10.8 Output Timing (when external clock is used	Table 10.8	Output Timing	(When external	clock is use	d)
-------------------------------------------------------	------------	---------------	----------------	--------------	----

[VDD=2.7V to 5.5V, Ta= -40 to +85°C]

			L•.		0.01, 14	10 10	.00.01
Paramotor	Signal	Symbol Condition		Sp	Unit		
Faialletei	Signal	Symbol	Condition	Min.	Тур.	Max.	Unit
FR delay time	FR	<b>t</b> dfr	CL = 50pF	-0.5	-	0.5	ns
F1,F2 delay time	F1,F2	<b>t</b> df1, <b>t</b> f2		-0.5	I	0.5	ns
SYNC delay time	SYNC	<b>t</b> DSYNC		-0.5	_	0.5	ns

				[Vdd=2.7	'V to 5.5V,	Ta= -40 to	85°C]	
Baramatar	Signal	Symbol	Condition	Sp	11:0:4			
Parameter	Signal	Symbol	Condition	Min.	Тур.	Max.	Unit	
FR delay time	FR	<b>t</b> DFR		-1.0	-	1.0	μS	
F1 and F2 delay time	F1,F2	tdF1,F2		-1.0	I	1.0	μS	
SYNC delay time	SYNC	<b>t</b> DSYNC		-1.0	_	1.0	μS	
Input clock duty ratio *3	CL	tcld		20	I	80	%	
Input clock rise time (20% to 80%) *4		tr		I	I	15	ns	
Input clock fall time (20% to 80%) *4		tf				15	Ns	
Input clock cycle (1)		<b>t</b> CLF	When single	2	I	_	μS	
Low-level pulse width (1)		twlcl	chip driving	0.4	I	_	μS	
High-level pulse width (1)		<b>t</b> whcL		0.4		_	μS	
Input clock cycle (2)		<b>t</b> CLF	When	I		_	μS	
Low-level pulse width (2)		twLCL	master/slave	0.4		_	μS	
High-level pulse width (2)		<b>t</b> whcL	configulation	0.4		_	μS	

## Table 10.9 Input Timing

### S1D15721D01B000

Table 10.10 Output Timing (When built-in oscillator is used)

[VDD=2.7V to 5.5V, Ta= -40 to +95°C]

Parameter	Signal Symbol		Condition	Sp	Unit		
Farameter	Signal	Symbol	Condition	Min.	Тур.	Max.	Unit
FR delay time	FR	<b>t</b> dfr	CL = 50pF	-0.7	_	0.1	ns
F1,F2 delay time	F1,F2	<b>t</b> df1, <b>t</b> f2		-0.7	_	0.1	ns
SYNC delay time	SYNC	<b>t</b> DSYNC		-0.7		0.1	ns

Table 10.11 Output Timing (When external clock is used)

[VDD=2.7V to 5.5V, Ta= -40 to +95°C]

Baramatar	Signal Symbol		Condition	Sp	Unit			
Farameter	Signal	Symbol	Condition	Min.	Тур.	Max.	Unit	
FR delay time	FR	<b>t</b> dfr	CL = 50pF	-0.1	_	0.7	ns	
F1,F2 delay time	F1,F2	<b>t</b> df1, <b>t</b> f2		-0.1	_	0.7	ns	
SYNC delay time	SYNC	<b>t</b> DSYNC		-0.1	_	0.7	ns	

				[Vdd=2.7	'V to 5.5V,	Ta= -40 to	95°C]
Baramatar	Signal	Symbol	Condition	Sp	l lmit		
Parameter	Signal	Symbol	Condition	Min.	Тур.	Max.	Unit
FR delay time	FR	<b>t</b> DFR		-1.0		1.0	μS
F1 and F2 delay time	F1,F2	tDF1,F2		-1.0	I	1.0	μS
SYNC delay time	SYNC	<b>t</b> DSYNC		-1.0		1.0	μS
Input clock duty ratio *3	CL	tcld		20		80	%
Input clock rise time (20% to 80%) *4		tr		_	I	15	ns
Input clock fall time (20% to 80%) *4		tf		_		15	ns
Input clock cycle (1)		tclf	When single	2	I	_	μS
Low-level pulse width (1)		twlcl	chip driving	0.4	I	_	μS
High-level pulse width (1)		<b>t</b> whcL		0.4		_	μS
Input clock cycle (2)		tclf	When	2.8	I	_	μS
Low-level pulse width (2)		twlcl	master/slave	1.4			μS
High-level pulse width (2)		twhcl	configulation	1.4		_	μS

### Table 10.12 Input Timing

*1. tCLF, tWLCL, tWHCL are specified with reference to 50% of VDD.

*2. Timing is entirely specified with reference to 20% or 80% of VDD. Input and output voltage of CL is between VDD and Vss and then of F1, F2 and SYNC are between VDI and Vss, except tCLF, twLCL, twHCL.

*3. CL duty ratio is defined as  $tCLD = \frac{tWHCL}{tCLF} \times 100[\%]$  or  $tCLD = \frac{tWLCL}{tCLF} \times 100[\%]$ .

*4. If the timing is not specified, it is required to keep tCLF, tWLCL, tWHCL.

# 10.5 Reset Input timing





### S1D15721D00B000

Table 10.13

[VDD=2.7V to 5.5V, Ta= -40 to +85°C]

Parameter	Signal	Symbol	Symbol Condition		Specified value			
Falameter	Signal	ghai Symbol Condition Min.		Min.	Тур.	Max.	Unit	
Reset time	_	tr	_	_	_	1	μS	
Reset LOW pulse width	RES	<b>t</b> rw		1	—	—		

### S1D15721D01B000

### Table 10.14

[VDD=2.7V to 5.5V, Ta= -40 to +95°C]

Boromotor	Signal Symbol		Condition	S	Unit			
Farailleter	Signal			Min.	Тур.	Max.	Unit	
Reset time	_	tr				1	μS	
Reset LOW pulse width	RES	trw		1	_	_		

*1. Timing is entirely specified with reference to 20% and 80% of VDD.



# **10.6 Temperature Sensor Measuring Timing**



[VDD=2.7V to 5.5V, Ta= -40 to +85°C]

Paramotor	Signal	Symbol	Condition	Spe	Unit		
Falameter	Signal	Symbol	Condition	Min.	Тур.	Max.	Unit
MPU access cycle	WR/RD (80 series MPU)	fsacc		-	_	0	Hz
	Enable (68 series MPU)						
	SCL (Serial Interface)						
Sampling setup time	SVD2	tssvd2		1		l	ms
Sampling hold time	SVD2	tHSVD2		0			ms

- *1. While detecting outputs from SVD2, stop access from the MPU (input from the  $\overline{WR}$  or  $\overline{RD}$  pin when the 80 series MPU is used, input from Enable pin when the 68 series MPU is used, input from SCL pin when the serial interface is used).
- *2. Waiting time after stopping access from MPU and until SVD2 comes to be sampled. This applies when the temperature sensor circuit has been turned on. When turning on the temperature sensor circuit after stopping access from MPU, secure the specified output voltage setup time.
- *3. Waiting time after finish of SVD2 sampling by MPU and until MPU access can start.

# **11. MPU INTERFACE (Reference Example)**

The S1D15721 Series can be connected to the 80 series MPU and 68 series MPU. Use of a serial interface allows operation with a smaller number of signal lines.

You can expand the display area using the S1D15721 Series as a multi-chip. In this case, the IC to be accesses can be selected individually by the chip select signal. After initialization by the RES pin, each input terminal of the S1D15721 Series must be placed under normal control.



# 12. CONNECTION BETWEEN LCD DRIVERS (Reference Example)

You can easily expand the liquid crystal display area using the S1D15721 Series as a multi-chip. In this case, use the same model (S1D15721/S1D15721) as the master and slave systems.



Fig.12.1 Master/slave connection example (Built-in oscillator Is used)

# 12. CONNECTION BETWEEN LCD DRIVERS (Reference Example)



Fig.12.2 Master/slave connection example (External clock is used)

• When Built-in VDI generating circuit is not used.

In this case, VDIS of both master and slave are set to LOW, and common VDI voltage is supplied externally.

Another way is that both VDIs connect together with VDIS of both chips set to HIGH. It is recommended in case to be concerned power line swinging by big panel load, high wiring resistance, high speed MPU accessing etc.



Fig.12.3 Master/slave connection example 3 (Built-in oscillator is used)

• When Master/slave configuration is used.

It is recommend to supply LCD Bias voltages externally. To supply LCD bias voltages of Master chip to slave chip is also possible. In this case built-in power circuit of slave side should be OFF.

- There are following concerns in the case;
- Contrast difference between master side display and slave side display due to voltage drop of V3 to MV2 from wiring resistance.
- Slave side power consumpsion add to master side power consumption, therefore synchronizing signals may have noise and timing error may occur.

So that it is recommend to evaluate well and carefully in case with built-in power circuit in master/slave configuration

# 13. LCD PANEL WIRING (Reference Example)

You can easily expand the liquid crystal display area using the S1D15721 Series as a multi-chip. In the case of multi-chip configuration, use the same models.

(1) Single chip configuration example



Fig.13.1 Single chip configuration example

(2) Double chip configuration example



Fig.13.2 Double chip configuration example

# **14. CAUTIONS**

Cautions must be exercised on the following points when using this Development Specification:

- 1. This Development Specification is subject to change for engineering improvement.
- 2. This development specification does not grant or guarantee you to exercise and/or use patents and/or other intellectual property rights held by a third party or SEIKO EPSON. The applications in this development specification are given in order to provide an understanding of our products. It should be noted that we are not liable for any circuit problems that may occur when using them. "Large" or "Small" in the characteristics table in this development specification refers to the relationship on a numbered line.
- 3. Reproduction or copy of any part or whole of this Development Specification without permission of our company, or use thereof for other business purposes is strictly prohibited.

For the use of the semi-conductor, cautions must be exercised on the following points:

### [Cautions against Light]

The semiconductor will be subject to changes in characteristics when light is applied. If this IC is exposed to light, operation error may occur. To protect the IC against light, the following points should be noted regarding the substrate or product where this IC is mounted:

- (1) Designing and mounting must be provided to get a structure which ensures a sufficient resistance of the IC to light in practical use.
- (2) In the inspection process, environmental configuration must be provided to ensure a sufficient resistance of the IC to light.
- (3) Means must be taken to ensure resistance to light on all the surfaces, backs and sides of the IC.

# **REVISION HISTORY**

Rev.1.0

Page	Туре	Description
ALL	New	New enactment

Rev.2.0

Page	Туре	Description
P2	Add	In 2. features, add new model S1D15721D01B000
P4	Add	In 4.1 Chip assignment, add new model S1D15721D01B000 and die numbers.
P9	Add	In 5.1 Power pin, add descdription in VDI pin when using master / slave configulation.
P12	Add	In 5.3 System Bus Connection Pin, add description of CL pin in case of external clock is used.
P21	Add	In 6.3 Oscillator circuit, add description of CL pin in case of external clock is used.
P23	Add	In 6.6 power circuit, add description during slave operation.
P30	Add	In 6.7 Examples of the peripheral circuits of the power circuit, add description "Non-polarity capacitances can be applicable.
P33	Correct	In 6.9.2 Precautions, correct number of figure (fig.6-15 to fig. 6-14)
P34	Correct	In 6.10 Reset circuit, correct "25 power save ON" to "25 power save OFF".
P42	Add	In (16) Display Line Nubmer Set, in start point(block) register set parameter, add description in case of "common output status select" = Reverse)
P45	Add	In (21) Power control set, add description in case to stop built-in oscillaotor.
P48	Add	In (26) Power saving, add description in case of using external clock.
P49	Add	In (27) Temperature Gradient Set and (28) Status Read, add "for reference" at the values.
P54	Correct	In 7.3.1 initial setup, correct followings. - Command number of V3 adjust voltage from (23) to (22) - Add (29) Temperature sensor ON/OFF
P56	Add	In 7.3.3 Power OFF, - Add sequence of external clock is stopped - Add Note *13) in case of using external clock.
P57,58	Add Change	In 7.3.4 Change the Number of Line. -Add sequence in case of external clock and external LCD voltages. -Change Number of Note.
P58	Add	In 7.3.5 Refresh, add 3 commands.
P59	Add	In 8. Absolute Maximum Ratings, add new model S1D15721D01B000, and add description in Notes 2.
P60	Add	In 9.1 DC Characteristics, add new model S1D15721D01B. And devide description of interface voltages to VDD system and VDI system.
P62	Expand	In table 9-2, expand input voltages.
P62 P63	Correct	In 9.1.1 Dynamic current consumption value, correct values. (Typo) (Value of VDD=5V, Triple boosting, V3=14V <-> VDD=3V, Quintuple, 14V) (Value of VDD=5V, Triple boosting, V3=10V <-> VDD=3V, Quadruple, 10V)
P65	Correct	In 9.1.4 Reference Data, correct following descriptions. (Typo) - Upper side of Fig.9.2, "Triple boosting, V3=10V, Heavy load display" correct to "Quadruple boosting, V3=10V, Heavy load display", and "Triple boosting, V3=10V, White all display" correct to "Quadruple boosting, V3=10V, White all display". - Lower side of Fig.9.2, "Quintruple boosting, V3=14V, White all display" correct to "Triple boosting, V3=14V, White all display"
P67	Add	In Dynamic current consumption during access, add fig of new model S1D15721D01B.

Page	Туре	Description
P69	Correct	In 9.2 Temperature sensor characteristics, change number of note in tSEN from "*1,3" to "*1,4". Correct number of figure, from "Fig 9.7" to "Fig. 9.6".
P71 to 81	Add	In 10 Timing characteristics, add characteristics of new model S1D15721D01B000. Correct "tcycs" to"twcycs", "trcycs" and correct "tcycs" to"twcycs", "trcycs".
P77	Change	In 10-4 Display Control Input and Outpit Timing, change definition of timings in timing chart (Fig. 10.4)
P79	Add	In Table 10.12 devide timing characteristics to single chip usage and master/slave configulation usage. Add note *1) and *4). Add description in note *2)
P83 to 84	Add	In 12 Connection between LCD Drivers (Reference Example), add Figure(Fig 12.2) in case of external clock is used. Add descriptions in case of "Built-in VDI generating circuit is not used" and "When master slave configulation is used."

# Rev.2.1

Page	Туре	Description
P.2 P.59	Expand	Expand boosting power supply VDD2 range. In 2. Features, change boosting power supply VDD2-VSS from "VDD to 5.5V" to "VDI to 5.5V". In 8. Absolute maximum rating, change power voltage (2) VDD2 from "VDD to +6.0" to "VDI to
P.60		+6.0". In 9.1 DC Characteristics, change operating voltage (2) VDD2 from "VDD" to "VDI".
P.9	Delete and Add	5.1 Power Pin, in VDI description, delete comment"To use this IC on master/slave, use each VDI power independently." And add comment of "Another way is that both VDIs connect together with VDIS of both chips set to HIGH. It is recommended in case to be concerned power line swinging by big panel load, high wiring resistance, high speed MPU accessing etc."
P55	Add	In 7.3.2 Data display, at note, add comment <all "(5)="" (correspond="" and="" and"(16)="" area="" by="" command,="" coms)="" display="" is="" line="" number="" page20="" set="" set"="" start="" to="" which=""></all>
P83 to 85	Change, Add	In 12. CONNECTION BETWEEN LCD DRIVERS, change figures with external voltages to V3 to MV2, and add fig.12.3. Add caution in case with built-in power circuit in master/slave configuration.

# **EPSON**

#### AMERICA

#### **EPSON ELECTRONICS AMERICA, INC.**

 HEADQUARTERS

 2580 Orchard Parkway

 San Jose , CA 95131,USA

 Phone: +1-800-228-3964

 FAX: +1-408-922-0238

#### **EUROPE**

#### EPSON EUROPE ELECTRONICS GmbH

Riesstrasse 15, 80992 Munich, GERMANY

Phone: +49-89-14005-0

FAX: +49-89-14005-110

# **International Sales Operations**

#### ASIA

**EPSON (CHINA) CO., LTD.** 7F, Jinbao Bldg., No.89 Jinbao St., Dongcheng District, Beijing 100005, CHINA Phone: +86-10-8522-1199 FAX: +86-10-8522-1125

#### SHANGHAI BRANCH

7F, High-Tech Bldg., 900, Yishan Road, Shanghai 200233, CHINA Phone: +86-21-5423-5522 FAX: +86-21-5423-5512

#### SHENZHEN BRANCH

12F, Dawning Mansion, Keji South 12th Road, Hi-Tech Park, Shenzhen 518057, CHINA Phone: +86-755-2699-3828 FAX: +86-755-2699-3838

#### EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road Wanchai, Hong Kong Phone: +852-2585-4600 FAX: +852-2827-4346 Telex: 65542 EPSCO HX

#### EPSON TAIWAN TECHNOLOGY & TRADING LTD.

14F, No. 7, Song Ren Road, Taipei 110, TAIWAN Phone: +886-2-8786-6688 FAX: +886-2-8786-6660

#### EPSON TAIWAN TECHNOLOGY & TRADING LTD.

14F, No. 7, Song Ren Road, Taipei 110 Phone: +886-2-8786-6688 FAX: +886-2-8786-6660

#### **EPSON SINGAPORE PTE., LTD.**

1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633 Phone: +65-6586-5500 FAX: +65-6271-3182

#### SEIKO EPSON CORP. KOREA OFFICE

5F, KLI 63 Bldg., 60 Yoido-dong Youngdeungpo-Ku, Seoul, 150-763, KOREA Phone: +82-2-784-6027 FAX: +82-2-767-3677

#### SEIKO EPSON CORP. MICRODEVICES OPERATIONS DIVISION

#### Device Sales & Marketing Dept.

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-42-587-5814 FAX: +81-42-587-5117

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Epson: <u>\$1D15721D01B000</u>