

# Revision History AS7C31026B


Revision	Details	Date
Rev 1.0	Initial Issue	March 2004
Rev 1.1	10ns TSOP II not offered due to poor yields	April 2007
Rev 2.0	industrial temp TSOP II not offered due to poor yields - refer to 'C' die option for TSOP II. We can still offer in SOJ industrial temp.	August 2009
Rev 3.0	Re-introduced 12ns, 15ns and 20ns Industrial Graded parts (AS7C31026B-12TIN, AS7C31026B-15TIN & AS7C31026B-20TIN) in TSOP II package.	March 2022

### **Features**

- Industrial and Commercial versions
- Organization: 65,536 words × 16 bits
- Center power and ground pins for low noise
- High speed
  - 10/12/15/20 ns address access time
  - 5, 6, 7, 8 ns output enable access time
- Low power consumption: ACTIVE
  - 288 mW / max @ 10 ns
- Low power consumption: STANDBY
  - 18 mW / max CMOS I/O


- Easy memory expansion with  $\overline{CE}$ ,  $\overline{OE}$  inputs
- TTL-compatible, three-state I/O
- · JEDEC standard packaging
- 44-pin 400 mil SOJ
- 44-pin TSOP 2
- ESD protection ≥ 2000 volts
- Latch-up current ≥ 200 mA

### Logic block diagram



### Pin arrangement

44-Pin SOJ (400 mil), TSOP 2



### **Selection guide**

	-10	-12	-15	-20	Unit
Maximum address access time	10	12	15	20	ns
Maximum output enable access time	5	6	7	8	ns
Maximum operating current	80	75	70	65	mA
Maximum CMOS standby current	5	5	5	5	mA

### **Functional description**

The AS7C31026B is a high-performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) device organized as 65,536 words × 16 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times  $(t_{AA}, t_{RC}, t_{WC})$  of 10/12/15/20 ns with output enable access times  $(t_{OE})$  of 5, 6, 7, 8 ns are ideal for high-performance applications.

When  $\overline{CE}$  is high, the device enters standby mode. A write cycle is accomplished by asserting write enable ( $\overline{WE}$ ) and chip enable ( $\overline{CE}$ ). Data on the input pins I/O0 through I/O15 is written on the rising edge of  $\overline{WE}$  (write cycle 1) or  $\overline{CE}$  (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable ( $\overline{OE}$ ) or write enable ( $\overline{WE}$ ).

A read cycle is accomplished by asserting output enable  $(\overline{OE})$  and chip enable  $(\overline{CE})$  with write enable  $(\overline{WE})$  high. The chips drive I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive or write enable is active, output drivers stay in high-impedance mode.

The device provides multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to be written and read.  $\overline{LB}$  controls the lower bits, I/O0 through I/O7, and  $\overline{UB}$  controls the higher bits, I/O8 through I/O15.

All chip inputs and outputs are TTL-compatible, and operation is from a single 3.3 V supply. The device is packaged in common industry standard packages.

### Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Voltage on V <sub>CC</sub> relative to GND	V <sub>t1</sub>	-0.50	+5.0	V
Voltage on any pin relative to GND	V <sub>t2</sub>	-0.50	V <sub>CC</sub> +0.50	V
Power dissipation	$P_{\mathrm{D}}$	_	1.0	W
Storage temperature (plastic)	T <sub>stg</sub>	-65	+150	°C
Ambient temperature with VCC applied	T <sub>bias</sub>	-55	+125	°C
DC current into outputs (low)	I <sub>OUT</sub>	_	20	mA

Note: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### Truth table

CE	WE	<del>OE</del>	LB	UB	I/O0–I/O7	I/O8–I/O15	Mode
Н	X	X	X	X	High Z	High Z	Standby (I <sub>SB</sub> ), I <sub>SBI</sub> )
L	Н	L	L	Н	D <sub>OUT</sub>	High Z	Read I/O0–I/O7 (I <sub>CC</sub> )
L	Н	L	Н	L	High Z	D <sub>OUT</sub>	Read I/O8–I/O15 (I <sub>CC)</sub>
L	Н	L	L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	Read I/O0–I/O15 (I <sub>CC</sub> )
L	L	X	L	L	D <sub>IN</sub>	D <sub>IN</sub>	Write I/O0–I/O15 (I <sub>CC</sub> )
L	L	X	L	Н	D <sub>IN</sub>	High Z	Write I/O0–I/O7 (I <sub>CC</sub> )
L	L	X	Н	L	High Z	D <sub>IN</sub>	Write I/O8–I/O15 (I <sub>CC</sub> )
L L	H X	H X	X H	X H	High Z	High Z	Output disable (I <sub>CC</sub> )

**Key:** H = high, L = low, X = don't care.



# **Recommended operating conditions**

Parameter	Symbol	Min	Nominal	Max	Unit	
Supply voltage	V <sub>CC</sub>	3.0	3.3	3.6	V	
Input voltage	$V_{IH}$	2.0	_	$V_{CC} + 0.5$	V	
				_	0.8	V
Ambient operating temperature	commercial	$T_{\mathbf{A}}$	0	_	70	o C
ramorent operating temperature	industrial	$T_{\mathbf{A}}$	-40	_	85	° C

 $V_{IL}$  = -1.0V for pulse width less than 5ns

# DC operating characteristics (over the operating range)<sup>1</sup>

			-]	10	-1	12	-]	15	-2	20	
Parameter	Sym	Test conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input leakage current	I <sub>LI</sub>	$V_{CC} = Max$ $V_{IN} = GND \text{ to } V_{CC}$	_	1	_	1	_	1	_	1	μА
Output leakage current	I <sub>LO</sub>	$\frac{V_{CC} = Max}{CE} = V_{IH},$ $V_{OUT} = GND \text{ to } V_{CC}$	_	1	_	1	_	1	_	1	μА
Operating power supply current	$I_{CC}$	$\begin{aligned} & V_{CC} = Max, \\ & \overline{CE} \leq V_{IL}, \ I_{OUT} = 0mA \\ & f = f_{Max} \end{aligned}$	_	80	_	75	_	70	_	65	mA
Standby	$I_{SB}$	$\frac{V_{CC} = Max,}{CE \ge V_{IH}, f = f_{Max}}$	_	30	-	25	-	20	_	20	mA
power supply current	$I_{SB1}$	$V_{CC} = Max, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}, f = 0$	_	5	_	5	_	5	_	5	mA
Output	V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}, V_{CC} = \text{Min}$	_	0.4	_	0.4	_	0.4	_	0.4	V
voltage	V <sub>OH</sub>	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}$	2.4	_	2.4	_	2.4	_	2.4	_	V

# Capacitance (f = 1MHz, $T_a = 25$ °C, $V_{CC} = NOMINAL$ )<sup>2</sup>

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C <sub>IN</sub>	$A, \overline{CE}, \overline{WE}, \overline{OE}, \overline{LB}, \overline{UB}$	$V_{IN} = 0 V$	5	pF
I/O capacitance	C <sub>I/O</sub>	I/O	$V_{IN} = V_{OUT} = 0 V$	7	pF


 $V_{IH} = V_{CC} + 1.5V$  for pulse width less than 5ns



# Read cycle (over the operating range)<sup>3,9</sup>

		-1	.0	-1	2	-1	.5	-2	20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	10	_	12	_	15	_	20	_	ns	
Address access time	t <sub>AA</sub>	_	10	_	12	_	15	_	20	ns	3
Chip enable (CE) access time	t <sub>ACE</sub>	_	10	_	12	_	15	_	20	ns	3
Output enable (OE) access time	t <sub>OE</sub>	_	5	_	6	_	7	_	8	ns	
Output hold from address change	$t_{OH}$	3	-	3	_	3	-	3	_	ns	5
CE low to output in low Z	$t_{CLZ}$	3	-	3	_	3	-	3	_	ns	4, 5
CE high to output in high Z	$t_{CHZ}$	_	3	_	3	_	4	_	5	ns	4, 5
OE low to output in low Z	t <sub>OLZ</sub>	0	-	0	_	0	-	0	_	ns	4, 5
Byte select access time	$t_{BA}$	_	5	_	6	-	7	_	8	ns	
Byte select Low to low Z	$t_{ m BLZ}$	0	-	0	-	0	-	0	-	ns	4, 5
Byte select High to high Z	t <sub>BHZ</sub>	_	5	_	6	-	6	_	8	ns	4, 5
OE high to output in high Z	t <sub>OHZ</sub>	_	5	_	6	-	7	_	8	ns	4, 5
Power up time	$t_{\mathrm{PU}}$	0	-	0	-	0	-	0	-	ns	4, 5
Power down time	t <sub>PD</sub>	_	10	_	12	-	15		20	ns	4, 5

# Key to switching waveforms




# Read waveform 1 (address controlled)<sup>3,6,7,9</sup>





# Read waveform 2 (OE, CE, UB, LB controlled)<sup>3,6,8,9</sup>




# Write cycle (over the operating range) $^{II}$


		-1	10	-1	2	-1	15	-2	20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle time	t <sub>WC</sub>	10	_	12	_	15	_	20	_	ns	
Chip enable (CE) to write end	$t_{CW}$	8	_	9	-	10	-	12	_	ns	
Address setup to write end	$t_{AW}$	8	_	9	-	10	-	12	_	ns	
Address setup time	t <sub>AS</sub>	0	_	0	-	0	-	0	_	ns	
Write pulse width	t <sub>WP</sub>	7	_	8	_	9	-	12	-	ns	
Write recovery time	t <sub>WR</sub>	0	_	0	_	0	_	0	_	ns	
Address hold from end of write	t <sub>AH</sub>	0	-	0	-	0	-	0	-	ns	
Data valid to write end	$t_{DW}$	5	_	6	-	8	-	10	_	ns	
Data hold time	t <sub>DH</sub>	0	-	0	_	0	-	0	_	ns	5
Write enable to output in high Z	$t_{WZ}$	_	5	_	6	-	7	-	8	ns	4, 5
Output active from write end	$t_{OW}$	1	-	1	-	1	_	2	_	ns	4, 5
Byte select low to end of write	$t_{\rm BW}$	7	_	8	-	9	-	9	-	ns	



# Write waveform 1 (WE controlled)<sup>10,11</sup>




# Write waveform 2 (CE controlled)<sup>10,11</sup>



### **AC** test conditions

- Output load: see Figure B.
- Input pulse level: GND to 3.0 V. See Figure A.
- Input rise and fall times: 2 ns. See Figure A.
- Input and output timing reference levels: 1.5



# DOUT $\longrightarrow$ +1.728 V $\longrightarrow$ +3.3 V $\longrightarrow$ 320 $\Omega$

Thevenin Equivalent:


Figure B: 3.3 V Output load

### **Notes**


- During  $V_{CC}$  power-up, a pull-up resistor to  $V_{CC}$  on  $\overline{CE}$  is required to meet  $I_{SB}$  specification.
- 2 This parameter is sampled, but not 100% tested.
- 3 For test conditions, see AC Test Conditions, Figures A and B.
- 4 These parameters are specified with  $C_L = 5 \text{ pF}$ , as in Figures B. Transition is measured  $\pm 500 \text{ mV}$  from steady-state voltage.
- 5 This parameter is guaranteed, but not tested.
- 6 WE is high for read cycle.
- 7  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are low for read cycle.
- 8 Address is valid prior to or coincident with  $\overline{\text{CE}}$  transition low.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 Not applicable.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 Not applicable.
- 13 C = 30 pF, except all high Z and low Z parameters where C = 5 pF.



# **Package dimensions**



	<b>44-pin</b> 7	TSOP 2				
	Min	Max				
	(mm)	(mm)				
A		1.2				
<b>A1</b>	0.05	0.15				
<b>A2</b>	0.95	1.05				
b	0.30	0.45				
c	0.120	0.21				
D	18.31	18.52				
E	10.06	10.26				
He	11.68	11.94				
e	0.80 (typical)					
l	0.40	0.60				



	44-pin SOJ 400 mil							
	Min (in)	Max (in)						
A	0.128	0.148						
$\mathbf{A_1}$	0.025	_						
<b>A</b> <sub>2</sub>	0.105	0.115						
В	0.026	0.032						
b	0.015	0.020						
c	0.007	0.013						
D	1.120	1.130						
E	0.370	NOM						
$\mathbf{E_1}$	0.395	0.405						
E <sub>2</sub>	0.435	0.445						
e	0.050	NOM						



# **Ordering codes**

### Access times

Package	Volt/Temp	10 ns	12 ns	15 ns	20 ns
Plastic SOJ, 400 mil	3.3V Commercial	AS7C31026B-10JCN	AS7C31026B-12JCN	AS7C31026B-15JCN	AS7C31026B-20JCN
Flastic SOJ, 400 IIII	3.3V Industrial	AS7C31026B-10JIN	AS7C31026B-12JIN	AS7C31026B-15JIN	AS7C31026B-20JIN
TSOP2, 10.2 x 18.4 mm	3.3V Commercial	AS7C31026B-10TCN	AS7C31026B-12TCN	AS7C31026B-15TCN	AS7C31026B-20TCN
1501 2, 10.2 x 10.1 mm	3.3V Industrial	-	AS7C31026B-12TIN	AS7C31026B-15TIN	AS7C31026B-20TIN

# Part numbering system

AS7C	X	1026B	–XX	X	X	X	XX
SRAM prefix	Voltage: 3 = 3.3V	Device number 1026: 1Mb (x16) B: revision B	Access time $-10 = 10 \text{ns}$ $-12 = 12 \text{ns}$ $-15 = 15 \text{ns}$ $-20 = 20 \text{ns}$	Package: J = SOJ 400 mils T = TSOP2	Temperature range: C = Commercial I = Industrial	N=Lead Free and Halogen Free Part	Packing Type None: Tray TR: Reel



Alliance Memory, Inc. 12815 NE 124th Street Suite D Kirkland, WA 98034

Tel: 425-898-4456

Fax: 425-896-8628 www.alliancememory.com Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Alliance Memory:

AS7C31026B-12JIN AS7C31026B-12JINTR AS7C31026B-12JCN AS7C31026B-12TCN AS7C31026B-10TCN

AS7C31026B-20JCN AS7C31026B-15JCNTR AS7C31026B-10TCNTR AS7C31026B-20TCNTR AS7C31026B
10JCN AS7C31026B-15TCNTR AS7C31026B-10JCNTR AS7C31026B-12TCNTR AS7C31026B-20JCNTR

AS7C31026B-15TCN AS7C31026B-15JCN AS7C31026B-20TCN AS7C31026B-12JCNTR AS7C31026B-10JIN

AS7C31026B-10JINTR AS7C31026B-12TIN AS7C31026B-12TINTR AS7C31026B-15TIN AS7C31026B-15TINTR

AS7C31026B-20TIN AS7C31026B-20TINTR